
---------- Begin Simulation Statistics ----------
final_tick                               2152762178904                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 595686                       # Simulator instruction rate (inst/s)
host_mem_usage                                9698664                       # Number of bytes of host memory used
host_op_rate                                  1102182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1725.39                       # Real time elapsed on the host
host_tick_rate                             1247698847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1901689036                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.152762                       # Number of seconds simulated
sim_ticks                                2152762178904                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.968571                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.031429                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203180229                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6385737.612691                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              196794491.387309                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        215582369                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1848891315                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  237732525                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          494                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  154763543                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2407                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1414620291                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          123                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6464751288                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6464751288                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1112331519                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          556730367                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    175334735                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              21730290                       # Number of float alu accesses
system.cpu1.num_fp_insts                     21730290                       # number of float instructions
system.cpu1.num_fp_register_reads            19908444                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           14036840                       # number of times the floating registers were written
system.cpu1.num_func_calls                   16446915                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1826159272                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1826159272                       # number of integer instructions
system.cpu1.num_int_register_reads         3632267493                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1465443469                       # number of times the integer registers were written
system.cpu1.num_load_insts                  237732464                       # Number of load instructions
system.cpu1.num_mem_refs                    392496002                       # number of memory refs
system.cpu1.num_store_insts                 154763538                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             14567543      0.79%      0.79% # Class of executed instruction
system.cpu1.op_class::IntAlu               1425164457     77.08%     77.87% # Class of executed instruction
system.cpu1.op_class::IntMult                 2365421      0.13%     78.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                  5630131      0.30%     78.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                3392193      0.18%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     758      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1457411      0.08%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.00%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  524728      0.03%     78.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2740097      0.15%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                   233      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             313781      0.02%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              52090      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv              31184      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            154505      0.01%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt               768      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::MemRead               233507385     12.63%     91.40% # Class of executed instruction
system.cpu1.op_class::MemWrite              147606644      7.98%     99.38% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            4225079      0.23%     99.61% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7156894      0.39%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1848891315                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  673                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       204373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        671168                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     89246829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          548                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    178494617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            548                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             352944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23292                       # Transaction distribution
system.membus.trans_dist::CleanEvict           181081                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113851                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        352944                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1137963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1137963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1137963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31365568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31365568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31365568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            466795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  466795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              466795                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1090073157                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2498324337                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37644651                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37644651                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37644651                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37644651                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83841.093541                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83841.093541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83841.093541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83841.093541                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37345617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37345617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37345617                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37345617                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83175.093541                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83175.093541                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83175.093541                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83175.093541                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37644651                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37644651                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83841.093541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83841.093541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37345617                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37345617                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83175.093541                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83175.093541                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.386822                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.386822                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836693                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836693                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841915212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841915212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841915212                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841915212                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88647.590832                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88647.590832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88647.590832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88647.590832                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          525                       # number of writebacks
system.cpu0.dcache.writebacks::total              525                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610203156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610203156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610203156                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610203156                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87981.590832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87981.590832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87981.590832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87981.590832                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830055417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830055417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88678.753429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88678.753429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598513857                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598513857                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88012.753429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88012.753429                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11859795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11859795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46327.324219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46327.324219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11689299                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11689299                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45661.324219                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45661.324219                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1414347261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1414347261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1414347261                       # number of overall hits
system.cpu1.icache.overall_hits::total     1414347261                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       273030                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        273030                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       273030                       # number of overall misses
system.cpu1.icache.overall_misses::total       273030                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3109979241                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3109979241                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3109979241                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3109979241                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000193                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000193                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11390.613636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11390.613636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11390.613636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11390.613636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       272518                       # number of writebacks
system.cpu1.icache.writebacks::total           272518                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       273030                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       273030                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2928141261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2928141261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2928141261                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2928141261                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10724.613636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10724.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10724.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10724.613636                       # average overall mshr miss latency
system.cpu1.icache.replacements                272518                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3109979241                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3109979241                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11390.613636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11390.613636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2928141261                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2928141261                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10724.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10724.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986929                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1414620291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           273030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5181.189946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986929                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11317235358                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11317235358                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    303869675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       303869675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    303869675                       # number of overall hits
system.cpu1.dcache.overall_hits::total      303869675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     88626393                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      88626393                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     88626393                       # number of overall misses
system.cpu1.dcache.overall_misses::total     88626393                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1005319747926                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1005319747926                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1005319747926                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1005319747926                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11343.344955                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11343.344955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11343.344955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11343.344955                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     55894282                       # number of writebacks
system.cpu1.dcache.writebacks::total         55894282                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     88626393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     88626393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 946294570188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 946294570188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 946294570188                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 946294570188                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10677.344955                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10677.344955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10677.344955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10677.344955                       # average overall mshr miss latency
system.cpu1.dcache.replacements              88626385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 737708852700                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 737708852700                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11339.497589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11339.497589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 694381175082                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 694381175082                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10673.497589                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10673.497589                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 267610895226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 267610895226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11353.964316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11353.964316                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 251913395106                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 251913395106                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 10687.964316                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10687.964316                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          392496068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         88626393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.428659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3228594937                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3228594937                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              271536                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            88508995                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88780993                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                462                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             271536                       # number of overall hits
system.l2.overall_hits::.cpu1.data           88508995                       # number of overall hits
system.l2.overall_hits::total                88780993                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            117398                       # number of demand (read+write) misses
system.l2.demand_misses::total                 466795                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347454                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1494                       # number of overall misses
system.l2.overall_misses::.cpu1.data           117398                       # number of overall misses
system.l2.overall_misses::total                466795                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36888741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30252757293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    123556986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9964133226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40377336246                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36888741                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30252757293                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    123556986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9964133226                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40377336246                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          273030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        88626393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             89247788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         273030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       88626393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            89247788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.005472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005230                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.005472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005230                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82157.552339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87069.820157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82702.132530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84874.812399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86499.076138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82157.552339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87069.820157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82702.132530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84874.812399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86499.076138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               23292                       # number of writebacks
system.l2.writebacks::total                     23292                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       117398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            466795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       117398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           466795                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33823797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27881031663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113361505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9162787270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37191004235                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33823797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27881031663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113361505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9162787270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37191004235                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.005472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005230                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.005472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005230                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75331.396437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80243.806843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75877.848059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78048.921362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79673.098973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75331.396437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80243.806843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75877.848059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78048.921362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79673.098973                       # average overall mshr miss latency
system.l2.replacements                         204912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     55894807                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         55894807                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     55894807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     55894807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       272536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           272536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         23456085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              23456225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         113735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113851                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10085571                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9650765574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9660851145                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23569820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23570076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.453125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.004825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86944.577586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84853.084574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84855.215545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       113735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9292193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8874424075                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8883716268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.453125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.004825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80105.112069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78027.204247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78029.321376                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst        271536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             271536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36888741                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    123556986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160445727                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       273030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         273479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.005472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82157.552339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82702.132530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82576.287699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33823797                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113361505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147185302                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.005472                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75331.396437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75877.848059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75751.570767                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     65052910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65053232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          351001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30242671722                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    313367652                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30556039374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65056573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65404233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87069.861985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85549.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87053.995214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       351001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27871739470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    288363195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28160102665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80243.853163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78723.230958                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80227.984151                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 257188.117214                       # Cycle average of tags in use
system.l2.tags.total_refs                   178494608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    466916                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    382.284197                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.977065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      307.804866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    222723.612569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      830.294248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    33288.428465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.849623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       260964                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999466                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2856380788                       # Number of tag accesses
system.l2.tags.data_accesses               2856380788                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         95616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7513472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29874880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        95616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1490688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1490688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         117398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        23292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23292                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10329546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            44415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3490154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13877464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        44415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         692454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               692454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         692454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10329546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           44415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3490154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14569918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    117323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.455097208256                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1508659                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23292                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23292                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            14599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            14590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            14588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            14591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            14587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            14574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            14577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            14590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            14592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            14566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10347043873                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1555111040                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18510910113                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22169.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39661.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23292                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  464451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       489961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       489961    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       489961                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     331.709311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.427759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5096.991916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         1403     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.21%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-192511            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.518124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1042     74.06%     74.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.07%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              364     25.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29870080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1487424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29874880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1490688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2152710618183                       # Total gap between requests
system.mem_ctrls.avgGap                    4392507.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        95616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7508672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1487424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13348.432205655843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10329546.021345090121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 44415.496025055298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3487924.524864499923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 690937.445192978717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       117398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15770212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13990346150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53272518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4451521233                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 117793761265070                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35122.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40265.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35657.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37918.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5057262633.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         381850638.623716                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         674113242.801567                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        640069989.552295                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       27173966.064000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     186872031897.646606                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     47575943337.379036                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     669817269396.511353                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       905988452476.300293                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        420.849298                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2045103678764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  96773950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10884550140                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         382182785.711715                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         674699610.160765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        640097418.576296                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27652854.432000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     186872031897.646606                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     47579199626.342056                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     669815021400.064087                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       905990885600.657104                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        420.850429                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2045096798999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  96773950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10891429905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2152762178904                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65677712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     55918099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       272536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33261106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        273479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65404233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       818578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    265879171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             267742405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     34915072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   9249323200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9306568384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          204912                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1490688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         89452700                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89452152    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    548      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89452700                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96846157899                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       88537766607                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         272757302                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349103584                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
