{
  "processor": "TI SBP0401",
  "year": 1975,
  "specifications": {
    "data_width_bits": 4,
    "clock_mhz": 10.0,
    "transistors": 2000,
    "technology": "I2L (Integrated Injection Logic)",
    "package": "DIP",
    "cascadable_to": "16-bit",
    "variant_of": "SBP0400"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      5
    ],
    "typical_cpi": 3.0
  },
  "validated_performance": {
    "ips_min": 2000000,
    "ips_max": 5000000,
    "mips_typical": 3.33
  },
  "notes": "SBP0400 variant with enhanced control logic",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 3.0,
    "expected_ipc": 0.333,
    "validated_workloads": [
      "typical",
      "compute",
      "control",
      "io_heavy",
      "mixed"
    ],
    "predicted_cpi": 3.0,
    "cpi_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Same architecture as SBP0400, enhanced control sequencing",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "instruction_timing_tests": [
    {
      "instruction": "ADD",
      "category": "alu",
      "expected_cycles": 2,
      "source": "TI SBP0401 datasheet"
    },
    {
      "instruction": "SHL",
      "category": "shift",
      "expected_cycles": 3,
      "source": "TI SBP0401 datasheet"
    },
    {
      "instruction": "AND",
      "category": "logic",
      "expected_cycles": 2,
      "source": "TI SBP0401 datasheet"
    },
    {
      "instruction": "SEQ",
      "category": "control",
      "expected_cycles": 4,
      "source": "TI SBP0401 datasheet"
    },
    {
      "instruction": "OUT",
      "category": "io",
      "expected_cycles": 5,
      "source": "TI SBP0401 datasheet"
    }
  ],
  "cross_validation": {
    "family_comparison": {
      "sbp0400": {
        "relationship": "Base variant",
        "cpi_ratio_expected": 1.0,
        "notes": "Same CPI, enhanced control logic"
      }
    },
    "validation_methodology": {
      "sources": [
        "TI SBP0401 datasheet",
        "TI I2L bit-slice documentation"
      ],
      "confidence_level": "Medium",
      "cross_validated_date": "2026-01-29"
    }
  }
}