<html><body>
<pre>
 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: recieve_one_bit                     Date: 11-27-2012,  6:57PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
32 /72  ( 44%) 70  /360  ( 19%) 36 /216 ( 17%)   25 /72  ( 35%) 7  /34  ( 21%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          14/18       11/54       45/90       5/ 9
FB2          11/18       10/54       11/90       1/ 9
FB3           4/18       10/54        8/90       1/ 9
FB4           3/18        5/54        6/90       0/ 7
             -----       -----       -----      -----    
             32/72       36/216      70/360      7/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :     5      28
Output        :    4           4    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total      7           7

** Power Data **

There are 32 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'recieve_one_bit.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                      Pts   Inps          No.  Type    Use     Mode Rate State
lmp<0>                    2     6     FB1_2   1    I/O     O       STD  FAST RESET
lmp<1>                    2     6     FB1_5   2    I/O     O       STD  FAST RESET
lmp<2>                    2     6     FB1_6   3    I/O     O       STD  FAST RESET
lmp<3>                    2     6     FB1_8   4    I/O     O       STD  FAST RESET

** 28 Buried Nodes **

Signal                    Total Total Loc     Pwr  Reg Init
Name                      Pts   Inps          Mode State
state<0>                  2     4     FB1_9   STD  RESET
nstate<0>/nstate<0>_RSTF  2     6     FB1_10  STD  
$OpTx$FX_DC$5             2     6     FB1_11  STD  
nstate<4>                 2     6     FB1_12  STD  RESET
nstate<0>                 2     3     FB1_13  STD  RESET
nstate<1>/nstate<1>_SETF  4     6     FB1_14  STD  
nstate<4>/nstate<4>_RSTF  5     6     FB1_15  STD  
nstate<3>/nstate<3>_SETF  5     6     FB1_16  STD  
nstate<2>/nstate<2>_SETF  5     6     FB1_17  STD  
nstate<3>/nstate<3>_RSTF  8     6     FB1_18  STD  
en                        1     10    FB2_8   STD  RESET
count<9>                  1     9     FB2_9   STD  RESET
count<8>                  1     8     FB2_10  STD  RESET
count<7>                  1     7     FB2_11  STD  RESET
count<6>                  1     6     FB2_12  STD  RESET
count<5>                  1     5     FB2_13  STD  RESET
count<4>                  1     4     FB2_14  STD  RESET
count<3>                  1     3     FB2_15  STD  RESET
count<2>                  1     2     FB2_16  STD  RESET
count<1>                  1     1     FB2_17  STD  RESET
count<0>                  1     10    FB2_18  STD  RESET
state<4>                  2     4     FB3_15  STD  RESET
state<3>                  2     4     FB3_16  STD  RESET
state<2>                  2     4     FB3_17  STD  RESET
state<1>                  2     4     FB3_18  STD  RESET
nstate<3>                 2     2     FB4_16  STD  RESET
nstate<2>                 2     2     FB4_17  STD  RESET
nstate<1>                 2     2     FB4_18  STD  RESET

** 3 Inputs **

Signal                    Loc     Pin  Pin     Pin     
Name                              No.  Type    Use     
clk                       FB1_9   5    GCK/I/O GCK
reset                     FB2_9   39   GSR/I/O GSR/I
reciever                  FB3_9   14   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\3   2     FB1_1         (b)     (b)
lmp<0>                2       0     0   3     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
lmp<1>                2       0     0   3     FB1_5   2     I/O     O
lmp<2>                2       0     0   3     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
lmp<3>                2       0     0   3     FB1_8   4     I/O     O
state<0>              2       0     0   3     FB1_9   5     GCK/I/O GCK
nstate<0>/nstate<0>_RSTF
                      2       0     0   3     FB1_10        (b)     (b)
$OpTx$FX_DC$5         2       0     0   3     FB1_11  6     GCK/I/O (b)
nstate<4>             2       0     0   3     FB1_12        (b)     (b)
nstate<0>             2       0     0   3     FB1_13        (b)     (b)
nstate<1>/nstate<1>_SETF
                      4       0     0   1     FB1_14  7     GCK/I/O (b)
nstate<4>/nstate<4>_RSTF
                      5       0     0   0     FB1_15  8     I/O     (b)
nstate<3>/nstate<3>_SETF
                      5       0     0   0     FB1_16        (b)     (b)
nstate<2>/nstate<2>_SETF
                      5       0     0   0     FB1_17  9     I/O     (b)
nstate<3>/nstate<3>_RSTF
                      8       3<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: en                         5: reciever           9: state<2> 
  2: nstate<0>                  6: reset             10: state<3> 
  3: nstate<0>/nstate<0>_RSTF   7: state<0>          11: state<4> 
  4: nstate<4>/nstate<4>_RSTF   8: state<1>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
lmp<0>               ....X.XXXXX............................. 6
lmp<1>               ....X.XXXXX............................. 6
lmp<2>               ....X.XXXXX............................. 6
lmp<3>               ....X.XXXXX............................. 6
state<0>             XX...XX................................. 4
nstate<0>/nstate<0>_RSTF 
                     ....X.XXXXX............................. 6
$OpTx$FX_DC$5        ....X.XXXXX............................. 6
nstate<4>            ...X..XXXXX............................. 6
nstate<0>            ..X...X...X............................. 3
nstate<1>/nstate<1>_SETF 
                     ....X.XXXXX............................. 6
nstate<4>/nstate<4>_RSTF 
                     ....X.XXXXX............................. 6
nstate<3>/nstate<3>_SETF 
                     ....X.XXXXX............................. 6
nstate<2>/nstate<2>_SETF 
                     ....X.XXXXX............................. 6
nstate<3>/nstate<3>_RSTF 
                     ....X.XXXXX............................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
en                    1       0     0   4     FB2_8   38    I/O     (b)
count<9>              1       0     0   4     FB2_9   39    GSR/I/O GSR/I
count<8>              1       0     0   4     FB2_10        (b)     (b)
count<7>              1       0     0   4     FB2_11  40    GTS/I/O (b)
count<6>              1       0     0   4     FB2_12        (b)     (b)
count<5>              1       0     0   4     FB2_13        (b)     (b)
count<4>              1       0     0   4     FB2_14  42    GTS/I/O (b)
count<3>              1       0     0   4     FB2_15  43    I/O     (b)
count<2>              1       0     0   4     FB2_16        (b)     (b)
count<1>              1       0     0   4     FB2_17  44    I/O     (b)
count<0>              1       0     0   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: count<0>           5: count<4>           8: count<7> 
  2: count<1>           6: count<5>           9: count<8> 
  3: count<2>           7: count<6>          10: count<9> 
  4: count<3>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
en                   XXXXXXXXXX.............................. 10
count<9>             XXXXXXXXX............................... 9
count<8>             XXXXXXXX................................ 8
count<7>             XXXXXXX................................. 7
count<6>             XXXXXX.................................. 6
count<5>             XXXXX................................... 5
count<4>             XXXX.................................... 4
count<3>             XXX..................................... 3
count<2>             XX...................................... 2
count<1>             X....................................... 1
count<0>             XXXXXXXXXX.............................. 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
state<4>              2       0     0   3     FB3_15  20    I/O     (b)
state<3>              2       0     0   3     FB3_16  24    I/O     (b)
state<2>              2       0     0   3     FB3_17  22    I/O     (b)
state<1>              2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: en                 5: nstate<4>          8: state<2> 
  2: nstate<1>          6: reset              9: state<3> 
  3: nstate<2>          7: state<1>          10: state<4> 
  4: nstate<3>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
state<4>             X...XX...X.............................. 4
state<3>             X..X.X..X............................... 4
state<2>             X.X..X.X................................ 4
state<1>             XX...XX................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
nstate<3>             2       0     0   3     FB4_16        (b)     (b)
nstate<2>             2       0     0   3     FB4_17  34    I/O     (b)
nstate<1>             2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$5              3: nstate<2>/nstate<2>_SETF   5: nstate<3>/nstate<3>_SETF 
  2: nstate<1>/nstate<1>_SETF   4: nstate<3>/nstate<3>_RSTF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nstate<3>            ...XX................................... 2
nstate<2>            X.X..................................... 2
nstate<1>            XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$5 <= ((NOT state(4))
	OR (NOT reciever AND NOT state(0) AND NOT state(2) AND NOT state(1) AND 
	NOT state(3)));



FTCPE_count0: FTCPE port map (count(0),count_T(0),clk,'0',NOT reset);
count_T(0) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
	count(9));

FTCPE_count1: FTCPE port map (count(1),count(0),clk,NOT reset,'0');

FTCPE_count2: FTCPE port map (count(2),count_T(2),clk,NOT reset,'0');
count_T(2) <= (count(0) AND count(1));

FTCPE_count3: FTCPE port map (count(3),count_T(3),clk,NOT reset,'0');
count_T(3) <= (count(0) AND count(1) AND count(2));

FTCPE_count4: FTCPE port map (count(4),count_T(4),clk,NOT reset,'0');
count_T(4) <= (count(0) AND count(1) AND count(2) AND count(3));

FTCPE_count5: FTCPE port map (count(5),count_T(5),clk,NOT reset,'0');
count_T(5) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4));

FTCPE_count6: FTCPE port map (count(6),count_T(6),clk,NOT reset,'0');
count_T(6) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5));

FTCPE_count7: FTCPE port map (count(7),count_T(7),clk,NOT reset,'0');
count_T(7) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6));

FTCPE_count8: FTCPE port map (count(8),count_T(8),clk,NOT reset,'0');
count_T(8) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6) AND count(7));

FTCPE_count9: FTCPE port map (count(9),count_T(9),clk,NOT reset,'0');
count_T(9) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6) AND count(7) AND count(8));

FDCPE_en: FDCPE port map (en,en_D,clk,NOT reset,'0');
en_D <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
	count(9));

FDCPE_lmp0: FDCPE port map (lmp(0),'0','0',lmp_CLR(0),lmp_PRE(0));
lmp_CLR(0) <= (reciever AND NOT state(0) AND state(2) AND NOT state(1) AND 
	state(3) AND NOT state(4));
lmp_PRE(0) <= (NOT reciever AND NOT state(0) AND state(2) AND NOT state(1) AND 
	state(3) AND NOT state(4));

FDCPE_lmp1: FDCPE port map (lmp(1),'0','0',lmp_CLR(1),lmp_PRE(1));
lmp_CLR(1) <= (reciever AND state(0) AND state(2) AND NOT state(1) AND 
	state(3) AND NOT state(4));
lmp_PRE(1) <= (NOT reciever AND state(0) AND state(2) AND NOT state(1) AND 
	state(3) AND NOT state(4));

FDCPE_lmp2: FDCPE port map (lmp(2),'0','0',lmp_CLR(2),lmp_PRE(2));
lmp_CLR(2) <= (reciever AND NOT state(0) AND state(2) AND state(1) AND 
	state(3) AND NOT state(4));
lmp_PRE(2) <= (NOT reciever AND NOT state(0) AND state(2) AND state(1) AND 
	state(3) AND NOT state(4));

FDCPE_lmp3: FDCPE port map (lmp(3),'0','0',lmp_CLR(3),lmp_PRE(3));
lmp_CLR(3) <= (reciever AND state(0) AND state(2) AND state(1) AND 
	state(3) AND NOT state(4));
lmp_PRE(3) <= (NOT reciever AND state(0) AND state(2) AND state(1) AND 
	state(3) AND NOT state(4));

FDCPE_nstate0: FDCPE port map (nstate(0),'0','0',nstate(0)/nstate(0)_RSTF,nstate_PRE(0));
nstate_PRE(0) <= (NOT state(0) AND NOT state(4));


nstate(0)/nstate(0)_RSTF <= ((state(0) AND NOT state(4))
	OR (NOT reciever AND NOT state(0) AND NOT state(2) AND NOT state(1) AND 
	NOT state(3) AND state(4)));


nstate(1)/nstate(1)_SETF <= ((reciever AND NOT state(0) AND state(1) AND NOT state(4))
	OR (NOT reciever AND state(0) AND NOT state(1) AND NOT state(4))
	OR (state(0) AND state(2) AND NOT state(1) AND state(3) AND 
	NOT state(4))
	OR (NOT state(0) AND state(2) AND state(1) AND state(3) AND 
	NOT state(4)));

FDCPE_nstate1: FDCPE port map (nstate(1),'0','0',nstate_CLR(1),nstate(1)/nstate(1)_SETF);
nstate_CLR(1) <= (NOT nstate(1)/nstate(1)_SETF AND $OpTx$FX_DC$5);

FDCPE_nstate2: FDCPE port map (nstate(2),'0','0',nstate_CLR(2),nstate(2)/nstate(2)_SETF);
nstate_CLR(2) <= ($OpTx$FX_DC$5 AND NOT nstate(2)/nstate(2)_SETF);


nstate(2)/nstate(2)_SETF <= ((reciever AND NOT state(0) AND state(2) AND NOT state(4))
	OR (NOT state(0) AND state(2) AND state(3) AND NOT state(4))
	OR (state(2) AND NOT state(1) AND state(3) AND NOT state(4))
	OR (NOT reciever AND state(0) AND state(2) AND NOT state(1) AND 
	NOT state(4))
	OR (NOT reciever AND state(0) AND NOT state(2) AND state(1) AND 
	NOT state(4)));

FDCPE_nstate3: FDCPE port map (nstate(3),'0','0',nstate(3)/nstate(3)_RSTF,nstate(3)/nstate(3)_SETF);


nstate(3)/nstate(3)_RSTF <= ((NOT reciever AND NOT state(0) AND NOT state(2) AND NOT state(4))
	OR (NOT reciever AND NOT state(0) AND NOT state(2) AND NOT state(1) AND 
	NOT state(3))
	OR (state(0) AND state(2) AND state(1) AND state(3) AND 
	NOT state(4))
	OR (reciever AND NOT state(3) AND NOT state(4))
	OR (NOT state(0) AND NOT state(3) AND NOT state(4))
	OR (NOT state(2) AND NOT state(3) AND NOT state(4))
	OR (NOT state(1) AND NOT state(3) AND NOT state(4))
	OR (reciever AND state(0) AND NOT state(2) AND NOT state(4)));


nstate(3)/nstate(3)_SETF <= ((reciever AND NOT state(0) AND state(3) AND NOT state(4))
	OR (NOT state(0) AND state(2) AND state(3) AND NOT state(4))
	OR (state(2) AND NOT state(1) AND state(3) AND NOT state(4))
	OR (NOT reciever AND state(0) AND NOT state(2) AND state(3) AND 
	NOT state(4))
	OR (NOT reciever AND state(0) AND state(2) AND state(1) AND 
	NOT state(3) AND NOT state(4)));


nstate(4)/nstate(4)_RSTF <= ((NOT state(0) AND NOT state(4))
	OR (NOT state(2) AND NOT state(4))
	OR (NOT state(1) AND NOT state(4))
	OR (NOT state(3) AND NOT state(4))
	OR (NOT reciever AND NOT state(0) AND NOT state(2) AND NOT state(1) AND 
	NOT state(3)));

FDCPE_nstate4: FDCPE port map (nstate(4),'0','0',nstate(4)/nstate(4)_RSTF,nstate_PRE(4));
nstate_PRE(4) <= (state(0) AND state(2) AND state(1) AND state(3) AND 
	NOT state(4));

FDCPE_state0: FDCPE port map (state(0),state_D(0),clk,'0','0');
state_D(0) <= ((en AND nstate(0))
	OR (state(0) AND reset AND NOT en));

FDCPE_state1: FDCPE port map (state(1),state_D(1),clk,'0','0');
state_D(1) <= ((en AND nstate(1))
	OR (state(1) AND reset AND NOT en));

FDCPE_state2: FDCPE port map (state(2),state_D(2),clk,'0','0');
state_D(2) <= ((en AND nstate(2))
	OR (state(2) AND reset AND NOT en));

FDCPE_state3: FDCPE port map (state(3),state_D(3),clk,'0','0');
state_D(3) <= ((en AND nstate(3))
	OR (state(3) AND reset AND NOT en));

FDCPE_state4: FDCPE port map (state(4),state_D(4),clk,'0','0');
state_D(4) <= ((en AND nstate(4))
	OR (state(4) AND reset AND NOT en));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 lmp<0>                           23 GND                           
  2 lmp<1>                           24 KPR                           
  3 lmp<2>                           25 KPR                           
  4 lmp<3>                           26 KPR                           
  5 clk                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 KPR                           
 14 reciever                         36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 reset                         
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
