
*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -source TopLevel.tcl


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tfgg676-2
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.cache/wt [current_project]
# set_property parent.project_path C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TIMER.v
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SiTCP_XC7A_32K_BBT_V70.v
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/WRAP_SiTCP_GMII_XC7A_32K.v
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TimingGeneratorModel.v
# }
# read_vhdl -library xil_defaultlib {
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounterDecoder.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounter.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/package/MHTDC_DataType.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TimeWindowRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_IF.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControlRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Serializer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/package/Asynch.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_ChannelBuffer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Builder.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/EdgeDetector.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Delayer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/CommonStopManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TDC_Gatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TCP_Sender_32bit.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchFIFO.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_CommandSender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SingleScaler.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/shift_reg.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ScalerGatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReconfigurationManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MADC_Core.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HoldExpander.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DFF_1Shot.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/BusyManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Gatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Controller.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Version.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/UsrClkOut.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerWidth.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TestChargeInjection.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/StatusRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_FLASH_Programmer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SelectableLogic.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ScalerTimer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Scaler.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegisterSelector.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Distributor.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/package/SynthesizedDate.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/package/RegisterAddress.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MADC.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/LEDControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HVControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSlowControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalReadRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalGatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DiscriOr.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd
# }
# read_edif C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SiTCP_XC7A_32K_BBT_V70.ngc
# read_xdc C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/io.xdc
# set_property used_in_implementation false [get_files C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/io.xdc]
# read_xdc C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/pblock.xdc
# set_property used_in_implementation false [get_files C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/pblock.xdc]
# read_xdc C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc
# set_property used_in_implementation false [get_files C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc]
# catch { write_hwdef -file TopLevel.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top TopLevel -part xc7a100tfgg676-2
Command: synth_design -top TopLevel -part xc7a100tfgg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 227.953 ; gain = 67.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:128]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:14' bound to instance 'ClockManager_0' of component 'ClockManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:35]
INFO: [Synth 8-3491] module 'MMCM' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:14' bound to instance 'MMCM_0' of component 'MMCM' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:62]
INFO: [Synth 8-638] synthesizing module 'MMCM' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:32]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCM_0' to cell 'MMCME2_BASE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:54]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCM_1' to cell 'MMCME2_BASE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:107]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_EXT_CLK' to cell 'IBUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:148]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_FB_0' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:154]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_0' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:160]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_90' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:166]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_180' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:172]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_270' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:178]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_125M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:184]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_500M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:190]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_25M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:196]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_6M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:202]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_66M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MMCM.vhd:32]
INFO: [Synth 8-113] binding component instance 'BUFG_6M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:86]
INFO: [Synth 8-113] binding component instance 'BUFG_AD9220_CLK' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:95]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFG_AD9220_CLK_OUT' to cell 'BUFGCE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ClockManager' (2#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ClockManager.vhd:35]
INFO: [Synth 8-3491] module 'ResetManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd:14' bound to instance 'ResetManager_0' of component 'ResetManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'ResetManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd:30]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_TcpOpecAckEdge' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd:73]
INFO: [Synth 8-638] synthesizing module 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/EdgeDetector.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'EdgeDetector' (3#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/EdgeDetector.vhd:18]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_TcpOpecAckNEdge' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd:80]
	Parameter G_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_TcpOpenAck' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd:89]
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized0' (4#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ResetManager' (5#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ResetManager.vhd:30]
INFO: [Synth 8-3491] module 'WRAP_SiTCP_GMII_XC7A_32K' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19' bound to instance 'WRAP_SiTCP_GMII_XC7A_32K_0' of component 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19]
	Parameter TIM_PERIOD bound to: 8'b00011001 
INFO: [Synth 8-638] synthesizing module 'TIMER' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b00010111 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (6#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TIMER.v:13]
INFO: [Synth 8-638] synthesizing module 'SiTCP_XC7A_32K_BBT_V70' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SiTCP_XC7A_32K_BBT_V70.v:16]
INFO: [Synth 8-256] done synthesizing module 'SiTCP_XC7A_32K_BBT_V70' (7#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SiTCP_XC7A_32K_BBT_V70.v:16]
INFO: [Synth 8-256] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (8#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19]
INFO: [Synth 8-3491] module 'RBCP_Distributor' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Distributor.vhd:12' bound to instance 'RBCP_Distributor_0' of component 'RBCP_Distributor' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'RBCP_Distributor' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Distributor.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RBCP_Distributor' (9#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Distributor.vhd:37]
	Parameter G_VERSION_ADDR bound to: 32'b11110000000000000000000000000000 
	Parameter G_VERSION bound to: 16'b0001010000110001 
	Parameter G_SYNTHESIZED_DATE bound to: 32'b00100000001000000000001000100101 
INFO: [Synth 8-3491] module 'Version' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Version.vhd:11' bound to instance 'Version_0' of component 'Version' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1153]
INFO: [Synth 8-638] synthesizing module 'Version__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Version.vhd:30]
	Parameter G_VERSION_ADDR bound to: -268435456 - type: integer 
	Parameter G_VERSION bound to: 16'b0001010000110001 
	Parameter G_SYNTHESIZED_DATE bound to: 538968613 - type: integer 
	Parameter G_ADDR bound to: -268435456 - type: integer 
	Parameter G_LEN bound to: 6 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Sender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:13' bound to instance 'RBCP_Sender_0' of component 'RBCP_Sender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Version.vhd:60]
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: -268435456 - type: integer 
	Parameter G_LEN bound to: 6 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized0' (10#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Version__parameterized0' (11#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Version.vhd:30]
	Parameter G_DIRECT_CONTROL_ADDR bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'DirectControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:12' bound to instance 'DirectControl_0' of component 'DirectControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'DirectControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:55]
	Parameter G_DIRECT_CONTROL_ADDR bound to: 0 - type: integer 
	Parameter G_ADDR bound to: 0 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:140]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 0 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized0' (12#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'DFF_1Shot' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DFF_1Shot.vhd:11' bound to instance 'DFF_1Shot_START_SC_CYCLE1' of component 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DFF_1Shot.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DFF_1Shot' (13#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DFF_1Shot.vhd:20]
INFO: [Synth 8-3491] module 'DFF_1Shot' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DFF_1Shot.vhd:11' bound to instance 'DFF_1Shot_START_SC_CYCLE2' of component 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:168]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_START_SC_CYCLE1' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized2' (13#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_START_SC_CYCLE2' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'DirectControl__parameterized0' (14#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DirectControl.vhd:55]
	Parameter G_SLOW_CONTROL1_ADDR bound to: 32'b00000000000000000000000000000011 
	Parameter G_SLOW_CONTROL2_ADDR bound to: 32'b00000000000000000000000000111101 
INFO: [Synth 8-3491] module 'GlobalSlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSlowControl.vhd:11' bound to instance 'GlobalSlowControl_0' of component 'GlobalSlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1204]
INFO: [Synth 8-638] synthesizing module 'GlobalSlowControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSlowControl.vhd:45]
	Parameter G_SLOW_CONTROL1_ADDR bound to: 3 - type: integer 
	Parameter G_SLOW_CONTROL2_ADDR bound to: 61 - type: integer 
	Parameter G_SLOW_CONTROL_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:12' bound to instance 'SlowControl_1' of component 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSlowControl.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SlowControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 3 - type: integer 
	Parameter G_ADDR bound to: 3 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 3 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized2' (14#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'SlowControlRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControlRegister.vhd:12' bound to instance 'SlowControlRegister_0' of component 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:142]
INFO: [Synth 8-638] synthesizing module 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControlRegister.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SlowControlRegister' (15#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControlRegister.vhd:26]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Serializer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Serializer.vhd:11' bound to instance 'Serializer_0' of component 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Serializer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Serializer.vhd:24]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Serializer__parameterized0' (16#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Serializer.vhd:24]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_StartCycle' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DoubleFFSynchronizerFF1' to cell 'FDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:31]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DoubleFFSynchronizerFF2' to cell 'FDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (17#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:23]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_SelectSC' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SlowControl__parameterized0' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 61 - type: integer 
INFO: [Synth 8-3491] module 'SlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:12' bound to instance 'SlowControl_2' of component 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSlowControl.vhd:91]
INFO: [Synth 8-638] synthesizing module 'SlowControl__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 61 - type: integer 
	Parameter G_ADDR bound to: 61 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 61 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized4' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'SlowControlRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControlRegister.vhd:12' bound to instance 'SlowControlRegister_0' of component 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:142]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Serializer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Serializer.vhd:11' bound to instance 'Serializer_0' of component 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:152]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_StartCycle' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:166]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_SelectSC' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SlowControl__parameterized2' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SlowControl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'GlobalSlowControl__parameterized0' (19#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSlowControl.vhd:45]
	Parameter G_READ_REGISTER1_ADDR bound to: 32'b00000000000000000000000000111100 
	Parameter G_READ_REGISTER2_ADDR bound to: 32'b00000000000000000000000001110110 
INFO: [Synth 8-3491] module 'GlobalReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalReadRegister.vhd:11' bound to instance 'GlobalReadRegister_0' of component 'GlobalReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1228]
INFO: [Synth 8-638] synthesizing module 'GlobalReadRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalReadRegister.vhd:36]
	Parameter G_READ_REGISTER1_ADDR bound to: 60 - type: integer 
	Parameter G_READ_REGISTER2_ADDR bound to: 118 - type: integer 
	Parameter G_READ_REGISTER_ADDR bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'ReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:13' bound to instance 'ReadRegister_1' of component 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalReadRegister.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ReadRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 60 - type: integer 
	Parameter G_ADDR bound to: 60 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:95]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 60 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized6' (19#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_0' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:114]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'ReadRegister__parameterized0' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 118 - type: integer 
INFO: [Synth 8-3491] module 'ReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:13' bound to instance 'ReadRegister_2' of component 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalReadRegister.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ReadRegister__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 118 - type: integer 
	Parameter G_ADDR bound to: 118 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:95]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized8' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 118 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized8' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_0' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:114]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'ReadRegister__parameterized2' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegister.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'GlobalReadRegister__parameterized0' (21#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalReadRegister.vhd:36]
	Parameter G_TRIGGER_MANAGER_ADDRESS bound to: 32'b00000000000000010000000100000000 
INFO: [Synth 8-3491] module 'TriggerManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:12' bound to instance 'TriggerManager_0' of component 'TriggerManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'TriggerManager__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:68]
	Parameter G_TRIGGER_MANAGER_ADDRESS bound to: 65792 - type: integer 
	Parameter G_ADDR bound to: 65792 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:212]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized10' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65792 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized10' (21#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'L1_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:274]
INFO: [Synth 8-638] synthesizing module 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TriggerDelayer' (22#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:24]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'L2_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:289]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_HOLD' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:381]
INFO: [Synth 8-638] synthesizing module 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:20]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SynchEdgeDetector' (23#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:20]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_L1' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:388]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_L2' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:395]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_FAST_CLEAR' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:402]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_GathererBusy' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:422]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_AdcTrigger' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:498]
INFO: [Synth 8-638] synthesizing module 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:21]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_TriggerInExtended' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:52]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_ResetTriggerIn' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'InterclockTrigger' (24#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:21]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_ScalerTrigger' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:507]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_TransmitStart' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:516]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_AdcFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:525]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_TdcFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:534]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_ScalerFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:543]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_IsDaqMode' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:562]
INFO: [Synth 8-3491] module 'HoldExpander' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HoldExpander.vhd:11' bound to instance 'HoldExpander_0' of component 'HoldExpander' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:572]
INFO: [Synth 8-638] synthesizing module 'HoldExpander' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HoldExpander.vhd:25]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_HOLD' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HoldExpander.vhd:80]
	Parameter G_CLK bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'Delayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Delayer.vhd:11' bound to instance 'Delayer_0' of component 'Delayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HoldExpander.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Delayer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Delayer.vhd:22]
	Parameter G_CLK bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Delayer__parameterized0' (25#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Delayer.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'HoldExpander' (26#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HoldExpander.vhd:25]
INFO: [Synth 8-3491] module 'BusyManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/BusyManager.vhd:11' bound to instance 'BusyManager_0' of component 'BusyManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:584]
INFO: [Synth 8-638] synthesizing module 'BusyManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/BusyManager.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BusyManager' (27#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/BusyManager.vhd:22]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_AdcTdcBusy' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:620]
WARNING: [Synth 8-3848] Net OutPulse1 in module/entity TriggerManager__parameterized0 does not have driver. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:34]
WARNING: [Synth 8-3848] Net OutPulse2 in module/entity TriggerManager__parameterized0 does not have driver. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:35]
WARNING: [Synth 8-3848] Net OutPulse3 in module/entity TriggerManager__parameterized0 does not have driver. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TriggerManager__parameterized0' (28#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:68]
	Parameter G_STATUS_REGISTER_ADDR bound to: 32'b00000000000000000000000001110111 
INFO: [Synth 8-3491] module 'StatusRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/StatusRegister.vhd:12' bound to instance 'StatusRegister_0' of component 'StatusRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'StatusRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/StatusRegister.vhd:33]
	Parameter G_STATUS_REGISTER_ADDR bound to: 119 - type: integer 
	Parameter G_ADDR bound to: 119 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/StatusRegister.vhd:63]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized12' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 119 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized12' (28#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'StatusRegister__parameterized0' (29#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/StatusRegister.vhd:33]
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-3491] module 'ADC' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:12' bound to instance 'ADC_0' of component 'ADC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1313]
INFO: [Synth 8-638] synthesizing module 'ADC__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:73]
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Controller' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Controller.vhd:12' bound to instance 'ADC_Controller_0' of component 'ADC_Controller' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:190]
INFO: [Synth 8-638] synthesizing module 'ADC_Controller' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Controller.vhd:38]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_0' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Controller.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ADC_Controller' (30#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Controller.vhd:38]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_HG1' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:216]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
	Parameter G_ADDR bound to: 4096 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4096 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized0' (31#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized0' (32#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized0' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000010000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_LG1' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4224 - type: integer 
	Parameter G_ADDR bound to: 4224 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4224 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000001000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_HG2' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:272]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4160 - type: integer 
	Parameter G_ADDR bound to: 4160 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4160 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized4' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized4' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000011000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_LG2' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:300]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4288 - type: integer 
	Parameter G_ADDR bound to: 4288 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4288 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized6' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized6' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Core.vhd:49]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_HG1' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:328]
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:12' bound to instance 'DualPortRam_0' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:90]
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:12' bound to instance 'DualPortRam_1' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:105]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SynchronizerNbit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:11' bound to instance 'Synchronizer_Wptr' of component 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:179]
INFO: [Synth 8-638] synthesizing module 'SynchronizerNbit__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:37]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerNbit__parameterized0' (34#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SynchronizerNbit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:11' bound to instance 'Synchronizer_Rptr' of component 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized0' (35#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_LG1' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:349]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_HG2' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:370]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_LG2' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'ADC__parameterized0' (36#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC.vhd:73]
INFO: [Synth 8-3491] module 'ReadRegisterSelector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegisterSelector.vhd:11' bound to instance 'ReadRegisterSelector_1' of component 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1368]
INFO: [Synth 8-638] synthesizing module 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegisterSelector.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ReadRegisterSelector' (37#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegisterSelector.vhd:26]
INFO: [Synth 8-3491] module 'ReadRegisterSelector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReadRegisterSelector.vhd:11' bound to instance 'ReadRegisterSelector_2' of component 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1382]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 32'b00000000000000000000000100000000 
INFO: [Synth 8-3491] module 'MHTDC' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC.vhd:11' bound to instance 'MHTDC_0' of component 'MHTDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:1397]
INFO: [Synth 8-638] synthesizing module 'MHTDC__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC.vhd:49]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MHTDC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:16' bound to instance 'MHTDC_Core_0' of component 'MHTDC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MHTDC_Core__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:60]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-638] synthesizing module 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:26]
INFO: [Synth 8-3491] module 'FineCounter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounter.vhd:12' bound to instance 'FineCounter_0' of component 'FineCounter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FineCounter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'FineCounter' (38#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounter.vhd:24]
INFO: [Synth 8-3491] module 'FineCounterDecoder' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounterDecoder.vhd:12' bound to instance 'FineCounterDecoder_0' of component 'FineCounterDecoder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:66]
INFO: [Synth 8-638] synthesizing module 'FineCounterDecoder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounterDecoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FineCounterDecoder' (39#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/FineCounterDecoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Counter' (40#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:26]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:193]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'MHTDC_ChannelBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_ChannelBuffer.vhd:25]
	Parameter G_WIDTH bound to: 46 - type: integer 
	Parameter G_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 46 - type: integer 
	Parameter G_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized4' (40#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_ChannelBuffer' (41#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_ChannelBuffer.vhd:25]
	Parameter G_LT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'MHTDC_Builder__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Builder__parameterized0' (42#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MHTDC_Builder__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Builder__parameterized2' (42#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Builder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CommonStopManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/CommonStopManager.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'CommonStopManager' (43#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/CommonStopManager.vhd:27]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TimeWindowRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TimeWindowRegister.vhd:31]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
	Parameter G_ADDR bound to: 256 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized14' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 256 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized14' (43#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'TimeWindowRegister__parameterized0' (44#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TimeWindowRegister.vhd:31]
INFO: [Synth 8-4471] merging register 'CoarseCountTrailing_reg[42:0]' into 'CoarseCountLeading_reg[42:0]' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:263]
INFO: [Synth 8-4471] merging register 'CoarseCountCommonStop_reg[42:0]' into 'CoarseCountLeading_reg[42:0]' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Core__parameterized0' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC_Core.vhd:60]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized6' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized2' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MHTDC__parameterized0' (46#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MHTDC.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ScalerTimer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ScalerTimer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ScalerTimer' (47#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ScalerTimer.vhd:21]
INFO: [Synth 8-638] synthesizing module 'DiscriOr' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DiscriOr.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'DiscriOr' (48#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DiscriOr.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Scaler' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Scaler.vhd:37]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleScaler__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SingleScaler.vhd:25]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleScaler__parameterized0' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SingleScaler.vhd:25]
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized8' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized8' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized4' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DoubleBuffer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Scaler' (50#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Scaler.vhd:37]
INFO: [Synth 8-638] synthesizing module 'GlobalGatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalGatherer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ADC_Gatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Gatherer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ADC_Gatherer' (51#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ADC_Gatherer.vhd:51]
INFO: [Synth 8-638] synthesizing module 'TDC_Gatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TDC_Gatherer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TDC_Gatherer' (52#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TDC_Gatherer.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ScalerGatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ScalerGatherer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ScalerGatherer' (53#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ScalerGatherer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'GlobalGatherer' (54#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalGatherer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'GlobalSender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSender.vhd:28]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchFIFO__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchFIFO.vhd:32]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized10' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized10' (54#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'SynchFIFO__parameterized0' (55#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchFIFO.vhd:32]
INFO: [Synth 8-638] synthesizing module 'TCP_Sender_32bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TCP_Sender_32bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TCP_Sender_32bit' (56#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TCP_Sender_32bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'GlobalSender' (57#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalSender.vhd:28]
	Parameter G_SPI_FLASH_PROGRAMMER_ADDRESS bound to: 32'b00000000000000000010000000000000 
	Parameter G_SITCP_CLK_FREQ bound to: 25.000000 - type: float 
	Parameter G_SPI_CLK_FREQ bound to: 66.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SPI_FLASH_Programmer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_FLASH_Programmer.vhd:40]
	Parameter G_SPI_FLASH_PROGRAMMER_ADDRESS bound to: 8192 - type: integer 
	Parameter G_SITCP_CLK_FREQ bound to: 25.000000 - type: float 
	Parameter G_SPI_CLK_FREQ bound to: 66.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SPI_CommandSender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_CommandSender.vhd:35]
INFO: [Synth 8-638] synthesizing module 'SPI_IF' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_IF.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'SPI_IF' (58#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_IF.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'SPI_CommandSender' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_CommandSender.vhd:35]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000011 
	Parameter G_LEN bound to: 8192 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 8195 - type: integer 
	Parameter G_LEN bound to: 8192 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized2' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000011 
	Parameter G_LEN bound to: 512 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized16' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 8195 - type: integer 
	Parameter G_LEN bound to: 512 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized16' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized12' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized12' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized14' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized14' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized4' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/PulseExtender.vhd:23]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000001 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized18' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 8193 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized18' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerNbit__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchronizerNbit__parameterized2' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SynchronizerNbit.vhd:23]
	Parameter G_RECONFIGURATION_MANAGER_ADDRESS bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ReconfigurationManager__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReconfigurationManager.vhd:27]
	Parameter G_RECONFIGURATION_MANAGER_ADDRESS bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationManager__parameterized0' (60#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/ReconfigurationManager.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SPI_FLASH_Programmer__parameterized0' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SPI_FLASH_Programmer.vhd:40]
	Parameter G_TRIGGER_WIDTH_ADDRESS bound to: 32'b00000000000000000000000010001000 
INFO: [Synth 8-638] synthesizing module 'TriggerWidth__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerWidth.vhd:33]
	Parameter G_TRIGGER_WIDTH_ADDRESS bound to: 136 - type: integer 
	Parameter G_ADDR bound to: 136 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized20' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 136 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized20' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Width_Adjuster' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:24]
	Parameter G_CLK bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Delayer__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Delayer.vhd:22]
	Parameter G_CLK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Delayer__parameterized2' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Delayer.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Width_Adjuster' (62#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TriggerWidth__parameterized0' (63#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerWidth.vhd:33]
	Parameter G_SELECTABLE_LOGIC_ADDRESS bound to: 32'b00000000000000000000000001111000 
INFO: [Synth 8-638] synthesizing module 'SelectableLogic__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SelectableLogic.vhd:31]
	Parameter G_SELECTABLE_LOGIC_ADDRESS bound to: 120 - type: integer 
	Parameter G_ADDR bound to: 120 - type: integer 
	Parameter G_LEN bound to: 11 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized22' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 120 - type: integer 
	Parameter G_LEN bound to: 11 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized22' (63#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SelectableLogic__parameterized0' (64#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SelectableLogic.vhd:31]
	Parameter G_TESTCHARGE_ADDRESS bound to: 32'b00000000000000010000001000000000 
INFO: [Synth 8-638] synthesizing module 'TestChargeInjection__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TestChargeInjection.vhd:37]
	Parameter G_TESTCHARGE_ADDRESS bound to: 66048 - type: integer 
	Parameter G_ADDR bound to: 66048 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized24' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 66048 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized24' (64#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'TestChargeInjection__parameterized0' (65#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TestChargeInjection.vhd:37]
	Parameter G_HV_CONTROL_ADDR bound to: 32'b00000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'HVControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HVControl.vhd:39]
	Parameter G_HV_CONTROL_ADDR bound to: 65536 - type: integer 
	Parameter G_ADDR bound to: 65536 - type: integer 
	Parameter G_LEN bound to: 4 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized26' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65536 - type: integer 
	Parameter G_LEN bound to: 4 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized26' (65#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (66#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'HVControl__parameterized0' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/HVControl.vhd:39]
	Parameter G_MONITOR_ADC_ADDR bound to: 32'b00000000000000010000000000010000 
	Parameter G_READ_MADC_ADDR bound to: 32'b00000000000000010000000000100000 
INFO: [Synth 8-638] synthesizing module 'MADC__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MADC.vhd:40]
	Parameter G_MONITOR_ADC_ADDR bound to: 65552 - type: integer 
	Parameter G_READ_MADC_ADDR bound to: 65568 - type: integer 
	Parameter G_ADDR bound to: 65552 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized28' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65552 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized28' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65568 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 65568 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized4' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Sender.vhd:36]
INFO: [Synth 8-638] synthesizing module 'MADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MADC_Core.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MADC_Core' (68#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MADC_Core.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MADC__parameterized0' (69#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/MADC.vhd:40]
INFO: [Synth 8-638] synthesizing module 'LEDControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/LEDControl.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'LEDControl' (70#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/LEDControl.vhd:37]
	Parameter G_USER_OUTPUT_ADDR bound to: 32'b00000000000000010000000000110000 
INFO: [Synth 8-638] synthesizing module 'UsrClkOut__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/UsrClkOut.vhd:37]
	Parameter G_USER_OUTPUT_ADDR bound to: 65584 - type: integer 
	Parameter G_ADDR bound to: 65584 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized30' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65584 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized30' (70#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UsrClkOut__parameterized0' (71#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/UsrClkOut.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (72#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TopLevel.vhd:128]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 307.797 ; gain = 147.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 307.797 ; gain = 147.797
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/fgg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/pblock.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/pblock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/pblock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc:13]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/constraint/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FDC => FDCE: 138 instances
  IBUFG => IBUF: 1 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 684.203 ; gain = 0.066
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 684.203 ; gain = 524.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 684.203 ; gain = 524.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 9 time(s)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 684.203 ; gain = 524.203
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'MHTDC_Builder__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'MHTDC_Builder__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'Scaler'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Gatherer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'TDC_Gatherer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ScalerGatherer'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalGatherer.vhd:355]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/GlobalGatherer.vhd:350]
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'GlobalGatherer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'TCP_Sender_32bit'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'SPI_IF'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ReconfigurationManager__parameterized0'
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'trigger_s_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'counter_25M_next_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'counter_next_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:44]
WARNING: [Synth 8-3848] Net OutPulse1 in module/entity TriggerManager__parameterized0 does not have driver. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:34]
WARNING: [Synth 8-3848] Net OutPulse2 in module/entity TriggerManager__parameterized0 does not have driver. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:35]
WARNING: [Synth 8-3848] Net OutPulse3 in module/entity TriggerManager__parameterized0 does not have driver. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'L1_tmp_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:336]
WARNING: [Synth 8-327] inferring latch for variable 'Hold_tmp_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:335]
WARNING: [Synth 8-327] inferring latch for variable 'L2_tmp_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/TriggerManager.vhd:337]
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ADC_Core__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ADC_Core__parameterized2'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ADC_Core__parameterized4'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ADC_Core__parameterized6'
INFO: [Synth 8-3969] The signal RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'MHTDC_Builder__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'MHTDC_Builder__parameterized2'
INFO: [Synth 8-3969] The signal RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'Scaler'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ADC_Gatherer'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'TDC_Gatherer'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ScalerGatherer'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'GlobalGatherer'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'TCP_Sender_32bit'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'SPI_IF'
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ReconfigurationManager__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 684.203 ; gain = 524.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MMCM__GC0             |           1|        13|
|2     |ClockManager__GC0     |           1|         5|
|3     |MHTDC__parameterized0 |           1|     35348|
|4     |TopLevel__GCB1        |           1|     11493|
|5     |TopLevel__GCB2        |           1|     28636|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     13 Bit       Adders := 1     
	   7 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 72    
	   2 Input      7 Bit       Adders := 67    
	  64 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 11    
	  16 Input      6 Bit       Adders := 2     
	  17 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 138   
	  16 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 385   
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 15    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	             1000 Bit    Registers := 1     
	              100 Bit    Registers := 64    
	               69 Bit    Registers := 1     
	               46 Bit    Registers := 130   
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 12    
	               20 Bit    Registers := 7     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 75    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 142   
	                4 Bit    Registers := 903   
	                3 Bit    Registers := 140   
	                2 Bit    Registers := 111   
	                1 Bit    Registers := 956   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              40K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 8     
	              736 Bit         RAMs := 128   
	              512 Bit         RAMs := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  12 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 22    
	   2 Input     22 Bit        Muxes := 1     
	   7 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 24    
	   4 Input     21 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 7     
	   3 Input     19 Bit        Muxes := 1     
	  28 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 35    
	   2 Input      5 Bit        Muxes := 7     
	  22 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 129   
	   9 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 4     
	  18 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 283   
	   5 Input      2 Bit        Muxes := 258   
	   4 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 868   
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopLevel 
Detailed RTL Component Info : 
Module MMCM 
Detailed RTL Component Info : 
Module ClockManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MHTDC_Builder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module MHTDC_Builder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FineCounter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__1 
Detailed RTL Component Info : 
Module CommonStopManager 
Detailed RTL Component Info : 
Module RBCP_Receiver__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TimeWindowRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module FineCounter__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__2 
Detailed RTL Component Info : 
Module FineCounter__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__3 
Detailed RTL Component Info : 
Module FineCounter__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__4 
Detailed RTL Component Info : 
Module FineCounter__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__5 
Detailed RTL Component Info : 
Module FineCounter__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__6 
Detailed RTL Component Info : 
Module FineCounter__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__7 
Detailed RTL Component Info : 
Module FineCounter__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__8 
Detailed RTL Component Info : 
Module FineCounter__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__9 
Detailed RTL Component Info : 
Module FineCounter__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__10 
Detailed RTL Component Info : 
Module FineCounter__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__11 
Detailed RTL Component Info : 
Module FineCounter__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__12 
Detailed RTL Component Info : 
Module FineCounter__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__13 
Detailed RTL Component Info : 
Module FineCounter__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__14 
Detailed RTL Component Info : 
Module FineCounter__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__15 
Detailed RTL Component Info : 
Module FineCounter__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__16 
Detailed RTL Component Info : 
Module FineCounter__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__17 
Detailed RTL Component Info : 
Module FineCounter__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__18 
Detailed RTL Component Info : 
Module FineCounter__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__19 
Detailed RTL Component Info : 
Module FineCounter__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__20 
Detailed RTL Component Info : 
Module FineCounter__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__21 
Detailed RTL Component Info : 
Module FineCounter__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__22 
Detailed RTL Component Info : 
Module FineCounter__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__23 
Detailed RTL Component Info : 
Module FineCounter__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__24 
Detailed RTL Component Info : 
Module FineCounter__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__25 
Detailed RTL Component Info : 
Module FineCounter__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__26 
Detailed RTL Component Info : 
Module FineCounter__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__27 
Detailed RTL Component Info : 
Module FineCounter__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__28 
Detailed RTL Component Info : 
Module FineCounter__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__29 
Detailed RTL Component Info : 
Module FineCounter__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__30 
Detailed RTL Component Info : 
Module FineCounter__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__31 
Detailed RTL Component Info : 
Module FineCounter__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__32 
Detailed RTL Component Info : 
Module FineCounter__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__33 
Detailed RTL Component Info : 
Module FineCounter__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__34 
Detailed RTL Component Info : 
Module FineCounter__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__35 
Detailed RTL Component Info : 
Module FineCounter__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__36 
Detailed RTL Component Info : 
Module FineCounter__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__37 
Detailed RTL Component Info : 
Module FineCounter__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__38 
Detailed RTL Component Info : 
Module FineCounter__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__39 
Detailed RTL Component Info : 
Module FineCounter__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__40 
Detailed RTL Component Info : 
Module FineCounter__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__41 
Detailed RTL Component Info : 
Module FineCounter__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__42 
Detailed RTL Component Info : 
Module FineCounter__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__43 
Detailed RTL Component Info : 
Module FineCounter__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__44 
Detailed RTL Component Info : 
Module FineCounter__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__45 
Detailed RTL Component Info : 
Module FineCounter__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__46 
Detailed RTL Component Info : 
Module FineCounter__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__47 
Detailed RTL Component Info : 
Module FineCounter__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__48 
Detailed RTL Component Info : 
Module FineCounter__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__49 
Detailed RTL Component Info : 
Module FineCounter__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__50 
Detailed RTL Component Info : 
Module FineCounter__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__51 
Detailed RTL Component Info : 
Module FineCounter__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__52 
Detailed RTL Component Info : 
Module FineCounter__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__53 
Detailed RTL Component Info : 
Module FineCounter__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__54 
Detailed RTL Component Info : 
Module FineCounter__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__55 
Detailed RTL Component Info : 
Module FineCounter__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__56 
Detailed RTL Component Info : 
Module FineCounter__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__57 
Detailed RTL Component Info : 
Module FineCounter__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__58 
Detailed RTL Component Info : 
Module FineCounter__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__59 
Detailed RTL Component Info : 
Module FineCounter__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__60 
Detailed RTL Component Info : 
Module FineCounter__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__61 
Detailed RTL Component Info : 
Module FineCounter__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__62 
Detailed RTL Component Info : 
Module FineCounter__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__63 
Detailed RTL Component Info : 
Module FineCounter__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__64 
Detailed RTL Component Info : 
Module FineCounter__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__65 
Detailed RTL Component Info : 
Module DualPortRam__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FineCounter__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__66 
Detailed RTL Component Info : 
Module FineCounter__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__67 
Detailed RTL Component Info : 
Module FineCounter__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__68 
Detailed RTL Component Info : 
Module FineCounter__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__69 
Detailed RTL Component Info : 
Module FineCounter__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__70 
Detailed RTL Component Info : 
Module FineCounter__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__71 
Detailed RTL Component Info : 
Module FineCounter__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__72 
Detailed RTL Component Info : 
Module FineCounter__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__73 
Detailed RTL Component Info : 
Module FineCounter__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__74 
Detailed RTL Component Info : 
Module FineCounter__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__75 
Detailed RTL Component Info : 
Module FineCounter__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__76 
Detailed RTL Component Info : 
Module FineCounter__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__77 
Detailed RTL Component Info : 
Module FineCounter__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__78 
Detailed RTL Component Info : 
Module FineCounter__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__79 
Detailed RTL Component Info : 
Module FineCounter__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__80 
Detailed RTL Component Info : 
Module FineCounter__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__81 
Detailed RTL Component Info : 
Module FineCounter__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__82 
Detailed RTL Component Info : 
Module FineCounter__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__83 
Detailed RTL Component Info : 
Module FineCounter__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__84 
Detailed RTL Component Info : 
Module FineCounter__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__85 
Detailed RTL Component Info : 
Module FineCounter__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__86 
Detailed RTL Component Info : 
Module FineCounter__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__87 
Detailed RTL Component Info : 
Module FineCounter__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__88 
Detailed RTL Component Info : 
Module FineCounter__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__89 
Detailed RTL Component Info : 
Module FineCounter__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__90 
Detailed RTL Component Info : 
Module FineCounter__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__91 
Detailed RTL Component Info : 
Module FineCounter__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__92 
Detailed RTL Component Info : 
Module FineCounter__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__93 
Detailed RTL Component Info : 
Module FineCounter__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__94 
Detailed RTL Component Info : 
Module FineCounter__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__95 
Detailed RTL Component Info : 
Module FineCounter__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__96 
Detailed RTL Component Info : 
Module FineCounter__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__97 
Detailed RTL Component Info : 
Module FineCounter__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__98 
Detailed RTL Component Info : 
Module FineCounter__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__99 
Detailed RTL Component Info : 
Module FineCounter__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__100 
Detailed RTL Component Info : 
Module FineCounter__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__101 
Detailed RTL Component Info : 
Module FineCounter__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__102 
Detailed RTL Component Info : 
Module FineCounter__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__103 
Detailed RTL Component Info : 
Module FineCounter__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__104 
Detailed RTL Component Info : 
Module FineCounter__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__105 
Detailed RTL Component Info : 
Module FineCounter__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__106 
Detailed RTL Component Info : 
Module FineCounter__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__107 
Detailed RTL Component Info : 
Module FineCounter__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__108 
Detailed RTL Component Info : 
Module FineCounter__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__109 
Detailed RTL Component Info : 
Module FineCounter__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__110 
Detailed RTL Component Info : 
Module FineCounter__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__111 
Detailed RTL Component Info : 
Module FineCounter__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__112 
Detailed RTL Component Info : 
Module FineCounter__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__113 
Detailed RTL Component Info : 
Module FineCounter__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__114 
Detailed RTL Component Info : 
Module FineCounter__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__115 
Detailed RTL Component Info : 
Module FineCounter__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__116 
Detailed RTL Component Info : 
Module FineCounter__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__117 
Detailed RTL Component Info : 
Module FineCounter__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__118 
Detailed RTL Component Info : 
Module FineCounter__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__119 
Detailed RTL Component Info : 
Module FineCounter__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__120 
Detailed RTL Component Info : 
Module FineCounter__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__121 
Detailed RTL Component Info : 
Module FineCounter__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__122 
Detailed RTL Component Info : 
Module FineCounter__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__123 
Detailed RTL Component Info : 
Module FineCounter__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__124 
Detailed RTL Component Info : 
Module FineCounter__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__125 
Detailed RTL Component Info : 
Module FineCounter__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__126 
Detailed RTL Component Info : 
Module FineCounter__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__127 
Detailed RTL Component Info : 
Module FineCounter__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter__128 
Detailed RTL Component Info : 
Module FineCounter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC_Counter 
Detailed RTL Component Info : 
Module DualPortRam__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__93 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__94 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__95 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__96 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__97 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__98 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__99 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__100 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__101 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__102 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__103 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__104 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__105 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__106 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__107 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__108 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__109 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__110 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__111 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__112 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__113 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__114 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__115 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__116 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__117 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__118 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__119 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__120 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__121 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__122 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__123 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__124 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__125 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__126 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__127 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MHTDC_Core__parameterized0 
Detailed RTL Component Info : 
Module DualPortRam__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module DualPortRam__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Synchronizer__75 
Detailed RTL Component Info : 
Module Synchronizer__74 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__16 
Detailed RTL Component Info : 
Module Synchronizer__73 
Detailed RTL Component Info : 
Module Synchronizer__72 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__15 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module DualPortRam__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Synchronizer__71 
Detailed RTL Component Info : 
Module Synchronizer__70 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__14 
Detailed RTL Component Info : 
Module Synchronizer__69 
Detailed RTL Component Info : 
Module Synchronizer__76 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__17 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MHTDC__parameterized0 
Detailed RTL Component Info : 
Module DualPortRam__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module DualPortRam__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Synchronizer__84 
Detailed RTL Component Info : 
Module Synchronizer__83 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__20 
Detailed RTL Component Info : 
Module Synchronizer__77 
Detailed RTL Component Info : 
Module Synchronizer__78 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EdgeDetector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Scaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               13 Bit    Registers := 69    
	                7 Bit    Registers := 1     
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module DiscriOr 
Detailed RTL Component Info : 
Module ADC_Gatherer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TDC_Gatherer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ScalerGatherer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module GlobalGatherer 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	  28 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Synchronizer__97 
Detailed RTL Component Info : 
Module SynchEdgeDetector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ADC_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module RBCP_Receiver16bit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module DualPortRam__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module RBCP_Receiver16bit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module DualPortRam__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module RBCP_Receiver16bit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module DualPortRam__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module RBCP_Receiver16bit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module DualPortRam__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module DualPortRam__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Synchronizer__88 
Detailed RTL Component Info : 
Module Synchronizer__87 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__22 
Detailed RTL Component Info : 
Module Synchronizer__86 
Detailed RTL Component Info : 
Module Synchronizer__85 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__21 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Synchronizer__92 
Detailed RTL Component Info : 
Module Synchronizer__91 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__24 
Detailed RTL Component Info : 
Module Synchronizer__90 
Detailed RTL Component Info : 
Module Synchronizer__89 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__23 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Synchronizer__96 
Detailed RTL Component Info : 
Module Synchronizer__95 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__26 
Detailed RTL Component Info : 
Module Synchronizer__94 
Detailed RTL Component Info : 
Module Synchronizer__93 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__25 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Synchronizer__80 
Detailed RTL Component Info : 
Module Synchronizer__79 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__18 
Detailed RTL Component Info : 
Module Synchronizer__82 
Detailed RTL Component Info : 
Module Synchronizer__81 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized0__19 
Detailed RTL Component Info : 
Module DoubleBuffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ADC__parameterized0 
Detailed RTL Component Info : 
Module RBCP_Receiver__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module SlowControlRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Serializer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Synchronizer__121 
Detailed RTL Component Info : 
Module Synchronizer 
Detailed RTL Component Info : 
Module SlowControl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module RBCP_Receiver__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module SlowControlRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Serializer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Synchronizer__119 
Detailed RTL Component Info : 
Module Synchronizer__120 
Detailed RTL Component Info : 
Module SlowControl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module GlobalSlowControl__parameterized0 
Detailed RTL Component Info : 
Module RBCP_Receiver__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PulseExtender__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Synchronizer__118 
Detailed RTL Component Info : 
Module ReadRegister__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RBCP_Receiver__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PulseExtender__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Synchronizer__117 
Detailed RTL Component Info : 
Module ReadRegister__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GlobalReadRegister__parameterized0 
Detailed RTL Component Info : 
Module RBCP_Receiver__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TriggerDelayer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module TriggerDelayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module Synchronizer__123 
Detailed RTL Component Info : 
Module SynchEdgeDetector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__124 
Detailed RTL Component Info : 
Module SynchEdgeDetector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__125 
Detailed RTL Component Info : 
Module SynchEdgeDetector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__126 
Detailed RTL Component Info : 
Module SynchEdgeDetector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__115 
Detailed RTL Component Info : 
Module Synchronizer__128 
Detailed RTL Component Info : 
Module Synchronizer__127 
Detailed RTL Component Info : 
Module InterclockTrigger__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer__130 
Detailed RTL Component Info : 
Module Synchronizer__129 
Detailed RTL Component Info : 
Module InterclockTrigger__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer__132 
Detailed RTL Component Info : 
Module Synchronizer__131 
Detailed RTL Component Info : 
Module InterclockTrigger__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer__134 
Detailed RTL Component Info : 
Module Synchronizer__133 
Detailed RTL Component Info : 
Module InterclockTrigger__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer__136 
Detailed RTL Component Info : 
Module Synchronizer__135 
Detailed RTL Component Info : 
Module InterclockTrigger__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer__113 
Detailed RTL Component Info : 
Module Synchronizer__114 
Detailed RTL Component Info : 
Module InterclockTrigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer__111 
Detailed RTL Component Info : 
Module SynchEdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Delayer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1000 Bit    Registers := 1     
Module HoldExpander 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BusyManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__116 
Detailed RTL Component Info : 
Module TriggerManager__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module RBCP_Receiver__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module StatusRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RBCP_Receiver__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DFF_1Shot__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFF_1Shot 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PulseExtender__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PulseExtender__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirectControl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module ReadRegisterSelector__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ReadRegisterSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RBCP_Sender__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Version__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module ScalerTimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RBCP_Distributor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XC7A_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module EdgeDetector__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module EdgeDetector__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PulseExtender__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ResetManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DualPortRam__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module SynchFIFO__parameterized0 
Detailed RTL Component Info : 
Module TCP_Sender_32bit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module GlobalSender 
Detailed RTL Component Info : 
Module SPI_IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SPI_CommandSender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module RBCP_Sender__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RBCP_Receiver__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module DualPortRam__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module DualPortRam__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module PulseExtender__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Synchronizer__122 
Detailed RTL Component Info : 
Module SynchEdgeDetector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__112 
Detailed RTL Component Info : 
Module RBCP_Receiver__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__98 
Detailed RTL Component Info : 
Module Synchronizer__99 
Detailed RTL Component Info : 
Module Synchronizer__100 
Detailed RTL Component Info : 
Module Synchronizer__101 
Detailed RTL Component Info : 
Module Synchronizer__102 
Detailed RTL Component Info : 
Module Synchronizer__103 
Detailed RTL Component Info : 
Module Synchronizer__104 
Detailed RTL Component Info : 
Module Synchronizer__105 
Detailed RTL Component Info : 
Module Synchronizer__106 
Detailed RTL Component Info : 
Module Synchronizer__107 
Detailed RTL Component Info : 
Module Synchronizer__108 
Detailed RTL Component Info : 
Module Synchronizer__109 
Detailed RTL Component Info : 
Module Synchronizer__110 
Detailed RTL Component Info : 
Module SynchronizerNbit__parameterized2 
Detailed RTL Component Info : 
Module ReconfigurationManager__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI_FLASH_Programmer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Delayer__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TriggerWidth__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module SelectableLogic__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	  64 Input      7 Bit       Adders := 1     
	  16 Input      6 Bit       Adders := 2     
	  17 Input      6 Bit       Adders := 2     
	  16 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 131   
Module RBCP_Receiver__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TestChargeInjection__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module RBCP_Receiver__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module shift_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HVControl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module RBCP_Receiver__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RBCP_Sender__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module MADC_Core 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 19    
Module MADC__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module LEDControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module RBCP_Receiver__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module UsrClkOut__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   7 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 684.203 ; gain = 524.203
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/Width_Adjuster.vhd:68]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 684.203 ; gain = 524.203
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 684.203 ; gain = 524.203

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MMCM__GC0             |           1|        13|
|2     |ClockManager__GC0     |           1|         5|
|3     |MHTDC__parameterized0 |           1|     36007|
|4     |TopLevel__GCB1        |           1|     12080|
|5     |TopLevel__GCB2        |           1|     29214|
+------+----------------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg to conserve power
INFO: [Synth 8-3969] The signal Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM SynchFIFO_0/DualPortRam_0/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ReadBuf/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM WriteBuf/RamData_reg to conserve power
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------+
|Module Name          | RTL Object                                           | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                | 
+---------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------+
|MHTDC                | MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg  | 2 K X 20               | W |   | 2 K X 20(WRITE_FIRST)  |   | R | Port A and B | 1      | 1      | MHTDC/extram__408                | 
|MHTDC                | MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg  | 2 K X 20               | W |   | 2 K X 20(WRITE_FIRST)  |   | R | Port A and B | 1      | 1      | MHTDC/extram__410                | 
|MHTDC                | MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg | 2 K X 20               | W |   | 2 K X 20(WRITE_FIRST)  |   | R | Port A and B | 1      | 1      | MHTDC/extram__412                | 
|MHTDC                | MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg | 2 K X 20               | W |   | 2 K X 20(WRITE_FIRST)  |   | R | Port A and B | 1      | 1      | MHTDC/extram__414                | 
|TopLevel__GCB1       | Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg    | 128 X 21               | W |   | 128 X 21(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__416                      | 
|TopLevel__GCB1       | Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg    | 128 X 21               | W |   | 128 X 21(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__418                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__428                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__430                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__432                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__434                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__436                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__438                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__440                      | 
|TopLevel__GCB1       | ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg  | 64 X 21                | W |   | 64 X 21(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | extram__442                      | 
|GlobalSender         | SynchFIFO_0/DualPortRam_0/RamData_reg                | 4 K X 32(READ_FIRST)   | W |   | 4 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 4      | GlobalSender/extram__447         | 
|SPI_FLASH_Programmer | ReadBuf/RamData_reg                                  | 8 K X 8                | W |   | 8 K X 8(WRITE_FIRST)   |   | R | Port A and B | 0      | 2      | SPI_FLASH_Programmer/extram__449 | 
|SPI_FLASH_Programmer | WriteBuf/RamData_reg                                 | 512 X 8                | W |   | 512 X 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | SPI_FLASH_Programmer/extram__451 | 
+---------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+--------------------+-------------------------------------------------------+--------------------+----------------------+--------------+-----------------------------------------------+
|Module Name         | RTL Object                                            | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                             | 
+--------------------+-------------------------------------------------------+--------------------+----------------------+--------------+-----------------------------------------------+
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__134 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__135 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__136 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__137 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__138 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__139 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__140 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__141 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__142 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__143 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__144 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__145 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__146 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__147 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__148 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__149 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__150 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__151 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__152 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__153 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__154 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__155 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__156 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__157 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__158 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__159 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__160 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__161 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__162 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__163 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__164 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__165 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__166 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__167 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__168 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__169 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__170 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__171 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__172 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__173 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__174 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__175 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__176 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__177 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__178 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__179 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__180 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__181 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__182 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__183 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__184 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__185 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__186 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__187 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__188 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__189 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__190 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__191 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__192 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__193 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__194 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__195 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__196 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__197 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__198 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__199 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__200 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__201 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__202 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__203 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__204 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__205 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__206 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__207 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__208 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__209 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__210 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__211 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__212 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__213 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__214 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__215 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__216 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__217 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__218 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__219 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__220 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__221 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__222 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__223 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__224 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__225 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__226 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__227 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__228 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__229 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__230 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__231 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__232 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__233 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__234 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__235 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__236 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__237 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__238 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__239 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__240 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__241 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__242 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__243 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__244 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__245 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__246 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__247 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__248 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__249 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__250 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__251 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__252 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__253 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__254 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__255 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__256 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__257 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__258 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__259 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__260 | 
|MHTDC_ChannelBuffer | DualPortRam_0/RamData_reg                             | Implied            | 16 X 46              | RAM32M x 8   | MHTDC/MHTDC_Core/MHTDC_ChannelBuffer/ram__261 | 
|TopLevel__GCB1      | ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg | Implied            | 32 X 16              | RAM32M x 3   | ram__262                                      | 
|TopLevel__GCB1      | ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg | Implied            | 32 X 16              | RAM32M x 3   | ram__263                                      | 
|TopLevel__GCB1      | ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg | Implied            | 32 X 16              | RAM32M x 3   | ram__264                                      | 
|TopLevel__GCB1      | ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg | Implied            | 32 X 16              | RAM32M x 3   | ram__265                                      | 
|GlobalSlowControl   | SlowControl_1/SlowControlRegister_0/RamData_reg       | Implied            | 64 X 8               | RAM64M x 3   | GlobalSlowControl/ram__266                    | 
|GlobalSlowControl   | SlowControl_2/SlowControlRegister_0/RamData_reg       | Implied            | 64 X 8               | RAM64M x 3   | GlobalSlowControl/ram__267                    | 
+--------------------+-------------------------------------------------------+--------------------+----------------------+--------------+-----------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__1.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__2.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__3.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__4.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__5.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__6.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__7.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__8.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__9.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__10.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__11.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__12.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__13.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__14.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__15.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__16.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__17.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__18.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__19.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__20.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__21.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__22.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__23.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__24.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__25.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__26.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__27.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__28.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__29.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__30.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__31.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__32.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__33.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__34.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__35.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__36.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__37.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__38.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__39.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__40.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__41.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__42.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__43.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__44.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__45.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__46.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__47.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__48.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__49.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__50.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__51.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__52.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__53.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__54.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__55.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__56.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__57.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__58.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__59.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__60.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__61.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__62.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster__63.
WARNING: [Synth 8-3332] Sequential element (trigger_s_reg) is unused and will be removed from module Width_Adjuster.
WARNING: [Synth 8-3332] Sequential element (\DirectControlRegister2_reg[7] ) is unused and will be removed from module DirectControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\DirectControlRegister2_reg[6] ) is unused and will be removed from module DirectControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\DirectControlRegister2_reg[5] ) is unused and will be removed from module DirectControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\DirectControlRegister2_reg[4] ) is unused and will be removed from module DirectControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\DirectControlRegister2_reg[3] ) is unused and will be removed from module DirectControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\DirectControlRegister2_reg[2] ) is unused and will be removed from module DirectControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Channel_reg[7] ) is unused and will be removed from module SelectableLogic__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/HVControl_O/\dac_par_reg[23] )
WARNING: [Synth 8-3332] Sequential element (\ReadRegister_2/PulseExtender_0/Dff_reg[0] ) is unused and will be removed from module GlobalReadRegister__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\ReadRegister_2/PulseExtender_0/Dff_reg[1] ) is unused and will be removed from module GlobalReadRegister__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\ReadRegister_1/PulseExtender_0/Dff_reg[0] ) is unused and will be removed from module GlobalReadRegister__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\ReadRegister_1/PulseExtender_0/Dff_reg[1] ) is unused and will be removed from module GlobalReadRegister__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Rd_reg[6] ) is unused and will be removed from module Version__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Rd_reg[3] ) is unused and will be removed from module Version__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\RBCP_Sender_0/DelayedRd_reg[6] ) is unused and will be removed from module Version__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\RBCP_Sender_0/DelayedRd_reg[3] ) is unused and will be removed from module Version__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[23] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[22] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[5] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[4] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[3] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[2] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[1] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\dac_par_reg[0] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_reg_O/REG_reg[5] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_reg_O/REG_reg[4] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_reg_O/REG_reg[3] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_reg_O/REG_reg[2] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_reg_O/REG_reg[1] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_reg_O/REG_reg[0] ) is unused and will be removed from module HVControl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\DelayedDout_reg[12] ) is unused and will be removed from module MHTDC_Builder__parameterized2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 689.699 ; gain = 529.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 689.699 ; gain = 529.699
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 689.699 ; gain = 529.699

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MMCM__GC0             |           1|        13|
|2     |ClockManager__GC0     |           1|         5|
|3     |MHTDC__parameterized0 |           1|     28692|
|4     |TopLevel__GCB1        |           1|      9082|
|5     |TopLevel__GCB2        |           1|     28300|
+------+----------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 689.699 ; gain = 529.699
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 9 time(s)
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 763.250 ; gain = 603.250
---------------------------------------------------------------------------------
INFO: [Synth 8-3969] The signal ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 809.594 ; gain = 649.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MMCM__GC0             |           1|        13|
|2     |ClockManager__GC0     |           1|         5|
|3     |MHTDC__parameterized0 |           1|     28692|
|4     |TopLevel__GCB1        |           1|      9082|
|5     |TopLevel__GCB2        |           1|     28300|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[12] ) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (\MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[13] ) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (\MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[14] ) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (\MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[15] ) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (\MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[1] ) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (\MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[0] ) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 907.090 ; gain = 747.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 14 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 907.090 ; gain = 747.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 907.090 ; gain = 747.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 907.090 ; gain = 747.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TopLevel__GCB2 | TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]                                                      | 1000   | 1     | NO           | NO                 | YES               | 0      | 32      | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[2]                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]   | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]   | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2] | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+---------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |SiTCP_XC7A_32K_BBT_V70 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |SiTCP_XC7A_32K_BBT_V70 |     1|
|2     |BUFG                   |    12|
|3     |BUFGCE                 |     1|
|4     |CARRY4                 |   202|
|5     |INV                    |     4|
|6     |LUT1                   |   789|
|7     |LUT2                   |  1123|
|8     |LUT3                   |  1244|
|9     |LUT4                   |  1296|
|10    |LUT5                   |  1322|
|11    |LUT6                   |  5633|
|12    |MMCME2_BASE            |     2|
|13    |MUXCY_L                |   987|
|14    |MUXF7                  |  1657|
|15    |MUXF8                  |   637|
|16    |RAM32M                 |  1036|
|17    |RAM64M                 |     6|
|18    |RAMB18E1               |     4|
|19    |RAMB18E1_1             |    10|
|20    |RAMB18E1_4             |     1|
|21    |RAMB36E1               |     4|
|22    |RAMB36E1_1             |     4|
|23    |RAMB36E1_2             |     2|
|24    |SRL16E                 |   387|
|25    |SRLC32E                |    32|
|26    |XORCY                  |  1064|
|27    |FDC                    |   138|
|28    |FDCE                   |  7520|
|29    |FDPE                   |    74|
|30    |FDRE                   | 13162|
|31    |FDSE                   |    55|
|32    |LD                     |    37|
|33    |LDC                    |    64|
|34    |IBUF                   |   138|
|35    |IBUFG                  |     1|
|36    |IOBUF                  |     1|
|37    |OBUF                   |    73|
|38    |OBUFT                  |     4|
+------+-----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                  |Module                                 |Cells |
+------+--------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                       |                                       | 39026|
|2     |  DirectControl_0                                                         |DirectControl__parameterized0          |    49|
|3     |    DFF_1Shot_START_SC_CYCLE1                                             |DFF_1Shot                              |     2|
|4     |    DFF_1Shot_START_SC_CYCLE2                                             |DFF_1Shot_978                          |     2|
|5     |    PulseExtender_START_SC_CYCLE1                                         |PulseExtender__parameterized2_979      |    12|
|6     |    PulseExtender_START_SC_CYCLE2                                         |PulseExtender__parameterized2_980      |    12|
|7     |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized0          |     2|
|8     |  ADC_0                                                                   |ADC__parameterized0                    |  1274|
|9     |    ADC_Controller_0                                                      |ADC_Controller                         |    30|
|10    |      SynchEdgeDetector_0                                                 |SynchEdgeDetector_1018                 |     4|
|11    |        Synchronizer_0                                                    |Synchronizer_1019                      |     3|
|12    |    ADC_Core_HG1                                                          |ADC_Core__parameterized0               |   242|
|13    |      PedestalSuppressionRam                                              |DualPortRam__parameterized0_1017       |    37|
|14    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized0     |    94|
|15    |    ADC_Core_HG2                                                          |ADC_Core__parameterized4               |   244|
|16    |      PedestalSuppressionRam                                              |DualPortRam__parameterized0_1016       |    37|
|17    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized4     |    95|
|18    |    ADC_Core_LG1                                                          |ADC_Core__parameterized2               |   243|
|19    |      PedestalSuppressionRam                                              |DualPortRam__parameterized0_1015       |    37|
|20    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized2     |    94|
|21    |    ADC_Core_LG2                                                          |ADC_Core__parameterized6               |   262|
|22    |      PedestalSuppressionRam                                              |DualPortRam__parameterized0            |    37|
|23    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized6     |   113|
|24    |    ADC_EventBuffer_HG1                                                   |DoubleBuffer__parameterized0           |    47|
|25    |      DualPortRam_0                                                       |DualPortRam__parameterized2_1007       |     2|
|26    |      DualPortRam_1                                                       |DualPortRam__parameterized2_1008       |    25|
|27    |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0_1009  |     7|
|28    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1013                      |     5|
|29    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1014                      |     2|
|30    |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_1010  |     6|
|31    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1011                      |     3|
|32    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1012                      |     3|
|33    |    ADC_EventBuffer_HG2                                                   |DoubleBuffer__parameterized0_981       |    56|
|34    |      DualPortRam_0                                                       |DualPortRam__parameterized2_999        |    10|
|35    |      DualPortRam_1                                                       |DualPortRam__parameterized2_1000       |    25|
|36    |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0_1001  |     7|
|37    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1005                      |     5|
|38    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1006                      |     2|
|39    |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_1002  |     7|
|40    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1003                      |     3|
|41    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1004                      |     4|
|42    |    ADC_EventBuffer_LG1                                                   |DoubleBuffer__parameterized0_982       |    83|
|43    |      DualPortRam_0                                                       |DualPortRam__parameterized2_991        |    12|
|44    |      DualPortRam_1                                                       |DualPortRam__parameterized2_992        |    51|
|45    |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0_993   |     7|
|46    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_997                       |     5|
|47    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_998                       |     2|
|48    |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_994   |     6|
|49    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_995                       |     3|
|50    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_996                       |     3|
|51    |    ADC_EventBuffer_LG2                                                   |DoubleBuffer__parameterized0_983       |    67|
|52    |      DualPortRam_0                                                       |DualPortRam__parameterized2            |    11|
|53    |      DualPortRam_1                                                       |DualPortRam__parameterized2_984        |    34|
|54    |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0_985   |     7|
|55    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_989                       |     5|
|56    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_990                       |     2|
|57    |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_986   |     8|
|58    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_987                       |     3|
|59    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_988                       |     5|
|60    |  ClockManager_0                                                          |ClockManager                           |    22|
|61    |    MMCM_0                                                                |MMCM                                   |    17|
|62    |  GlobalGatherer_0                                                        |GlobalGatherer                         |   390|
|63    |    ADC_Gatherer_0                                                        |ADC_Gatherer                           |   110|
|64    |    ScalerGatherer_0                                                      |ScalerGatherer                         |    70|
|65    |    TDC_Gatherer_0                                                        |TDC_Gatherer                           |   143|
|66    |  GlobalReadRegister_0                                                    |GlobalReadRegister__parameterized0     |    89|
|67    |    ReadRegister_1                                                        |ReadRegister__parameterized0           |    45|
|68    |      PulseExtender_0                                                     |PulseExtender__parameterized2_976      |    10|
|69    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized6          |     3|
|70    |      Synchronizer_0                                                      |Synchronizer_977                       |     3|
|71    |    ReadRegister_2                                                        |ReadRegister__parameterized2           |    44|
|72    |      PulseExtender_0                                                     |PulseExtender__parameterized2          |    10|
|73    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized8          |     2|
|74    |      Synchronizer_0                                                      |Synchronizer_975                       |     3|
|75    |  GlobalSender_0                                                          |GlobalSender                           |   149|
|76    |    SynchFIFO_0                                                           |SynchFIFO__parameterized0              |    96|
|77    |      DualPortRam_0                                                       |DualPortRam__parameterized10           |     5|
|78    |    TCP_Sender_32bit_0                                                    |TCP_Sender_32bit                       |    53|
|79    |  GlobalSlowControl_0                                                     |GlobalSlowControl__parameterized0      |   126|
|80    |    SlowControl_1                                                         |SlowControl__parameterized0            |    63|
|81    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized2          |     2|
|82    |      Serializer_0                                                        |Serializer__parameterized0_971         |    24|
|83    |      SlowControlRegister_0                                               |SlowControlRegister_972                |    11|
|84    |      Synchronizer_SelectSC                                               |Synchronizer_973                       |     3|
|85    |      Synchronizer_StartCycle                                             |Synchronizer_974                       |     3|
|86    |    SlowControl_2                                                         |SlowControl__parameterized2            |    63|
|87    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized4          |     2|
|88    |      Serializer_0                                                        |Serializer__parameterized0             |    24|
|89    |      SlowControlRegister_0                                               |SlowControlRegister                    |    11|
|90    |      Synchronizer_SelectSC                                               |Synchronizer_969                       |     3|
|91    |      Synchronizer_StartCycle                                             |Synchronizer_970                       |     3|
|92    |  HVControl_O                                                             |HVControl__parameterized0              |   152|
|93    |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized26         |     2|
|94    |    shift_reg_O                                                           |shift_reg                              |    53|
|95    |  LEDControl_O                                                            |LEDControl                             |   346|
|96    |  MADC_O                                                                  |MADC__parameterized0                   |   439|
|97    |    MADC_Core_O                                                           |MADC_Core                              |   255|
|98    |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized28         |     3|
|99    |    RBCP_Sender_O                                                         |RBCP_Sender__parameterized4            |    18|
|100   |  MHTDC_0                                                                 |MHTDC__parameterized0                  | 18555|
|101   |    MHTDC_Core_0                                                          |MHTDC_Core__parameterized0             | 18310|
|102   |      \CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer                    |    75|
|103   |        DualPortRam_0                                                     |DualPortRam__parameterized4_968        |    58|
|104   |      \CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_331                |    75|
|105   |        DualPortRam_0                                                     |DualPortRam__parameterized4_967        |    58|
|106   |      \CHANNEL_BUFFER_LEADING_GENERATE[11].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_332                |    75|
|107   |        DualPortRam_0                                                     |DualPortRam__parameterized4_966        |    58|
|108   |      \CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_333                |    75|
|109   |        DualPortRam_0                                                     |DualPortRam__parameterized4_965        |    58|
|110   |      \CHANNEL_BUFFER_LEADING_GENERATE[13].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_334                |    75|
|111   |        DualPortRam_0                                                     |DualPortRam__parameterized4_964        |    58|
|112   |      \CHANNEL_BUFFER_LEADING_GENERATE[14].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_335                |    75|
|113   |        DualPortRam_0                                                     |DualPortRam__parameterized4_963        |    58|
|114   |      \CHANNEL_BUFFER_LEADING_GENERATE[15].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_336                |    75|
|115   |        DualPortRam_0                                                     |DualPortRam__parameterized4_962        |    58|
|116   |      \CHANNEL_BUFFER_LEADING_GENERATE[16].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_337                |    75|
|117   |        DualPortRam_0                                                     |DualPortRam__parameterized4_961        |    58|
|118   |      \CHANNEL_BUFFER_LEADING_GENERATE[17].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_338                |    75|
|119   |        DualPortRam_0                                                     |DualPortRam__parameterized4_960        |    58|
|120   |      \CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_339                |    75|
|121   |        DualPortRam_0                                                     |DualPortRam__parameterized4_959        |    58|
|122   |      \CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_340                |    75|
|123   |        DualPortRam_0                                                     |DualPortRam__parameterized4_958        |    58|
|124   |      \CHANNEL_BUFFER_LEADING_GENERATE[1].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_341                |    75|
|125   |        DualPortRam_0                                                     |DualPortRam__parameterized4_957        |    58|
|126   |      \CHANNEL_BUFFER_LEADING_GENERATE[20].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_342                |    75|
|127   |        DualPortRam_0                                                     |DualPortRam__parameterized4_956        |    58|
|128   |      \CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_343                |    75|
|129   |        DualPortRam_0                                                     |DualPortRam__parameterized4_955        |    58|
|130   |      \CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_344                |    75|
|131   |        DualPortRam_0                                                     |DualPortRam__parameterized4_954        |    58|
|132   |      \CHANNEL_BUFFER_LEADING_GENERATE[23].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_345                |    75|
|133   |        DualPortRam_0                                                     |DualPortRam__parameterized4_953        |    58|
|134   |      \CHANNEL_BUFFER_LEADING_GENERATE[24].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_346                |    75|
|135   |        DualPortRam_0                                                     |DualPortRam__parameterized4_952        |    58|
|136   |      \CHANNEL_BUFFER_LEADING_GENERATE[25].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_347                |    75|
|137   |        DualPortRam_0                                                     |DualPortRam__parameterized4_951        |    58|
|138   |      \CHANNEL_BUFFER_LEADING_GENERATE[26].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_348                |    75|
|139   |        DualPortRam_0                                                     |DualPortRam__parameterized4_950        |    58|
|140   |      \CHANNEL_BUFFER_LEADING_GENERATE[27].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_349                |    75|
|141   |        DualPortRam_0                                                     |DualPortRam__parameterized4_949        |    58|
|142   |      \CHANNEL_BUFFER_LEADING_GENERATE[28].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_350                |    75|
|143   |        DualPortRam_0                                                     |DualPortRam__parameterized4_948        |    58|
|144   |      \CHANNEL_BUFFER_LEADING_GENERATE[29].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_351                |    75|
|145   |        DualPortRam_0                                                     |DualPortRam__parameterized4_947        |    58|
|146   |      \CHANNEL_BUFFER_LEADING_GENERATE[2].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_352                |    75|
|147   |        DualPortRam_0                                                     |DualPortRam__parameterized4_946        |    58|
|148   |      \CHANNEL_BUFFER_LEADING_GENERATE[30].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_353                |    75|
|149   |        DualPortRam_0                                                     |DualPortRam__parameterized4_945        |    58|
|150   |      \CHANNEL_BUFFER_LEADING_GENERATE[31].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_354                |    75|
|151   |        DualPortRam_0                                                     |DualPortRam__parameterized4_944        |    58|
|152   |      \CHANNEL_BUFFER_LEADING_GENERATE[32].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_355                |    75|
|153   |        DualPortRam_0                                                     |DualPortRam__parameterized4_943        |    58|
|154   |      \CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_356                |    75|
|155   |        DualPortRam_0                                                     |DualPortRam__parameterized4_942        |    58|
|156   |      \CHANNEL_BUFFER_LEADING_GENERATE[34].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_357                |    75|
|157   |        DualPortRam_0                                                     |DualPortRam__parameterized4_941        |    58|
|158   |      \CHANNEL_BUFFER_LEADING_GENERATE[35].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_358                |    75|
|159   |        DualPortRam_0                                                     |DualPortRam__parameterized4_940        |    58|
|160   |      \CHANNEL_BUFFER_LEADING_GENERATE[36].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_359                |    75|
|161   |        DualPortRam_0                                                     |DualPortRam__parameterized4_939        |    58|
|162   |      \CHANNEL_BUFFER_LEADING_GENERATE[37].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_360                |    75|
|163   |        DualPortRam_0                                                     |DualPortRam__parameterized4_938        |    58|
|164   |      \CHANNEL_BUFFER_LEADING_GENERATE[38].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_361                |    75|
|165   |        DualPortRam_0                                                     |DualPortRam__parameterized4_937        |    58|
|166   |      \CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_362                |    75|
|167   |        DualPortRam_0                                                     |DualPortRam__parameterized4_936        |    58|
|168   |      \CHANNEL_BUFFER_LEADING_GENERATE[3].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_363                |    75|
|169   |        DualPortRam_0                                                     |DualPortRam__parameterized4_935        |    58|
|170   |      \CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_364                |    75|
|171   |        DualPortRam_0                                                     |DualPortRam__parameterized4_934        |    58|
|172   |      \CHANNEL_BUFFER_LEADING_GENERATE[41].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_365                |    75|
|173   |        DualPortRam_0                                                     |DualPortRam__parameterized4_933        |    58|
|174   |      \CHANNEL_BUFFER_LEADING_GENERATE[42].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_366                |    75|
|175   |        DualPortRam_0                                                     |DualPortRam__parameterized4_932        |    58|
|176   |      \CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_367                |    75|
|177   |        DualPortRam_0                                                     |DualPortRam__parameterized4_931        |    58|
|178   |      \CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_368                |    75|
|179   |        DualPortRam_0                                                     |DualPortRam__parameterized4_930        |    58|
|180   |      \CHANNEL_BUFFER_LEADING_GENERATE[45].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_369                |    75|
|181   |        DualPortRam_0                                                     |DualPortRam__parameterized4_929        |    58|
|182   |      \CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_370                |    75|
|183   |        DualPortRam_0                                                     |DualPortRam__parameterized4_928        |    58|
|184   |      \CHANNEL_BUFFER_LEADING_GENERATE[47].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_371                |    75|
|185   |        DualPortRam_0                                                     |DualPortRam__parameterized4_927        |    58|
|186   |      \CHANNEL_BUFFER_LEADING_GENERATE[48].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_372                |    75|
|187   |        DualPortRam_0                                                     |DualPortRam__parameterized4_926        |    58|
|188   |      \CHANNEL_BUFFER_LEADING_GENERATE[49].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_373                |    75|
|189   |        DualPortRam_0                                                     |DualPortRam__parameterized4_925        |    58|
|190   |      \CHANNEL_BUFFER_LEADING_GENERATE[4].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_374                |    75|
|191   |        DualPortRam_0                                                     |DualPortRam__parameterized4_924        |    58|
|192   |      \CHANNEL_BUFFER_LEADING_GENERATE[50].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_375                |    75|
|193   |        DualPortRam_0                                                     |DualPortRam__parameterized4_923        |    58|
|194   |      \CHANNEL_BUFFER_LEADING_GENERATE[51].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_376                |    75|
|195   |        DualPortRam_0                                                     |DualPortRam__parameterized4_922        |    58|
|196   |      \CHANNEL_BUFFER_LEADING_GENERATE[52].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_377                |    75|
|197   |        DualPortRam_0                                                     |DualPortRam__parameterized4_921        |    58|
|198   |      \CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_378                |    75|
|199   |        DualPortRam_0                                                     |DualPortRam__parameterized4_920        |    58|
|200   |      \CHANNEL_BUFFER_LEADING_GENERATE[54].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_379                |    75|
|201   |        DualPortRam_0                                                     |DualPortRam__parameterized4_919        |    58|
|202   |      \CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_380                |    75|
|203   |        DualPortRam_0                                                     |DualPortRam__parameterized4_918        |    58|
|204   |      \CHANNEL_BUFFER_LEADING_GENERATE[56].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_381                |    75|
|205   |        DualPortRam_0                                                     |DualPortRam__parameterized4_917        |    58|
|206   |      \CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_382                |    75|
|207   |        DualPortRam_0                                                     |DualPortRam__parameterized4_916        |    58|
|208   |      \CHANNEL_BUFFER_LEADING_GENERATE[58].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_383                |    75|
|209   |        DualPortRam_0                                                     |DualPortRam__parameterized4_915        |    58|
|210   |      \CHANNEL_BUFFER_LEADING_GENERATE[59].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_384                |    75|
|211   |        DualPortRam_0                                                     |DualPortRam__parameterized4_914        |    58|
|212   |      \CHANNEL_BUFFER_LEADING_GENERATE[5].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_385                |    75|
|213   |        DualPortRam_0                                                     |DualPortRam__parameterized4_913        |    58|
|214   |      \CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_386                |    75|
|215   |        DualPortRam_0                                                     |DualPortRam__parameterized4_912        |    58|
|216   |      \CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_387                |    75|
|217   |        DualPortRam_0                                                     |DualPortRam__parameterized4_911        |    58|
|218   |      \CHANNEL_BUFFER_LEADING_GENERATE[62].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_388                |    75|
|219   |        DualPortRam_0                                                     |DualPortRam__parameterized4_910        |    58|
|220   |      \CHANNEL_BUFFER_LEADING_GENERATE[63].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_389                |    75|
|221   |        DualPortRam_0                                                     |DualPortRam__parameterized4_909        |    58|
|222   |      \CHANNEL_BUFFER_LEADING_GENERATE[6].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_390                |    75|
|223   |        DualPortRam_0                                                     |DualPortRam__parameterized4_908        |    58|
|224   |      \CHANNEL_BUFFER_LEADING_GENERATE[7].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_391                |    75|
|225   |        DualPortRam_0                                                     |DualPortRam__parameterized4_907        |    58|
|226   |      \CHANNEL_BUFFER_LEADING_GENERATE[8].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_392                |    75|
|227   |        DualPortRam_0                                                     |DualPortRam__parameterized4_906        |    58|
|228   |      \CHANNEL_BUFFER_LEADING_GENERATE[9].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_393                |    75|
|229   |        DualPortRam_0                                                     |DualPortRam__parameterized4_905        |    58|
|230   |      \CHANNEL_BUFFER_TRAILING_GENERATE[0].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_394                |    77|
|231   |        DualPortRam_0                                                     |DualPortRam__parameterized4_904        |    58|
|232   |      \CHANNEL_BUFFER_TRAILING_GENERATE[10].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_395                |    77|
|233   |        DualPortRam_0                                                     |DualPortRam__parameterized4_903        |    58|
|234   |      \CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_396                |    77|
|235   |        DualPortRam_0                                                     |DualPortRam__parameterized4_902        |    58|
|236   |      \CHANNEL_BUFFER_TRAILING_GENERATE[12].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_397                |    77|
|237   |        DualPortRam_0                                                     |DualPortRam__parameterized4_901        |    58|
|238   |      \CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_398                |    77|
|239   |        DualPortRam_0                                                     |DualPortRam__parameterized4_900        |    58|
|240   |      \CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_399                |    77|
|241   |        DualPortRam_0                                                     |DualPortRam__parameterized4_899        |    58|
|242   |      \CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_400                |    77|
|243   |        DualPortRam_0                                                     |DualPortRam__parameterized4_898        |    58|
|244   |      \CHANNEL_BUFFER_TRAILING_GENERATE[16].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_401                |    77|
|245   |        DualPortRam_0                                                     |DualPortRam__parameterized4_897        |    58|
|246   |      \CHANNEL_BUFFER_TRAILING_GENERATE[17].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_402                |    77|
|247   |        DualPortRam_0                                                     |DualPortRam__parameterized4_896        |    58|
|248   |      \CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_403                |    77|
|249   |        DualPortRam_0                                                     |DualPortRam__parameterized4_895        |    58|
|250   |      \CHANNEL_BUFFER_TRAILING_GENERATE[19].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_404                |    77|
|251   |        DualPortRam_0                                                     |DualPortRam__parameterized4_894        |    58|
|252   |      \CHANNEL_BUFFER_TRAILING_GENERATE[1].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_405                |    77|
|253   |        DualPortRam_0                                                     |DualPortRam__parameterized4_893        |    58|
|254   |      \CHANNEL_BUFFER_TRAILING_GENERATE[20].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_406                |    77|
|255   |        DualPortRam_0                                                     |DualPortRam__parameterized4_892        |    58|
|256   |      \CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_407                |    77|
|257   |        DualPortRam_0                                                     |DualPortRam__parameterized4_891        |    58|
|258   |      \CHANNEL_BUFFER_TRAILING_GENERATE[22].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_408                |    77|
|259   |        DualPortRam_0                                                     |DualPortRam__parameterized4_890        |    58|
|260   |      \CHANNEL_BUFFER_TRAILING_GENERATE[23].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_409                |    77|
|261   |        DualPortRam_0                                                     |DualPortRam__parameterized4_889        |    58|
|262   |      \CHANNEL_BUFFER_TRAILING_GENERATE[24].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_410                |    77|
|263   |        DualPortRam_0                                                     |DualPortRam__parameterized4_888        |    58|
|264   |      \CHANNEL_BUFFER_TRAILING_GENERATE[25].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_411                |    77|
|265   |        DualPortRam_0                                                     |DualPortRam__parameterized4_887        |    58|
|266   |      \CHANNEL_BUFFER_TRAILING_GENERATE[26].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_412                |    77|
|267   |        DualPortRam_0                                                     |DualPortRam__parameterized4_886        |    58|
|268   |      \CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_413                |    77|
|269   |        DualPortRam_0                                                     |DualPortRam__parameterized4_885        |    58|
|270   |      \CHANNEL_BUFFER_TRAILING_GENERATE[28].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_414                |    77|
|271   |        DualPortRam_0                                                     |DualPortRam__parameterized4_884        |    58|
|272   |      \CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_415                |    77|
|273   |        DualPortRam_0                                                     |DualPortRam__parameterized4_883        |    58|
|274   |      \CHANNEL_BUFFER_TRAILING_GENERATE[2].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_416                |    77|
|275   |        DualPortRam_0                                                     |DualPortRam__parameterized4_882        |    58|
|276   |      \CHANNEL_BUFFER_TRAILING_GENERATE[30].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_417                |    77|
|277   |        DualPortRam_0                                                     |DualPortRam__parameterized4_881        |    58|
|278   |      \CHANNEL_BUFFER_TRAILING_GENERATE[31].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_418                |    77|
|279   |        DualPortRam_0                                                     |DualPortRam__parameterized4_880        |    58|
|280   |      \CHANNEL_BUFFER_TRAILING_GENERATE[32].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_419                |    77|
|281   |        DualPortRam_0                                                     |DualPortRam__parameterized4_879        |    58|
|282   |      \CHANNEL_BUFFER_TRAILING_GENERATE[33].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_420                |    77|
|283   |        DualPortRam_0                                                     |DualPortRam__parameterized4_878        |    58|
|284   |      \CHANNEL_BUFFER_TRAILING_GENERATE[34].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_421                |    77|
|285   |        DualPortRam_0                                                     |DualPortRam__parameterized4_877        |    58|
|286   |      \CHANNEL_BUFFER_TRAILING_GENERATE[35].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_422                |    77|
|287   |        DualPortRam_0                                                     |DualPortRam__parameterized4_876        |    58|
|288   |      \CHANNEL_BUFFER_TRAILING_GENERATE[36].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_423                |    77|
|289   |        DualPortRam_0                                                     |DualPortRam__parameterized4_875        |    58|
|290   |      \CHANNEL_BUFFER_TRAILING_GENERATE[37].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_424                |    77|
|291   |        DualPortRam_0                                                     |DualPortRam__parameterized4_874        |    58|
|292   |      \CHANNEL_BUFFER_TRAILING_GENERATE[38].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_425                |    77|
|293   |        DualPortRam_0                                                     |DualPortRam__parameterized4_873        |    58|
|294   |      \CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_426                |    77|
|295   |        DualPortRam_0                                                     |DualPortRam__parameterized4_872        |    58|
|296   |      \CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_427                |    77|
|297   |        DualPortRam_0                                                     |DualPortRam__parameterized4_871        |    58|
|298   |      \CHANNEL_BUFFER_TRAILING_GENERATE[40].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_428                |    77|
|299   |        DualPortRam_0                                                     |DualPortRam__parameterized4_870        |    58|
|300   |      \CHANNEL_BUFFER_TRAILING_GENERATE[41].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_429                |    77|
|301   |        DualPortRam_0                                                     |DualPortRam__parameterized4_869        |    58|
|302   |      \CHANNEL_BUFFER_TRAILING_GENERATE[42].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_430                |    77|
|303   |        DualPortRam_0                                                     |DualPortRam__parameterized4_868        |    58|
|304   |      \CHANNEL_BUFFER_TRAILING_GENERATE[43].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_431                |    77|
|305   |        DualPortRam_0                                                     |DualPortRam__parameterized4_867        |    58|
|306   |      \CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_432                |    77|
|307   |        DualPortRam_0                                                     |DualPortRam__parameterized4_866        |    58|
|308   |      \CHANNEL_BUFFER_TRAILING_GENERATE[45].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_433                |    77|
|309   |        DualPortRam_0                                                     |DualPortRam__parameterized4_865        |    58|
|310   |      \CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_434                |    77|
|311   |        DualPortRam_0                                                     |DualPortRam__parameterized4_864        |    58|
|312   |      \CHANNEL_BUFFER_TRAILING_GENERATE[47].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_435                |    77|
|313   |        DualPortRam_0                                                     |DualPortRam__parameterized4_863        |    58|
|314   |      \CHANNEL_BUFFER_TRAILING_GENERATE[48].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_436                |    77|
|315   |        DualPortRam_0                                                     |DualPortRam__parameterized4_862        |    58|
|316   |      \CHANNEL_BUFFER_TRAILING_GENERATE[49].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_437                |    77|
|317   |        DualPortRam_0                                                     |DualPortRam__parameterized4_861        |    58|
|318   |      \CHANNEL_BUFFER_TRAILING_GENERATE[4].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_438                |    77|
|319   |        DualPortRam_0                                                     |DualPortRam__parameterized4_860        |    58|
|320   |      \CHANNEL_BUFFER_TRAILING_GENERATE[50].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_439                |    77|
|321   |        DualPortRam_0                                                     |DualPortRam__parameterized4_859        |    58|
|322   |      \CHANNEL_BUFFER_TRAILING_GENERATE[51].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_440                |    77|
|323   |        DualPortRam_0                                                     |DualPortRam__parameterized4_858        |    58|
|324   |      \CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_441                |    77|
|325   |        DualPortRam_0                                                     |DualPortRam__parameterized4_857        |    58|
|326   |      \CHANNEL_BUFFER_TRAILING_GENERATE[53].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_442                |    77|
|327   |        DualPortRam_0                                                     |DualPortRam__parameterized4_856        |    58|
|328   |      \CHANNEL_BUFFER_TRAILING_GENERATE[54].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_443                |    77|
|329   |        DualPortRam_0                                                     |DualPortRam__parameterized4_855        |    58|
|330   |      \CHANNEL_BUFFER_TRAILING_GENERATE[55].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_444                |    77|
|331   |        DualPortRam_0                                                     |DualPortRam__parameterized4_854        |    58|
|332   |      \CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_445                |    77|
|333   |        DualPortRam_0                                                     |DualPortRam__parameterized4_853        |    58|
|334   |      \CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_446                |    77|
|335   |        DualPortRam_0                                                     |DualPortRam__parameterized4_852        |    58|
|336   |      \CHANNEL_BUFFER_TRAILING_GENERATE[58].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_447                |    77|
|337   |        DualPortRam_0                                                     |DualPortRam__parameterized4_851        |    58|
|338   |      \CHANNEL_BUFFER_TRAILING_GENERATE[59].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_448                |    77|
|339   |        DualPortRam_0                                                     |DualPortRam__parameterized4_850        |    58|
|340   |      \CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_449                |    77|
|341   |        DualPortRam_0                                                     |DualPortRam__parameterized4_849        |    58|
|342   |      \CHANNEL_BUFFER_TRAILING_GENERATE[60].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_450                |    77|
|343   |        DualPortRam_0                                                     |DualPortRam__parameterized4_848        |    58|
|344   |      \CHANNEL_BUFFER_TRAILING_GENERATE[61].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_451                |    77|
|345   |        DualPortRam_0                                                     |DualPortRam__parameterized4_847        |    58|
|346   |      \CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_452                |    77|
|347   |        DualPortRam_0                                                     |DualPortRam__parameterized4_846        |    58|
|348   |      \CHANNEL_BUFFER_TRAILING_GENERATE[63].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_453                |    77|
|349   |        DualPortRam_0                                                     |DualPortRam__parameterized4_845        |    58|
|350   |      \CHANNEL_BUFFER_TRAILING_GENERATE[6].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_454                |    77|
|351   |        DualPortRam_0                                                     |DualPortRam__parameterized4_844        |    58|
|352   |      \CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_455                |    77|
|353   |        DualPortRam_0                                                     |DualPortRam__parameterized4_843        |    58|
|354   |      \CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_456                |    77|
|355   |        DualPortRam_0                                                     |DualPortRam__parameterized4_842        |    58|
|356   |      \CHANNEL_BUFFER_TRAILING_GENERATE[9].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_457                |    77|
|357   |        DualPortRam_0                                                     |DualPortRam__parameterized4            |    58|
|358   |      \COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading                  |MHTDC_Counter                          |    34|
|359   |        FineCounterDecoder_0                                              |FineCounterDecoder_840                 |    27|
|360   |        FineCounter_0                                                     |FineCounter_841                        |     7|
|361   |      \COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading                 |MHTDC_Counter_458                      |    34|
|362   |        FineCounterDecoder_0                                              |FineCounterDecoder_838                 |    27|
|363   |        FineCounter_0                                                     |FineCounter_839                        |     7|
|364   |      \COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading                 |MHTDC_Counter_459                      |    34|
|365   |        FineCounterDecoder_0                                              |FineCounterDecoder_836                 |    27|
|366   |        FineCounter_0                                                     |FineCounter_837                        |     7|
|367   |      \COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading                 |MHTDC_Counter_460                      |    34|
|368   |        FineCounterDecoder_0                                              |FineCounterDecoder_834                 |    27|
|369   |        FineCounter_0                                                     |FineCounter_835                        |     7|
|370   |      \COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading                 |MHTDC_Counter_461                      |    34|
|371   |        FineCounterDecoder_0                                              |FineCounterDecoder_832                 |    27|
|372   |        FineCounter_0                                                     |FineCounter_833                        |     7|
|373   |      \COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading                 |MHTDC_Counter_462                      |    34|
|374   |        FineCounterDecoder_0                                              |FineCounterDecoder_830                 |    27|
|375   |        FineCounter_0                                                     |FineCounter_831                        |     7|
|376   |      \COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading                 |MHTDC_Counter_463                      |    34|
|377   |        FineCounterDecoder_0                                              |FineCounterDecoder_828                 |    27|
|378   |        FineCounter_0                                                     |FineCounter_829                        |     7|
|379   |      \COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading                 |MHTDC_Counter_464                      |    34|
|380   |        FineCounterDecoder_0                                              |FineCounterDecoder_826                 |    27|
|381   |        FineCounter_0                                                     |FineCounter_827                        |     7|
|382   |      \COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading                 |MHTDC_Counter_465                      |    34|
|383   |        FineCounterDecoder_0                                              |FineCounterDecoder_824                 |    27|
|384   |        FineCounter_0                                                     |FineCounter_825                        |     7|
|385   |      \COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading                 |MHTDC_Counter_466                      |    34|
|386   |        FineCounterDecoder_0                                              |FineCounterDecoder_822                 |    27|
|387   |        FineCounter_0                                                     |FineCounter_823                        |     7|
|388   |      \COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading                 |MHTDC_Counter_467                      |    34|
|389   |        FineCounterDecoder_0                                              |FineCounterDecoder_820                 |    27|
|390   |        FineCounter_0                                                     |FineCounter_821                        |     7|
|391   |      \COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading                  |MHTDC_Counter_468                      |    34|
|392   |        FineCounterDecoder_0                                              |FineCounterDecoder_818                 |    27|
|393   |        FineCounter_0                                                     |FineCounter_819                        |     7|
|394   |      \COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading                 |MHTDC_Counter_469                      |    34|
|395   |        FineCounterDecoder_0                                              |FineCounterDecoder_816                 |    27|
|396   |        FineCounter_0                                                     |FineCounter_817                        |     7|
|397   |      \COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading                 |MHTDC_Counter_470                      |    34|
|398   |        FineCounterDecoder_0                                              |FineCounterDecoder_814                 |    27|
|399   |        FineCounter_0                                                     |FineCounter_815                        |     7|
|400   |      \COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading                 |MHTDC_Counter_471                      |    34|
|401   |        FineCounterDecoder_0                                              |FineCounterDecoder_812                 |    27|
|402   |        FineCounter_0                                                     |FineCounter_813                        |     7|
|403   |      \COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading                 |MHTDC_Counter_472                      |    34|
|404   |        FineCounterDecoder_0                                              |FineCounterDecoder_810                 |    27|
|405   |        FineCounter_0                                                     |FineCounter_811                        |     7|
|406   |      \COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading                 |MHTDC_Counter_473                      |    34|
|407   |        FineCounterDecoder_0                                              |FineCounterDecoder_808                 |    27|
|408   |        FineCounter_0                                                     |FineCounter_809                        |     7|
|409   |      \COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading                 |MHTDC_Counter_474                      |    34|
|410   |        FineCounterDecoder_0                                              |FineCounterDecoder_806                 |    27|
|411   |        FineCounter_0                                                     |FineCounter_807                        |     7|
|412   |      \COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading                 |MHTDC_Counter_475                      |    34|
|413   |        FineCounterDecoder_0                                              |FineCounterDecoder_804                 |    27|
|414   |        FineCounter_0                                                     |FineCounter_805                        |     7|
|415   |      \COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading                 |MHTDC_Counter_476                      |    34|
|416   |        FineCounterDecoder_0                                              |FineCounterDecoder_802                 |    27|
|417   |        FineCounter_0                                                     |FineCounter_803                        |     7|
|418   |      \COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading                 |MHTDC_Counter_477                      |    34|
|419   |        FineCounterDecoder_0                                              |FineCounterDecoder_800                 |    27|
|420   |        FineCounter_0                                                     |FineCounter_801                        |     7|
|421   |      \COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading                 |MHTDC_Counter_478                      |    34|
|422   |        FineCounterDecoder_0                                              |FineCounterDecoder_798                 |    27|
|423   |        FineCounter_0                                                     |FineCounter_799                        |     7|
|424   |      \COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading                  |MHTDC_Counter_479                      |    34|
|425   |        FineCounterDecoder_0                                              |FineCounterDecoder_796                 |    27|
|426   |        FineCounter_0                                                     |FineCounter_797                        |     7|
|427   |      \COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading                 |MHTDC_Counter_480                      |    34|
|428   |        FineCounterDecoder_0                                              |FineCounterDecoder_794                 |    27|
|429   |        FineCounter_0                                                     |FineCounter_795                        |     7|
|430   |      \COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading                 |MHTDC_Counter_481                      |    34|
|431   |        FineCounterDecoder_0                                              |FineCounterDecoder_792                 |    27|
|432   |        FineCounter_0                                                     |FineCounter_793                        |     7|
|433   |      \COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading                 |MHTDC_Counter_482                      |    34|
|434   |        FineCounterDecoder_0                                              |FineCounterDecoder_790                 |    27|
|435   |        FineCounter_0                                                     |FineCounter_791                        |     7|
|436   |      \COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading                 |MHTDC_Counter_483                      |    34|
|437   |        FineCounterDecoder_0                                              |FineCounterDecoder_788                 |    27|
|438   |        FineCounter_0                                                     |FineCounter_789                        |     7|
|439   |      \COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading                 |MHTDC_Counter_484                      |    34|
|440   |        FineCounterDecoder_0                                              |FineCounterDecoder_786                 |    27|
|441   |        FineCounter_0                                                     |FineCounter_787                        |     7|
|442   |      \COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading                 |MHTDC_Counter_485                      |    34|
|443   |        FineCounterDecoder_0                                              |FineCounterDecoder_784                 |    27|
|444   |        FineCounter_0                                                     |FineCounter_785                        |     7|
|445   |      \COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading                 |MHTDC_Counter_486                      |    34|
|446   |        FineCounterDecoder_0                                              |FineCounterDecoder_782                 |    27|
|447   |        FineCounter_0                                                     |FineCounter_783                        |     7|
|448   |      \COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading                 |MHTDC_Counter_487                      |    34|
|449   |        FineCounterDecoder_0                                              |FineCounterDecoder_780                 |    27|
|450   |        FineCounter_0                                                     |FineCounter_781                        |     7|
|451   |      \COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading                 |MHTDC_Counter_488                      |    34|
|452   |        FineCounterDecoder_0                                              |FineCounterDecoder_778                 |    27|
|453   |        FineCounter_0                                                     |FineCounter_779                        |     7|
|454   |      \COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading                 |MHTDC_Counter_489                      |    34|
|455   |        FineCounterDecoder_0                                              |FineCounterDecoder_776                 |    27|
|456   |        FineCounter_0                                                     |FineCounter_777                        |     7|
|457   |      \COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading                  |MHTDC_Counter_490                      |    34|
|458   |        FineCounterDecoder_0                                              |FineCounterDecoder_774                 |    27|
|459   |        FineCounter_0                                                     |FineCounter_775                        |     7|
|460   |      \COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading                 |MHTDC_Counter_491                      |    34|
|461   |        FineCounterDecoder_0                                              |FineCounterDecoder_772                 |    27|
|462   |        FineCounter_0                                                     |FineCounter_773                        |     7|
|463   |      \COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading                 |MHTDC_Counter_492                      |    34|
|464   |        FineCounterDecoder_0                                              |FineCounterDecoder_770                 |    27|
|465   |        FineCounter_0                                                     |FineCounter_771                        |     7|
|466   |      \COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading                 |MHTDC_Counter_493                      |    34|
|467   |        FineCounterDecoder_0                                              |FineCounterDecoder_768                 |    27|
|468   |        FineCounter_0                                                     |FineCounter_769                        |     7|
|469   |      \COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading                 |MHTDC_Counter_494                      |    34|
|470   |        FineCounterDecoder_0                                              |FineCounterDecoder_766                 |    27|
|471   |        FineCounter_0                                                     |FineCounter_767                        |     7|
|472   |      \COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading                 |MHTDC_Counter_495                      |    34|
|473   |        FineCounterDecoder_0                                              |FineCounterDecoder_764                 |    27|
|474   |        FineCounter_0                                                     |FineCounter_765                        |     7|
|475   |      \COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading                 |MHTDC_Counter_496                      |    34|
|476   |        FineCounterDecoder_0                                              |FineCounterDecoder_762                 |    27|
|477   |        FineCounter_0                                                     |FineCounter_763                        |     7|
|478   |      \COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading                 |MHTDC_Counter_497                      |    34|
|479   |        FineCounterDecoder_0                                              |FineCounterDecoder_760                 |    27|
|480   |        FineCounter_0                                                     |FineCounter_761                        |     7|
|481   |      \COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading                 |MHTDC_Counter_498                      |    34|
|482   |        FineCounterDecoder_0                                              |FineCounterDecoder_758                 |    27|
|483   |        FineCounter_0                                                     |FineCounter_759                        |     7|
|484   |      \COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading                 |MHTDC_Counter_499                      |    34|
|485   |        FineCounterDecoder_0                                              |FineCounterDecoder_756                 |    27|
|486   |        FineCounter_0                                                     |FineCounter_757                        |     7|
|487   |      \COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading                 |MHTDC_Counter_500                      |    34|
|488   |        FineCounterDecoder_0                                              |FineCounterDecoder_754                 |    27|
|489   |        FineCounter_0                                                     |FineCounter_755                        |     7|
|490   |      \COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading                  |MHTDC_Counter_501                      |    34|
|491   |        FineCounterDecoder_0                                              |FineCounterDecoder_752                 |    27|
|492   |        FineCounter_0                                                     |FineCounter_753                        |     7|
|493   |      \COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading                 |MHTDC_Counter_502                      |    34|
|494   |        FineCounterDecoder_0                                              |FineCounterDecoder_750                 |    27|
|495   |        FineCounter_0                                                     |FineCounter_751                        |     7|
|496   |      \COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading                 |MHTDC_Counter_503                      |    34|
|497   |        FineCounterDecoder_0                                              |FineCounterDecoder_748                 |    27|
|498   |        FineCounter_0                                                     |FineCounter_749                        |     7|
|499   |      \COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading                 |MHTDC_Counter_504                      |    34|
|500   |        FineCounterDecoder_0                                              |FineCounterDecoder_746                 |    27|
|501   |        FineCounter_0                                                     |FineCounter_747                        |     7|
|502   |      \COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading                 |MHTDC_Counter_505                      |    34|
|503   |        FineCounterDecoder_0                                              |FineCounterDecoder_744                 |    27|
|504   |        FineCounter_0                                                     |FineCounter_745                        |     7|
|505   |      \COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading                 |MHTDC_Counter_506                      |    34|
|506   |        FineCounterDecoder_0                                              |FineCounterDecoder_742                 |    27|
|507   |        FineCounter_0                                                     |FineCounter_743                        |     7|
|508   |      \COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading                 |MHTDC_Counter_507                      |    34|
|509   |        FineCounterDecoder_0                                              |FineCounterDecoder_740                 |    27|
|510   |        FineCounter_0                                                     |FineCounter_741                        |     7|
|511   |      \COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading                 |MHTDC_Counter_508                      |    34|
|512   |        FineCounterDecoder_0                                              |FineCounterDecoder_738                 |    27|
|513   |        FineCounter_0                                                     |FineCounter_739                        |     7|
|514   |      \COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading                 |MHTDC_Counter_509                      |    34|
|515   |        FineCounterDecoder_0                                              |FineCounterDecoder_736                 |    27|
|516   |        FineCounter_0                                                     |FineCounter_737                        |     7|
|517   |      \COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading                 |MHTDC_Counter_510                      |    34|
|518   |        FineCounterDecoder_0                                              |FineCounterDecoder_734                 |    27|
|519   |        FineCounter_0                                                     |FineCounter_735                        |     7|
|520   |      \COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading                 |MHTDC_Counter_511                      |    34|
|521   |        FineCounterDecoder_0                                              |FineCounterDecoder_732                 |    27|
|522   |        FineCounter_0                                                     |FineCounter_733                        |     7|
|523   |      \COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading                  |MHTDC_Counter_512                      |    34|
|524   |        FineCounterDecoder_0                                              |FineCounterDecoder_730                 |    27|
|525   |        FineCounter_0                                                     |FineCounter_731                        |     7|
|526   |      \COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading                 |MHTDC_Counter_513                      |    34|
|527   |        FineCounterDecoder_0                                              |FineCounterDecoder_728                 |    27|
|528   |        FineCounter_0                                                     |FineCounter_729                        |     7|
|529   |      \COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading                 |MHTDC_Counter_514                      |    34|
|530   |        FineCounterDecoder_0                                              |FineCounterDecoder_726                 |    27|
|531   |        FineCounter_0                                                     |FineCounter_727                        |     7|
|532   |      \COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading                 |MHTDC_Counter_515                      |    34|
|533   |        FineCounterDecoder_0                                              |FineCounterDecoder_724                 |    27|
|534   |        FineCounter_0                                                     |FineCounter_725                        |     7|
|535   |      \COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading                 |MHTDC_Counter_516                      |    34|
|536   |        FineCounterDecoder_0                                              |FineCounterDecoder_722                 |    27|
|537   |        FineCounter_0                                                     |FineCounter_723                        |     7|
|538   |      \COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading                  |MHTDC_Counter_517                      |    34|
|539   |        FineCounterDecoder_0                                              |FineCounterDecoder_720                 |    27|
|540   |        FineCounter_0                                                     |FineCounter_721                        |     7|
|541   |      \COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading                  |MHTDC_Counter_518                      |    34|
|542   |        FineCounterDecoder_0                                              |FineCounterDecoder_718                 |    27|
|543   |        FineCounter_0                                                     |FineCounter_719                        |     7|
|544   |      \COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading                  |MHTDC_Counter_519                      |    34|
|545   |        FineCounterDecoder_0                                              |FineCounterDecoder_716                 |    27|
|546   |        FineCounter_0                                                     |FineCounter_717                        |     7|
|547   |      \COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading                  |MHTDC_Counter_520                      |    34|
|548   |        FineCounterDecoder_0                                              |FineCounterDecoder_714                 |    27|
|549   |        FineCounter_0                                                     |FineCounter_715                        |     7|
|550   |      \COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing                |MHTDC_Counter_521                      |    35|
|551   |        FineCounterDecoder_0                                              |FineCounterDecoder_712                 |    27|
|552   |        FineCounter_0                                                     |FineCounter_713                        |     8|
|553   |      \COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing               |MHTDC_Counter_522                      |    35|
|554   |        FineCounterDecoder_0                                              |FineCounterDecoder_710                 |    27|
|555   |        FineCounter_0                                                     |FineCounter_711                        |     8|
|556   |      \COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing               |MHTDC_Counter_523                      |    35|
|557   |        FineCounterDecoder_0                                              |FineCounterDecoder_708                 |    27|
|558   |        FineCounter_0                                                     |FineCounter_709                        |     8|
|559   |      \COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing               |MHTDC_Counter_524                      |    35|
|560   |        FineCounterDecoder_0                                              |FineCounterDecoder_706                 |    27|
|561   |        FineCounter_0                                                     |FineCounter_707                        |     8|
|562   |      \COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing               |MHTDC_Counter_525                      |    35|
|563   |        FineCounterDecoder_0                                              |FineCounterDecoder_704                 |    27|
|564   |        FineCounter_0                                                     |FineCounter_705                        |     8|
|565   |      \COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing               |MHTDC_Counter_526                      |    35|
|566   |        FineCounterDecoder_0                                              |FineCounterDecoder_702                 |    27|
|567   |        FineCounter_0                                                     |FineCounter_703                        |     8|
|568   |      \COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing               |MHTDC_Counter_527                      |    35|
|569   |        FineCounterDecoder_0                                              |FineCounterDecoder_700                 |    27|
|570   |        FineCounter_0                                                     |FineCounter_701                        |     8|
|571   |      \COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing               |MHTDC_Counter_528                      |    35|
|572   |        FineCounterDecoder_0                                              |FineCounterDecoder_698                 |    27|
|573   |        FineCounter_0                                                     |FineCounter_699                        |     8|
|574   |      \COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing               |MHTDC_Counter_529                      |    35|
|575   |        FineCounterDecoder_0                                              |FineCounterDecoder_696                 |    27|
|576   |        FineCounter_0                                                     |FineCounter_697                        |     8|
|577   |      \COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing               |MHTDC_Counter_530                      |    35|
|578   |        FineCounterDecoder_0                                              |FineCounterDecoder_694                 |    27|
|579   |        FineCounter_0                                                     |FineCounter_695                        |     8|
|580   |      \COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing               |MHTDC_Counter_531                      |    35|
|581   |        FineCounterDecoder_0                                              |FineCounterDecoder_692                 |    27|
|582   |        FineCounter_0                                                     |FineCounter_693                        |     8|
|583   |      \COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing                |MHTDC_Counter_532                      |    35|
|584   |        FineCounterDecoder_0                                              |FineCounterDecoder_690                 |    27|
|585   |        FineCounter_0                                                     |FineCounter_691                        |     8|
|586   |      \COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing               |MHTDC_Counter_533                      |    35|
|587   |        FineCounterDecoder_0                                              |FineCounterDecoder_688                 |    27|
|588   |        FineCounter_0                                                     |FineCounter_689                        |     8|
|589   |      \COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing               |MHTDC_Counter_534                      |    35|
|590   |        FineCounterDecoder_0                                              |FineCounterDecoder_686                 |    27|
|591   |        FineCounter_0                                                     |FineCounter_687                        |     8|
|592   |      \COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing               |MHTDC_Counter_535                      |    35|
|593   |        FineCounterDecoder_0                                              |FineCounterDecoder_684                 |    27|
|594   |        FineCounter_0                                                     |FineCounter_685                        |     8|
|595   |      \COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing               |MHTDC_Counter_536                      |    35|
|596   |        FineCounterDecoder_0                                              |FineCounterDecoder_682                 |    27|
|597   |        FineCounter_0                                                     |FineCounter_683                        |     8|
|598   |      \COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing               |MHTDC_Counter_537                      |    35|
|599   |        FineCounterDecoder_0                                              |FineCounterDecoder_680                 |    27|
|600   |        FineCounter_0                                                     |FineCounter_681                        |     8|
|601   |      \COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing               |MHTDC_Counter_538                      |    35|
|602   |        FineCounterDecoder_0                                              |FineCounterDecoder_678                 |    27|
|603   |        FineCounter_0                                                     |FineCounter_679                        |     8|
|604   |      \COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing               |MHTDC_Counter_539                      |    35|
|605   |        FineCounterDecoder_0                                              |FineCounterDecoder_676                 |    27|
|606   |        FineCounter_0                                                     |FineCounter_677                        |     8|
|607   |      \COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing               |MHTDC_Counter_540                      |    35|
|608   |        FineCounterDecoder_0                                              |FineCounterDecoder_674                 |    27|
|609   |        FineCounter_0                                                     |FineCounter_675                        |     8|
|610   |      \COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing               |MHTDC_Counter_541                      |    35|
|611   |        FineCounterDecoder_0                                              |FineCounterDecoder_672                 |    27|
|612   |        FineCounter_0                                                     |FineCounter_673                        |     8|
|613   |      \COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing               |MHTDC_Counter_542                      |    35|
|614   |        FineCounterDecoder_0                                              |FineCounterDecoder_670                 |    27|
|615   |        FineCounter_0                                                     |FineCounter_671                        |     8|
|616   |      \COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing                |MHTDC_Counter_543                      |    35|
|617   |        FineCounterDecoder_0                                              |FineCounterDecoder_668                 |    27|
|618   |        FineCounter_0                                                     |FineCounter_669                        |     8|
|619   |      \COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing               |MHTDC_Counter_544                      |    35|
|620   |        FineCounterDecoder_0                                              |FineCounterDecoder_666                 |    27|
|621   |        FineCounter_0                                                     |FineCounter_667                        |     8|
|622   |      \COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing               |MHTDC_Counter_545                      |    35|
|623   |        FineCounterDecoder_0                                              |FineCounterDecoder_664                 |    27|
|624   |        FineCounter_0                                                     |FineCounter_665                        |     8|
|625   |      \COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing               |MHTDC_Counter_546                      |    35|
|626   |        FineCounterDecoder_0                                              |FineCounterDecoder_662                 |    27|
|627   |        FineCounter_0                                                     |FineCounter_663                        |     8|
|628   |      \COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing               |MHTDC_Counter_547                      |    35|
|629   |        FineCounterDecoder_0                                              |FineCounterDecoder_660                 |    27|
|630   |        FineCounter_0                                                     |FineCounter_661                        |     8|
|631   |      \COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing               |MHTDC_Counter_548                      |    35|
|632   |        FineCounterDecoder_0                                              |FineCounterDecoder_658                 |    27|
|633   |        FineCounter_0                                                     |FineCounter_659                        |     8|
|634   |      \COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing               |MHTDC_Counter_549                      |    35|
|635   |        FineCounterDecoder_0                                              |FineCounterDecoder_656                 |    27|
|636   |        FineCounter_0                                                     |FineCounter_657                        |     8|
|637   |      \COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing               |MHTDC_Counter_550                      |    35|
|638   |        FineCounterDecoder_0                                              |FineCounterDecoder_654                 |    27|
|639   |        FineCounter_0                                                     |FineCounter_655                        |     8|
|640   |      \COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing               |MHTDC_Counter_551                      |    35|
|641   |        FineCounterDecoder_0                                              |FineCounterDecoder_652                 |    27|
|642   |        FineCounter_0                                                     |FineCounter_653                        |     8|
|643   |      \COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing               |MHTDC_Counter_552                      |    35|
|644   |        FineCounterDecoder_0                                              |FineCounterDecoder_650                 |    27|
|645   |        FineCounter_0                                                     |FineCounter_651                        |     8|
|646   |      \COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing               |MHTDC_Counter_553                      |    35|
|647   |        FineCounterDecoder_0                                              |FineCounterDecoder_648                 |    27|
|648   |        FineCounter_0                                                     |FineCounter_649                        |     8|
|649   |      \COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing                |MHTDC_Counter_554                      |    35|
|650   |        FineCounterDecoder_0                                              |FineCounterDecoder_646                 |    27|
|651   |        FineCounter_0                                                     |FineCounter_647                        |     8|
|652   |      \COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing               |MHTDC_Counter_555                      |    35|
|653   |        FineCounterDecoder_0                                              |FineCounterDecoder_644                 |    27|
|654   |        FineCounter_0                                                     |FineCounter_645                        |     8|
|655   |      \COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing               |MHTDC_Counter_556                      |    35|
|656   |        FineCounterDecoder_0                                              |FineCounterDecoder_642                 |    27|
|657   |        FineCounter_0                                                     |FineCounter_643                        |     8|
|658   |      \COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing               |MHTDC_Counter_557                      |    35|
|659   |        FineCounterDecoder_0                                              |FineCounterDecoder_640                 |    27|
|660   |        FineCounter_0                                                     |FineCounter_641                        |     8|
|661   |      \COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing               |MHTDC_Counter_558                      |    35|
|662   |        FineCounterDecoder_0                                              |FineCounterDecoder_638                 |    27|
|663   |        FineCounter_0                                                     |FineCounter_639                        |     8|
|664   |      \COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing               |MHTDC_Counter_559                      |    35|
|665   |        FineCounterDecoder_0                                              |FineCounterDecoder_636                 |    27|
|666   |        FineCounter_0                                                     |FineCounter_637                        |     8|
|667   |      \COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing               |MHTDC_Counter_560                      |    35|
|668   |        FineCounterDecoder_0                                              |FineCounterDecoder_634                 |    27|
|669   |        FineCounter_0                                                     |FineCounter_635                        |     8|
|670   |      \COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing               |MHTDC_Counter_561                      |    35|
|671   |        FineCounterDecoder_0                                              |FineCounterDecoder_632                 |    27|
|672   |        FineCounter_0                                                     |FineCounter_633                        |     8|
|673   |      \COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing               |MHTDC_Counter_562                      |    35|
|674   |        FineCounterDecoder_0                                              |FineCounterDecoder_630                 |    27|
|675   |        FineCounter_0                                                     |FineCounter_631                        |     8|
|676   |      \COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing               |MHTDC_Counter_563                      |    35|
|677   |        FineCounterDecoder_0                                              |FineCounterDecoder_628                 |    27|
|678   |        FineCounter_0                                                     |FineCounter_629                        |     8|
|679   |      \COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing               |MHTDC_Counter_564                      |    35|
|680   |        FineCounterDecoder_0                                              |FineCounterDecoder_626                 |    27|
|681   |        FineCounter_0                                                     |FineCounter_627                        |     8|
|682   |      \COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing                |MHTDC_Counter_565                      |    35|
|683   |        FineCounterDecoder_0                                              |FineCounterDecoder_624                 |    27|
|684   |        FineCounter_0                                                     |FineCounter_625                        |     8|
|685   |      \COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing               |MHTDC_Counter_566                      |    35|
|686   |        FineCounterDecoder_0                                              |FineCounterDecoder_622                 |    27|
|687   |        FineCounter_0                                                     |FineCounter_623                        |     8|
|688   |      \COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing               |MHTDC_Counter_567                      |    35|
|689   |        FineCounterDecoder_0                                              |FineCounterDecoder_620                 |    27|
|690   |        FineCounter_0                                                     |FineCounter_621                        |     8|
|691   |      \COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing               |MHTDC_Counter_568                      |    35|
|692   |        FineCounterDecoder_0                                              |FineCounterDecoder_618                 |    27|
|693   |        FineCounter_0                                                     |FineCounter_619                        |     8|
|694   |      \COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing               |MHTDC_Counter_569                      |    35|
|695   |        FineCounterDecoder_0                                              |FineCounterDecoder_616                 |    27|
|696   |        FineCounter_0                                                     |FineCounter_617                        |     8|
|697   |      \COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing               |MHTDC_Counter_570                      |    35|
|698   |        FineCounterDecoder_0                                              |FineCounterDecoder_614                 |    27|
|699   |        FineCounter_0                                                     |FineCounter_615                        |     8|
|700   |      \COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing               |MHTDC_Counter_571                      |    35|
|701   |        FineCounterDecoder_0                                              |FineCounterDecoder_612                 |    27|
|702   |        FineCounter_0                                                     |FineCounter_613                        |     8|
|703   |      \COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing               |MHTDC_Counter_572                      |    35|
|704   |        FineCounterDecoder_0                                              |FineCounterDecoder_610                 |    27|
|705   |        FineCounter_0                                                     |FineCounter_611                        |     8|
|706   |      \COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing               |MHTDC_Counter_573                      |    35|
|707   |        FineCounterDecoder_0                                              |FineCounterDecoder_608                 |    27|
|708   |        FineCounter_0                                                     |FineCounter_609                        |     8|
|709   |      \COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing               |MHTDC_Counter_574                      |    35|
|710   |        FineCounterDecoder_0                                              |FineCounterDecoder_606                 |    27|
|711   |        FineCounter_0                                                     |FineCounter_607                        |     8|
|712   |      \COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing               |MHTDC_Counter_575                      |    35|
|713   |        FineCounterDecoder_0                                              |FineCounterDecoder_604                 |    27|
|714   |        FineCounter_0                                                     |FineCounter_605                        |     8|
|715   |      \COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing                |MHTDC_Counter_576                      |    35|
|716   |        FineCounterDecoder_0                                              |FineCounterDecoder_602                 |    27|
|717   |        FineCounter_0                                                     |FineCounter_603                        |     8|
|718   |      \COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing               |MHTDC_Counter_577                      |    35|
|719   |        FineCounterDecoder_0                                              |FineCounterDecoder_600                 |    27|
|720   |        FineCounter_0                                                     |FineCounter_601                        |     8|
|721   |      \COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing               |MHTDC_Counter_578                      |    35|
|722   |        FineCounterDecoder_0                                              |FineCounterDecoder_598                 |    27|
|723   |        FineCounter_0                                                     |FineCounter_599                        |     8|
|724   |      \COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing               |MHTDC_Counter_579                      |    35|
|725   |        FineCounterDecoder_0                                              |FineCounterDecoder_596                 |    27|
|726   |        FineCounter_0                                                     |FineCounter_597                        |     8|
|727   |      \COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing               |MHTDC_Counter_580                      |    35|
|728   |        FineCounterDecoder_0                                              |FineCounterDecoder_594                 |    27|
|729   |        FineCounter_0                                                     |FineCounter_595                        |     8|
|730   |      \COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing                |MHTDC_Counter_581                      |    35|
|731   |        FineCounterDecoder_0                                              |FineCounterDecoder_592                 |    27|
|732   |        FineCounter_0                                                     |FineCounter_593                        |     8|
|733   |      \COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing                |MHTDC_Counter_582                      |    35|
|734   |        FineCounterDecoder_0                                              |FineCounterDecoder_590                 |    27|
|735   |        FineCounter_0                                                     |FineCounter_591                        |     8|
|736   |      \COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing                |MHTDC_Counter_583                      |    35|
|737   |        FineCounterDecoder_0                                              |FineCounterDecoder_588                 |    27|
|738   |        FineCounter_0                                                     |FineCounter_589                        |     8|
|739   |      \COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing                |MHTDC_Counter_584                      |    35|
|740   |        FineCounterDecoder_0                                              |FineCounterDecoder_586                 |    27|
|741   |        FineCounter_0                                                     |FineCounter_587                        |     8|
|742   |      CommonStopManager_0                                                 |CommonStopManager                      |    34|
|743   |        MHTDC_Counter_0                                                   |MHTDC_Counter_585                      |    34|
|744   |          FineCounterDecoder_0                                            |FineCounterDecoder                     |    27|
|745   |          FineCounter_0                                                   |FineCounter                            |     7|
|746   |      MHTDC_Builder_Leading                                               |MHTDC_Builder__parameterized0          |  2119|
|747   |      MHTDC_Builder_Trailing                                              |MHTDC_Builder__parameterized2          |  1827|
|748   |      TimeWindowRegister_0                                                |TimeWindowRegister__parameterized0     |    14|
|749   |        RBCP_Receiver_0                                                   |RBCP_Receiver__parameterized14         |     2|
|750   |    MHTDC_EventBuffer_Leading                                             |DoubleBuffer__parameterized2           |   120|
|751   |      DualPortRam_0                                                       |DualPortRam__parameterized6_323        |     2|
|752   |      DualPortRam_1                                                       |DualPortRam__parameterized6_324        |    56|
|753   |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0_325   |     7|
|754   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_329                       |     4|
|755   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_330                       |     3|
|756   |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_326   |     6|
|757   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_327                       |     4|
|758   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_328                       |     2|
|759   |    MHTDC_EventBuffer_Trailing                                            |DoubleBuffer__parameterized2_315       |   125|
|760   |      DualPortRam_0                                                       |DualPortRam__parameterized6            |     2|
|761   |      DualPortRam_1                                                       |DualPortRam__parameterized6_316        |    52|
|762   |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0_317   |     7|
|763   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_321                       |     4|
|764   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_322                       |     3|
|765   |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_318   |     7|
|766   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_319                       |     5|
|767   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_320                       |     2|
|768   |  ResetManager_0                                                          |ResetManager                           |    13|
|769   |    EdgeDetector_TcpOpecAckEdge                                           |EdgeDetector_313                       |     3|
|770   |    EdgeDetector_TcpOpecAckNEdge                                          |EdgeDetector_314                       |     2|
|771   |    PulseExtender_TcpOpenAck                                              |PulseExtender__parameterized0          |     5|
|772   |  SPI_FLASH_Programmer_0                                                  |SPI_FLASH_Programmer__parameterized0   |   257|
|773   |    PulseExtender_CommandStart                                            |PulseExtender__parameterized4          |     4|
|774   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized16         |     2|
|775   |    RBCP_Receiver_Length                                                  |RBCP_Receiver__parameterized18         |     4|
|776   |    RBCP_Sender_0                                                         |RBCP_Sender__parameterized2            |    32|
|777   |    ReadBuf                                                               |DualPortRam__parameterized12           |     2|
|778   |    ReconfigurationManager_0                                              |ReconfigurationManager__parameterized0 |     6|
|779   |    SPI_CommandSender_0                                                   |SPI_CommandSender                      |   106|
|780   |      SPI_IF_0                                                            |SPI_IF                                 |    25|
|781   |    SynchEdgeDetector_CommandSenderStart                                  |SynchEdgeDetector_297                  |    54|
|782   |      Synchronizer_0                                                      |Synchronizer_312                       |    53|
|783   |    SynchronizerNbit_Length                                               |SynchronizerNbit__parameterized2       |    26|
|784   |      \Synchronizer1bit[0].Synchronizer_0                                 |Synchronizer_299                       |     2|
|785   |      \Synchronizer1bit[10].Synchronizer_0                                |Synchronizer_300                       |     2|
|786   |      \Synchronizer1bit[11].Synchronizer_0                                |Synchronizer_301                       |     2|
|787   |      \Synchronizer1bit[12].Synchronizer_0                                |Synchronizer_302                       |     2|
|788   |      \Synchronizer1bit[1].Synchronizer_0                                 |Synchronizer_303                       |     2|
|789   |      \Synchronizer1bit[2].Synchronizer_0                                 |Synchronizer_304                       |     2|
|790   |      \Synchronizer1bit[3].Synchronizer_0                                 |Synchronizer_305                       |     2|
|791   |      \Synchronizer1bit[4].Synchronizer_0                                 |Synchronizer_306                       |     2|
|792   |      \Synchronizer1bit[5].Synchronizer_0                                 |Synchronizer_307                       |     2|
|793   |      \Synchronizer1bit[6].Synchronizer_0                                 |Synchronizer_308                       |     2|
|794   |      \Synchronizer1bit[7].Synchronizer_0                                 |Synchronizer_309                       |     2|
|795   |      \Synchronizer1bit[8].Synchronizer_0                                 |Synchronizer_310                       |     2|
|796   |      \Synchronizer1bit[9].Synchronizer_0                                 |Synchronizer_311                       |     2|
|797   |    Synchronizer_CommandSenderBusy                                        |Synchronizer_298                       |     2|
|798   |    WriteBuf                                                              |DualPortRam__parameterized14           |     4|
|799   |  ScalerTimer_0                                                           |ScalerTimer                            |    45|
|800   |  Scaler_0                                                                |Scaler                                 |  4703|
|801   |    DoubleBuffer_0                                                        |DoubleBuffer__parameterized4           |   510|
|802   |      DualPortRam_0                                                       |DualPortRam__parameterized8            |   445|
|803   |      DualPortRam_1                                                       |DualPortRam__parameterized8_291        |    44|
|804   |      Synchronizer_Rptr                                                   |SynchronizerNbit__parameterized0       |     8|
|805   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_295                       |     6|
|806   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_296                       |     2|
|807   |      Synchronizer_Wptr                                                   |SynchronizerNbit__parameterized0_292   |     7|
|808   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_293                       |     4|
|809   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_294                       |     3|
|810   |    \SINGLE_SCALER_GENERATE[0].SingleScaler_0                             |SingleScaler__parameterized0           |    46|
|811   |      EdgeDetector_0                                                      |EdgeDetector_290                       |     3|
|812   |    \SINGLE_SCALER_GENERATE[10].SingleScaler_0                            |SingleScaler__parameterized0_154       |    46|
|813   |      EdgeDetector_0                                                      |EdgeDetector_289                       |     3|
|814   |    \SINGLE_SCALER_GENERATE[11].SingleScaler_0                            |SingleScaler__parameterized0_155       |    46|
|815   |      EdgeDetector_0                                                      |EdgeDetector_288                       |     3|
|816   |    \SINGLE_SCALER_GENERATE[12].SingleScaler_0                            |SingleScaler__parameterized0_156       |    46|
|817   |      EdgeDetector_0                                                      |EdgeDetector_287                       |     3|
|818   |    \SINGLE_SCALER_GENERATE[13].SingleScaler_0                            |SingleScaler__parameterized0_157       |    46|
|819   |      EdgeDetector_0                                                      |EdgeDetector_286                       |     3|
|820   |    \SINGLE_SCALER_GENERATE[14].SingleScaler_0                            |SingleScaler__parameterized0_158       |    46|
|821   |      EdgeDetector_0                                                      |EdgeDetector_285                       |     3|
|822   |    \SINGLE_SCALER_GENERATE[15].SingleScaler_0                            |SingleScaler__parameterized0_159       |    46|
|823   |      EdgeDetector_0                                                      |EdgeDetector_284                       |     3|
|824   |    \SINGLE_SCALER_GENERATE[16].SingleScaler_0                            |SingleScaler__parameterized0_160       |    46|
|825   |      EdgeDetector_0                                                      |EdgeDetector_283                       |     3|
|826   |    \SINGLE_SCALER_GENERATE[17].SingleScaler_0                            |SingleScaler__parameterized0_161       |    46|
|827   |      EdgeDetector_0                                                      |EdgeDetector_282                       |     3|
|828   |    \SINGLE_SCALER_GENERATE[18].SingleScaler_0                            |SingleScaler__parameterized0_162       |    46|
|829   |      EdgeDetector_0                                                      |EdgeDetector_281                       |     3|
|830   |    \SINGLE_SCALER_GENERATE[19].SingleScaler_0                            |SingleScaler__parameterized0_163       |    46|
|831   |      EdgeDetector_0                                                      |EdgeDetector_280                       |     3|
|832   |    \SINGLE_SCALER_GENERATE[1].SingleScaler_0                             |SingleScaler__parameterized0_164       |    46|
|833   |      EdgeDetector_0                                                      |EdgeDetector_279                       |     3|
|834   |    \SINGLE_SCALER_GENERATE[20].SingleScaler_0                            |SingleScaler__parameterized0_165       |    46|
|835   |      EdgeDetector_0                                                      |EdgeDetector_278                       |     3|
|836   |    \SINGLE_SCALER_GENERATE[21].SingleScaler_0                            |SingleScaler__parameterized0_166       |    46|
|837   |      EdgeDetector_0                                                      |EdgeDetector_277                       |     3|
|838   |    \SINGLE_SCALER_GENERATE[22].SingleScaler_0                            |SingleScaler__parameterized0_167       |    46|
|839   |      EdgeDetector_0                                                      |EdgeDetector_276                       |     3|
|840   |    \SINGLE_SCALER_GENERATE[23].SingleScaler_0                            |SingleScaler__parameterized0_168       |    46|
|841   |      EdgeDetector_0                                                      |EdgeDetector_275                       |     3|
|842   |    \SINGLE_SCALER_GENERATE[24].SingleScaler_0                            |SingleScaler__parameterized0_169       |    46|
|843   |      EdgeDetector_0                                                      |EdgeDetector_274                       |     3|
|844   |    \SINGLE_SCALER_GENERATE[25].SingleScaler_0                            |SingleScaler__parameterized0_170       |    46|
|845   |      EdgeDetector_0                                                      |EdgeDetector_273                       |     3|
|846   |    \SINGLE_SCALER_GENERATE[26].SingleScaler_0                            |SingleScaler__parameterized0_171       |    46|
|847   |      EdgeDetector_0                                                      |EdgeDetector_272                       |     3|
|848   |    \SINGLE_SCALER_GENERATE[27].SingleScaler_0                            |SingleScaler__parameterized0_172       |    46|
|849   |      EdgeDetector_0                                                      |EdgeDetector_271                       |     3|
|850   |    \SINGLE_SCALER_GENERATE[28].SingleScaler_0                            |SingleScaler__parameterized0_173       |    46|
|851   |      EdgeDetector_0                                                      |EdgeDetector_270                       |     3|
|852   |    \SINGLE_SCALER_GENERATE[29].SingleScaler_0                            |SingleScaler__parameterized0_174       |    46|
|853   |      EdgeDetector_0                                                      |EdgeDetector_269                       |     3|
|854   |    \SINGLE_SCALER_GENERATE[2].SingleScaler_0                             |SingleScaler__parameterized0_175       |    46|
|855   |      EdgeDetector_0                                                      |EdgeDetector_268                       |     3|
|856   |    \SINGLE_SCALER_GENERATE[30].SingleScaler_0                            |SingleScaler__parameterized0_176       |    46|
|857   |      EdgeDetector_0                                                      |EdgeDetector_267                       |     3|
|858   |    \SINGLE_SCALER_GENERATE[31].SingleScaler_0                            |SingleScaler__parameterized0_177       |    46|
|859   |      EdgeDetector_0                                                      |EdgeDetector_266                       |     3|
|860   |    \SINGLE_SCALER_GENERATE[32].SingleScaler_0                            |SingleScaler__parameterized0_178       |    46|
|861   |      EdgeDetector_0                                                      |EdgeDetector_265                       |     3|
|862   |    \SINGLE_SCALER_GENERATE[33].SingleScaler_0                            |SingleScaler__parameterized0_179       |    46|
|863   |      EdgeDetector_0                                                      |EdgeDetector_264                       |     3|
|864   |    \SINGLE_SCALER_GENERATE[34].SingleScaler_0                            |SingleScaler__parameterized0_180       |    46|
|865   |      EdgeDetector_0                                                      |EdgeDetector_263                       |     3|
|866   |    \SINGLE_SCALER_GENERATE[35].SingleScaler_0                            |SingleScaler__parameterized0_181       |    46|
|867   |      EdgeDetector_0                                                      |EdgeDetector_262                       |     3|
|868   |    \SINGLE_SCALER_GENERATE[36].SingleScaler_0                            |SingleScaler__parameterized0_182       |    46|
|869   |      EdgeDetector_0                                                      |EdgeDetector_261                       |     3|
|870   |    \SINGLE_SCALER_GENERATE[37].SingleScaler_0                            |SingleScaler__parameterized0_183       |    46|
|871   |      EdgeDetector_0                                                      |EdgeDetector_260                       |     3|
|872   |    \SINGLE_SCALER_GENERATE[38].SingleScaler_0                            |SingleScaler__parameterized0_184       |    46|
|873   |      EdgeDetector_0                                                      |EdgeDetector_259                       |     3|
|874   |    \SINGLE_SCALER_GENERATE[39].SingleScaler_0                            |SingleScaler__parameterized0_185       |    46|
|875   |      EdgeDetector_0                                                      |EdgeDetector_258                       |     3|
|876   |    \SINGLE_SCALER_GENERATE[3].SingleScaler_0                             |SingleScaler__parameterized0_186       |    46|
|877   |      EdgeDetector_0                                                      |EdgeDetector_257                       |     3|
|878   |    \SINGLE_SCALER_GENERATE[40].SingleScaler_0                            |SingleScaler__parameterized0_187       |    46|
|879   |      EdgeDetector_0                                                      |EdgeDetector_256                       |     3|
|880   |    \SINGLE_SCALER_GENERATE[41].SingleScaler_0                            |SingleScaler__parameterized0_188       |    46|
|881   |      EdgeDetector_0                                                      |EdgeDetector_255                       |     3|
|882   |    \SINGLE_SCALER_GENERATE[42].SingleScaler_0                            |SingleScaler__parameterized0_189       |    46|
|883   |      EdgeDetector_0                                                      |EdgeDetector_254                       |     3|
|884   |    \SINGLE_SCALER_GENERATE[43].SingleScaler_0                            |SingleScaler__parameterized0_190       |    46|
|885   |      EdgeDetector_0                                                      |EdgeDetector_253                       |     3|
|886   |    \SINGLE_SCALER_GENERATE[44].SingleScaler_0                            |SingleScaler__parameterized0_191       |    46|
|887   |      EdgeDetector_0                                                      |EdgeDetector_252                       |     3|
|888   |    \SINGLE_SCALER_GENERATE[45].SingleScaler_0                            |SingleScaler__parameterized0_192       |    46|
|889   |      EdgeDetector_0                                                      |EdgeDetector_251                       |     3|
|890   |    \SINGLE_SCALER_GENERATE[46].SingleScaler_0                            |SingleScaler__parameterized0_193       |    46|
|891   |      EdgeDetector_0                                                      |EdgeDetector_250                       |     3|
|892   |    \SINGLE_SCALER_GENERATE[47].SingleScaler_0                            |SingleScaler__parameterized0_194       |    46|
|893   |      EdgeDetector_0                                                      |EdgeDetector_249                       |     3|
|894   |    \SINGLE_SCALER_GENERATE[48].SingleScaler_0                            |SingleScaler__parameterized0_195       |    46|
|895   |      EdgeDetector_0                                                      |EdgeDetector_248                       |     3|
|896   |    \SINGLE_SCALER_GENERATE[49].SingleScaler_0                            |SingleScaler__parameterized0_196       |    46|
|897   |      EdgeDetector_0                                                      |EdgeDetector_247                       |     3|
|898   |    \SINGLE_SCALER_GENERATE[4].SingleScaler_0                             |SingleScaler__parameterized0_197       |    46|
|899   |      EdgeDetector_0                                                      |EdgeDetector_246                       |     3|
|900   |    \SINGLE_SCALER_GENERATE[50].SingleScaler_0                            |SingleScaler__parameterized0_198       |    46|
|901   |      EdgeDetector_0                                                      |EdgeDetector_245                       |     3|
|902   |    \SINGLE_SCALER_GENERATE[51].SingleScaler_0                            |SingleScaler__parameterized0_199       |    46|
|903   |      EdgeDetector_0                                                      |EdgeDetector_244                       |     3|
|904   |    \SINGLE_SCALER_GENERATE[52].SingleScaler_0                            |SingleScaler__parameterized0_200       |    46|
|905   |      EdgeDetector_0                                                      |EdgeDetector_243                       |     3|
|906   |    \SINGLE_SCALER_GENERATE[53].SingleScaler_0                            |SingleScaler__parameterized0_201       |    46|
|907   |      EdgeDetector_0                                                      |EdgeDetector_242                       |     3|
|908   |    \SINGLE_SCALER_GENERATE[54].SingleScaler_0                            |SingleScaler__parameterized0_202       |    46|
|909   |      EdgeDetector_0                                                      |EdgeDetector_241                       |     3|
|910   |    \SINGLE_SCALER_GENERATE[55].SingleScaler_0                            |SingleScaler__parameterized0_203       |    46|
|911   |      EdgeDetector_0                                                      |EdgeDetector_240                       |     3|
|912   |    \SINGLE_SCALER_GENERATE[56].SingleScaler_0                            |SingleScaler__parameterized0_204       |    46|
|913   |      EdgeDetector_0                                                      |EdgeDetector_239                       |     3|
|914   |    \SINGLE_SCALER_GENERATE[57].SingleScaler_0                            |SingleScaler__parameterized0_205       |    46|
|915   |      EdgeDetector_0                                                      |EdgeDetector_238                       |     3|
|916   |    \SINGLE_SCALER_GENERATE[58].SingleScaler_0                            |SingleScaler__parameterized0_206       |    46|
|917   |      EdgeDetector_0                                                      |EdgeDetector_237                       |     3|
|918   |    \SINGLE_SCALER_GENERATE[59].SingleScaler_0                            |SingleScaler__parameterized0_207       |    46|
|919   |      EdgeDetector_0                                                      |EdgeDetector_236                       |     3|
|920   |    \SINGLE_SCALER_GENERATE[5].SingleScaler_0                             |SingleScaler__parameterized0_208       |    46|
|921   |      EdgeDetector_0                                                      |EdgeDetector_235                       |     3|
|922   |    \SINGLE_SCALER_GENERATE[60].SingleScaler_0                            |SingleScaler__parameterized0_209       |    46|
|923   |      EdgeDetector_0                                                      |EdgeDetector_234                       |     3|
|924   |    \SINGLE_SCALER_GENERATE[61].SingleScaler_0                            |SingleScaler__parameterized0_210       |    46|
|925   |      EdgeDetector_0                                                      |EdgeDetector_233                       |     3|
|926   |    \SINGLE_SCALER_GENERATE[62].SingleScaler_0                            |SingleScaler__parameterized0_211       |    46|
|927   |      EdgeDetector_0                                                      |EdgeDetector_232                       |     3|
|928   |    \SINGLE_SCALER_GENERATE[63].SingleScaler_0                            |SingleScaler__parameterized0_212       |    46|
|929   |      EdgeDetector_0                                                      |EdgeDetector_231                       |     3|
|930   |    \SINGLE_SCALER_GENERATE[64].SingleScaler_0                            |SingleScaler__parameterized0_213       |    46|
|931   |      EdgeDetector_0                                                      |EdgeDetector_230                       |     3|
|932   |    \SINGLE_SCALER_GENERATE[65].SingleScaler_0                            |SingleScaler__parameterized0_214       |    46|
|933   |      EdgeDetector_0                                                      |EdgeDetector_229                       |     3|
|934   |    \SINGLE_SCALER_GENERATE[66].SingleScaler_0                            |SingleScaler__parameterized0_215       |    61|
|935   |      EdgeDetector_0                                                      |EdgeDetector_228                       |    18|
|936   |    \SINGLE_SCALER_GENERATE[67].SingleScaler_0                            |SingleScaler__parameterized0_216       |    46|
|937   |      EdgeDetector_0                                                      |EdgeDetector_227                       |     3|
|938   |    \SINGLE_SCALER_GENERATE[68].SingleScaler_0                            |SingleScaler__parameterized0_217       |    47|
|939   |      EdgeDetector_0                                                      |EdgeDetector_226                       |     4|
|940   |    \SINGLE_SCALER_GENERATE[6].SingleScaler_0                             |SingleScaler__parameterized0_218       |    46|
|941   |      EdgeDetector_0                                                      |EdgeDetector_225                       |     3|
|942   |    \SINGLE_SCALER_GENERATE[7].SingleScaler_0                             |SingleScaler__parameterized0_219       |    46|
|943   |      EdgeDetector_0                                                      |EdgeDetector_224                       |     3|
|944   |    \SINGLE_SCALER_GENERATE[8].SingleScaler_0                             |SingleScaler__parameterized0_220       |    46|
|945   |      EdgeDetector_0                                                      |EdgeDetector_223                       |     3|
|946   |    \SINGLE_SCALER_GENERATE[9].SingleScaler_0                             |SingleScaler__parameterized0_221       |    46|
|947   |      EdgeDetector_0                                                      |EdgeDetector_222                       |     3|
|948   |  SelectableLogic_0                                                       |SelectableLogic__parameterized0        |   119|
|949   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized22         |     2|
|950   |  StatusRegister_0                                                        |StatusRegister__parameterized0         |     9|
|951   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized12         |     2|
|952   |  TestChargeInjection_O                                                   |TestChargeInjection__parameterized0    |    58|
|953   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized24         |     2|
|954   |  TriggerManager_0                                                        |TriggerManager__parameterized0         |   285|
|955   |    BusyManager_0                                                         |BusyManager                            |     9|
|956   |    HoldExpander_0                                                        |HoldExpander                           |    41|
|957   |      Delayer_0                                                           |Delayer__parameterized0                |    34|
|958   |      EdgeDetector_HOLD                                                   |EdgeDetector                           |     3|
|959   |    InterclockTrigger_AdcFastClear                                        |InterclockTrigger                      |     9|
|960   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_152                       |     3|
|961   |      Synchronizer_TriggerInExtended                                      |Synchronizer_153                       |     3|
|962   |    InterclockTrigger_AdcTrigger                                          |InterclockTrigger_126                  |    10|
|963   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_150                       |     3|
|964   |      Synchronizer_TriggerInExtended                                      |Synchronizer_151                       |     3|
|965   |    InterclockTrigger_ScalerFastClear                                     |InterclockTrigger_127                  |    10|
|966   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_148                       |     3|
|967   |      Synchronizer_TriggerInExtended                                      |Synchronizer_149                       |     3|
|968   |    InterclockTrigger_ScalerTrigger                                       |InterclockTrigger_128                  |     8|
|969   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_146                       |     2|
|970   |      Synchronizer_TriggerInExtended                                      |Synchronizer_147                       |     3|
|971   |    InterclockTrigger_TdcFastClear                                        |InterclockTrigger_129                  |    10|
|972   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_144                       |     3|
|973   |      Synchronizer_TriggerInExtended                                      |Synchronizer_145                       |     3|
|974   |    InterclockTrigger_TransmitStart                                       |InterclockTrigger_130                  |    10|
|975   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_142                       |     3|
|976   |      Synchronizer_TriggerInExtended                                      |Synchronizer_143                       |     3|
|977   |    L1_Delayer                                                            |TriggerDelayer                         |    63|
|978   |    L2_Delayer                                                            |TriggerDelayer_131                     |    63|
|979   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized10         |     2|
|980   |    SynchEdgeDetector_FAST_CLEAR                                          |SynchEdgeDetector                      |     7|
|981   |      Synchronizer_0                                                      |Synchronizer_141                       |     6|
|982   |    SynchEdgeDetector_HOLD                                                |SynchEdgeDetector_132                  |     5|
|983   |      Synchronizer_0                                                      |Synchronizer_140                       |     4|
|984   |    SynchEdgeDetector_IsDaqMode                                           |SynchEdgeDetector_133                  |     5|
|985   |      Synchronizer_0                                                      |Synchronizer_139                       |     4|
|986   |    SynchEdgeDetector_L1                                                  |SynchEdgeDetector_134                  |     5|
|987   |      Synchronizer_0                                                      |Synchronizer_138                       |     4|
|988   |    SynchEdgeDetector_L2                                                  |SynchEdgeDetector_135                  |     3|
|989   |      Synchronizer_0                                                      |Synchronizer_137                       |     2|
|990   |    Synchronizer_AdcTdcBusy                                               |Synchronizer                           |     5|
|991   |    Synchronizer_GathererBusy                                             |Synchronizer_136                       |     2|
|992   |  TriggerWidth_0                                                          |TriggerWidth__parameterized0           | 10587|
|993   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized20         |     3|
|994   |    \WidthAdjuster_GENERATE[0].Width_Adjuster_0                           |Width_Adjuster                         |   163|
|995   |      Delayer_0                                                           |Delayer__parameterized2_125            |     3|
|996   |    \WidthAdjuster_GENERATE[0].Width_Adjuster_1                           |Width_Adjuster_0                       |   162|
|997   |      Delayer_0                                                           |Delayer__parameterized2_124            |     3|
|998   |    \WidthAdjuster_GENERATE[10].Width_Adjuster_0                          |Width_Adjuster_1                       |   162|
|999   |      Delayer_0                                                           |Delayer__parameterized2_123            |     3|
|1000  |    \WidthAdjuster_GENERATE[10].Width_Adjuster_1                          |Width_Adjuster_2                       |   167|
|1001  |      Delayer_0                                                           |Delayer__parameterized2_122            |     3|
|1002  |    \WidthAdjuster_GENERATE[11].Width_Adjuster_0                          |Width_Adjuster_3                       |   168|
|1003  |      Delayer_0                                                           |Delayer__parameterized2_121            |     3|
|1004  |    \WidthAdjuster_GENERATE[11].Width_Adjuster_1                          |Width_Adjuster_4                       |   171|
|1005  |      Delayer_0                                                           |Delayer__parameterized2_120            |     3|
|1006  |    \WidthAdjuster_GENERATE[12].Width_Adjuster_0                          |Width_Adjuster_5                       |   158|
|1007  |      Delayer_0                                                           |Delayer__parameterized2_119            |     3|
|1008  |    \WidthAdjuster_GENERATE[12].Width_Adjuster_1                          |Width_Adjuster_6                       |   158|
|1009  |      Delayer_0                                                           |Delayer__parameterized2_118            |     3|
|1010  |    \WidthAdjuster_GENERATE[13].Width_Adjuster_0                          |Width_Adjuster_7                       |   158|
|1011  |      Delayer_0                                                           |Delayer__parameterized2_117            |     3|
|1012  |    \WidthAdjuster_GENERATE[13].Width_Adjuster_1                          |Width_Adjuster_8                       |   159|
|1013  |      Delayer_0                                                           |Delayer__parameterized2_116            |     3|
|1014  |    \WidthAdjuster_GENERATE[14].Width_Adjuster_0                          |Width_Adjuster_9                       |   167|
|1015  |      Delayer_0                                                           |Delayer__parameterized2_115            |     3|
|1016  |    \WidthAdjuster_GENERATE[14].Width_Adjuster_1                          |Width_Adjuster_10                      |   160|
|1017  |      Delayer_0                                                           |Delayer__parameterized2_114            |     3|
|1018  |    \WidthAdjuster_GENERATE[15].Width_Adjuster_0                          |Width_Adjuster_11                      |   174|
|1019  |      Delayer_0                                                           |Delayer__parameterized2_113            |     3|
|1020  |    \WidthAdjuster_GENERATE[15].Width_Adjuster_1                          |Width_Adjuster_12                      |   161|
|1021  |      Delayer_0                                                           |Delayer__parameterized2_112            |     3|
|1022  |    \WidthAdjuster_GENERATE[16].Width_Adjuster_0                          |Width_Adjuster_13                      |   174|
|1023  |      Delayer_0                                                           |Delayer__parameterized2_111            |     3|
|1024  |    \WidthAdjuster_GENERATE[16].Width_Adjuster_1                          |Width_Adjuster_14                      |   161|
|1025  |      Delayer_0                                                           |Delayer__parameterized2_110            |     3|
|1026  |    \WidthAdjuster_GENERATE[17].Width_Adjuster_0                          |Width_Adjuster_15                      |   177|
|1027  |      Delayer_0                                                           |Delayer__parameterized2_109            |     3|
|1028  |    \WidthAdjuster_GENERATE[17].Width_Adjuster_1                          |Width_Adjuster_16                      |   161|
|1029  |      Delayer_0                                                           |Delayer__parameterized2_108            |     3|
|1030  |    \WidthAdjuster_GENERATE[18].Width_Adjuster_0                          |Width_Adjuster_17                      |   159|
|1031  |      Delayer_0                                                           |Delayer__parameterized2_107            |     3|
|1032  |    \WidthAdjuster_GENERATE[18].Width_Adjuster_1                          |Width_Adjuster_18                      |   162|
|1033  |      Delayer_0                                                           |Delayer__parameterized2_106            |     3|
|1034  |    \WidthAdjuster_GENERATE[19].Width_Adjuster_0                          |Width_Adjuster_19                      |   161|
|1035  |      Delayer_0                                                           |Delayer__parameterized2_105            |     3|
|1036  |    \WidthAdjuster_GENERATE[19].Width_Adjuster_1                          |Width_Adjuster_20                      |   165|
|1037  |      Delayer_0                                                           |Delayer__parameterized2_104            |     3|
|1038  |    \WidthAdjuster_GENERATE[1].Width_Adjuster_0                           |Width_Adjuster_21                      |   167|
|1039  |      Delayer_0                                                           |Delayer__parameterized2_103            |     3|
|1040  |    \WidthAdjuster_GENERATE[1].Width_Adjuster_1                           |Width_Adjuster_22                      |   180|
|1041  |      Delayer_0                                                           |Delayer__parameterized2_102            |     3|
|1042  |    \WidthAdjuster_GENERATE[20].Width_Adjuster_0                          |Width_Adjuster_23                      |   160|
|1043  |      Delayer_0                                                           |Delayer__parameterized2_101            |     3|
|1044  |    \WidthAdjuster_GENERATE[20].Width_Adjuster_1                          |Width_Adjuster_24                      |   175|
|1045  |      Delayer_0                                                           |Delayer__parameterized2_100            |     3|
|1046  |    \WidthAdjuster_GENERATE[21].Width_Adjuster_0                          |Width_Adjuster_25                      |   161|
|1047  |      Delayer_0                                                           |Delayer__parameterized2_99             |     3|
|1048  |    \WidthAdjuster_GENERATE[21].Width_Adjuster_1                          |Width_Adjuster_26                      |   158|
|1049  |      Delayer_0                                                           |Delayer__parameterized2_98             |     3|
|1050  |    \WidthAdjuster_GENERATE[22].Width_Adjuster_0                          |Width_Adjuster_27                      |   168|
|1051  |      Delayer_0                                                           |Delayer__parameterized2_97             |     3|
|1052  |    \WidthAdjuster_GENERATE[22].Width_Adjuster_1                          |Width_Adjuster_28                      |   159|
|1053  |      Delayer_0                                                           |Delayer__parameterized2_96             |     3|
|1054  |    \WidthAdjuster_GENERATE[23].Width_Adjuster_0                          |Width_Adjuster_29                      |   162|
|1055  |      Delayer_0                                                           |Delayer__parameterized2_95             |     3|
|1056  |    \WidthAdjuster_GENERATE[23].Width_Adjuster_1                          |Width_Adjuster_30                      |   184|
|1057  |      Delayer_0                                                           |Delayer__parameterized2_94             |     3|
|1058  |    \WidthAdjuster_GENERATE[24].Width_Adjuster_0                          |Width_Adjuster_31                      |   166|
|1059  |      Delayer_0                                                           |Delayer__parameterized2_93             |     3|
|1060  |    \WidthAdjuster_GENERATE[24].Width_Adjuster_1                          |Width_Adjuster_32                      |   167|
|1061  |      Delayer_0                                                           |Delayer__parameterized2_92             |     3|
|1062  |    \WidthAdjuster_GENERATE[25].Width_Adjuster_0                          |Width_Adjuster_33                      |   168|
|1063  |      Delayer_0                                                           |Delayer__parameterized2_91             |     3|
|1064  |    \WidthAdjuster_GENERATE[25].Width_Adjuster_1                          |Width_Adjuster_34                      |   166|
|1065  |      Delayer_0                                                           |Delayer__parameterized2_90             |     3|
|1066  |    \WidthAdjuster_GENERATE[26].Width_Adjuster_0                          |Width_Adjuster_35                      |   163|
|1067  |      Delayer_0                                                           |Delayer__parameterized2_89             |     3|
|1068  |    \WidthAdjuster_GENERATE[26].Width_Adjuster_1                          |Width_Adjuster_36                      |   162|
|1069  |      Delayer_0                                                           |Delayer__parameterized2_88             |     3|
|1070  |    \WidthAdjuster_GENERATE[27].Width_Adjuster_0                          |Width_Adjuster_37                      |   169|
|1071  |      Delayer_0                                                           |Delayer__parameterized2_87             |     3|
|1072  |    \WidthAdjuster_GENERATE[27].Width_Adjuster_1                          |Width_Adjuster_38                      |   162|
|1073  |      Delayer_0                                                           |Delayer__parameterized2_86             |     3|
|1074  |    \WidthAdjuster_GENERATE[28].Width_Adjuster_0                          |Width_Adjuster_39                      |   162|
|1075  |      Delayer_0                                                           |Delayer__parameterized2_85             |     3|
|1076  |    \WidthAdjuster_GENERATE[28].Width_Adjuster_1                          |Width_Adjuster_40                      |   162|
|1077  |      Delayer_0                                                           |Delayer__parameterized2_84             |     3|
|1078  |    \WidthAdjuster_GENERATE[29].Width_Adjuster_0                          |Width_Adjuster_41                      |   159|
|1079  |      Delayer_0                                                           |Delayer__parameterized2_83             |     3|
|1080  |    \WidthAdjuster_GENERATE[29].Width_Adjuster_1                          |Width_Adjuster_42                      |   179|
|1081  |      Delayer_0                                                           |Delayer__parameterized2_82             |     3|
|1082  |    \WidthAdjuster_GENERATE[2].Width_Adjuster_0                           |Width_Adjuster_43                      |   159|
|1083  |      Delayer_0                                                           |Delayer__parameterized2_81             |     3|
|1084  |    \WidthAdjuster_GENERATE[2].Width_Adjuster_1                           |Width_Adjuster_44                      |   157|
|1085  |      Delayer_0                                                           |Delayer__parameterized2_80             |     3|
|1086  |    \WidthAdjuster_GENERATE[30].Width_Adjuster_0                          |Width_Adjuster_45                      |   163|
|1087  |      Delayer_0                                                           |Delayer__parameterized2_79             |     3|
|1088  |    \WidthAdjuster_GENERATE[30].Width_Adjuster_1                          |Width_Adjuster_46                      |   157|
|1089  |      Delayer_0                                                           |Delayer__parameterized2_78             |     3|
|1090  |    \WidthAdjuster_GENERATE[31].Width_Adjuster_0                          |Width_Adjuster_47                      |   159|
|1091  |      Delayer_0                                                           |Delayer__parameterized2_77             |     3|
|1092  |    \WidthAdjuster_GENERATE[31].Width_Adjuster_1                          |Width_Adjuster_48                      |   179|
|1093  |      Delayer_0                                                           |Delayer__parameterized2_76             |     3|
|1094  |    \WidthAdjuster_GENERATE[3].Width_Adjuster_0                           |Width_Adjuster_49                      |   163|
|1095  |      Delayer_0                                                           |Delayer__parameterized2_75             |     3|
|1096  |    \WidthAdjuster_GENERATE[3].Width_Adjuster_1                           |Width_Adjuster_50                      |   167|
|1097  |      Delayer_0                                                           |Delayer__parameterized2_74             |     3|
|1098  |    \WidthAdjuster_GENERATE[4].Width_Adjuster_0                           |Width_Adjuster_51                      |   160|
|1099  |      Delayer_0                                                           |Delayer__parameterized2_73             |     3|
|1100  |    \WidthAdjuster_GENERATE[4].Width_Adjuster_1                           |Width_Adjuster_52                      |   166|
|1101  |      Delayer_0                                                           |Delayer__parameterized2_72             |     3|
|1102  |    \WidthAdjuster_GENERATE[5].Width_Adjuster_0                           |Width_Adjuster_53                      |   194|
|1103  |      Delayer_0                                                           |Delayer__parameterized2_71             |     3|
|1104  |    \WidthAdjuster_GENERATE[5].Width_Adjuster_1                           |Width_Adjuster_54                      |   157|
|1105  |      Delayer_0                                                           |Delayer__parameterized2_70             |     3|
|1106  |    \WidthAdjuster_GENERATE[6].Width_Adjuster_0                           |Width_Adjuster_55                      |   157|
|1107  |      Delayer_0                                                           |Delayer__parameterized2_69             |     3|
|1108  |    \WidthAdjuster_GENERATE[6].Width_Adjuster_1                           |Width_Adjuster_56                      |   163|
|1109  |      Delayer_0                                                           |Delayer__parameterized2_68             |     3|
|1110  |    \WidthAdjuster_GENERATE[7].Width_Adjuster_0                           |Width_Adjuster_57                      |   161|
|1111  |      Delayer_0                                                           |Delayer__parameterized2_67             |     3|
|1112  |    \WidthAdjuster_GENERATE[7].Width_Adjuster_1                           |Width_Adjuster_58                      |   159|
|1113  |      Delayer_0                                                           |Delayer__parameterized2_66             |     3|
|1114  |    \WidthAdjuster_GENERATE[8].Width_Adjuster_0                           |Width_Adjuster_59                      |   166|
|1115  |      Delayer_0                                                           |Delayer__parameterized2_65             |     3|
|1116  |    \WidthAdjuster_GENERATE[8].Width_Adjuster_1                           |Width_Adjuster_60                      |   165|
|1117  |      Delayer_0                                                           |Delayer__parameterized2_64             |     3|
|1118  |    \WidthAdjuster_GENERATE[9].Width_Adjuster_0                           |Width_Adjuster_61                      |   161|
|1119  |      Delayer_0                                                           |Delayer__parameterized2_63             |     3|
|1120  |    \WidthAdjuster_GENERATE[9].Width_Adjuster_1                           |Width_Adjuster_62                      |   158|
|1121  |      Delayer_0                                                           |Delayer__parameterized2                |     3|
|1122  |  UsrClkOut_O                                                             |UsrClkOut__parameterized0              |   193|
|1123  |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized30         |     2|
|1124  |  Version_0                                                               |Version__parameterized0                |    26|
|1125  |    RBCP_Sender_0                                                         |RBCP_Sender__parameterized0            |    17|
|1126  |  WRAP_SiTCP_GMII_XC7A_32K_0                                              |WRAP_SiTCP_GMII_XC7A_32K               |   895|
|1127  |    TIMER                                                                 |TIMER                                  |    90|
+------+--------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 907.090 ; gain = 747.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 907.090 ; gain = 354.938
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 907.090 ; gain = 747.090
INFO: [Project 1-571] Translating synthesized netlist
Reading core file 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROCfirmware_NC150923_viva14.3_work2002/rtl/SiTCP_XC7A_32K_BBT_V70.ngc' for (cell view 'SiTCP_XC7A_32K_BBT_V70', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V70_ngc_b70d0d3f.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V70_ngc_b70d0d3f.edif]
INFO: [Netlist 29-17] Analyzing 7773 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P.20140912
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 5 inverter(s) to 33 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5308 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 596 instances
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 1547 instances
  FDC => FDCE: 361 instances
  FDE => FDRE: 1040 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  IBUFG => IBUF: 1 instances
  INV => LUT1: 194 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 5 instances
  LD => LDCE (inverted pins: G): 32 instances
  LDC => LDCE: 64 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1036 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  SRLC16E => SRL16E: 95 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
515 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:33 . Memory (MB): peak = 907.090 ; gain = 731.344
# write_checkpoint TopLevel.dcp
# catch { report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.835 . Memory (MB): peak = 907.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 18:29:03 2020...
