Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Feb 28 20:43:18 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[64]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[64]:D
  Delay (ns):              0.169
  Slack (ns):              0.020
  Arrival (ns):            3.779
  Required (ns):           3.759
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[67]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[67]:D
  Delay (ns):              0.183
  Slack (ns):              0.034
  Arrival (ns):            3.793
  Required (ns):           3.759
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[70]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[70]:D
  Delay (ns):              0.187
  Slack (ns):              0.038
  Arrival (ns):            3.797
  Required (ns):           3.759
  Operating Conditions: fast_hv_lt

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/reset_removal_sr[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/r_to_pch_delay[1]:SLn
  Delay (ns):              0.241
  Slack (ns):              0.057
  Arrival (ns):            3.858
  Required (ns):           3.801
  Operating Conditions: fast_hv_lt

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[47]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[47]:D
  Delay (ns):              0.208
  Slack (ns):              0.059
  Arrival (ns):            1.969
  Required (ns):           1.910
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_209/MSC_i_210/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_209/MSC_i_210/s1:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            3.744
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][6]:D
  Delay (ns):              0.169
  Slack (ns):              0.062
  Arrival (ns):            3.777
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_16:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            4.169
  Required (ns):           4.106
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[4]:D
  Delay (ns):              0.210
  Slack (ns):              0.063
  Arrival (ns):            3.807
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[4]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.765
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[8]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.751
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[122]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[122]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.752
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[17]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.745
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_41/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.733
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.734
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[50]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.726
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_43/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.758
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[11]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.755
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            4.172
  Required (ns):           4.106
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[66]:D
  Delay (ns):              0.215
  Slack (ns):              0.066
  Arrival (ns):            3.825
  Required (ns):           3.759
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.742
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[26]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.727
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_30:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_29:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            4.151
  Required (ns):           4.084
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[71]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[71]:D
  Delay (ns):              0.216
  Slack (ns):              0.067
  Arrival (ns):            3.826
  Required (ns):           3.759
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[54]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.742
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[2]:D
  Delay (ns):              0.212
  Slack (ns):              0.067
  Arrival (ns):            3.830
  Required (ns):           3.763
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[118]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.756
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_rs2[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/a_data_Z[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            1.897
  Required (ns):           1.830
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[10]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            3.734
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.735
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.759
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_we_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_we_n_r2:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.753
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[20]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.770
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.764
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.743
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 36
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_pktsel:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.870
  Required (ns):           1.801
  Operating Conditions: fast_hv_lt

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_30:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            4.153
  Required (ns):           4.084
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][50]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[84]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.740
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_21:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_20:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            4.176
  Required (ns):           4.106
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[6]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.758
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[2]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.760
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.755
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[18].data_shifter[18][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.752
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.758
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.761
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[15]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.758
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[108]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[108]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.759
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[21]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.888
  Required (ns):           1.817
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[62]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
  Delay (ns):              0.279
  Slack (ns):              0.071
  Arrival (ns):            3.889
  Required (ns):           3.818
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_60/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_60/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.739
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][44]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.752
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][40]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.743
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][23]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.765
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 55
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.738
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 56
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[24]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
  Delay (ns):              0.280
  Slack (ns):              0.071
  Arrival (ns):            2.027
  Required (ns):           1.956
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/back_mux_sel[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/and_mux_sel_queue.and_mux_sel_queue_ram0_[2]:D
  Delay (ns):              0.222
  Slack (ns):              0.071
  Arrival (ns):            3.837
  Required (ns):           3.766
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.753
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[6]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.759
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[65]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[65]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.766
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[38].data_shifter[38][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[37].data_shifter[37][1]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.743
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[74]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
  Delay (ns):              0.280
  Slack (ns):              0.072
  Arrival (ns):            3.890
  Required (ns):           3.818
  Operating Conditions: fast_hv_lt

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            4.169
  Required (ns):           4.097
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[93]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.734
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[78]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
  Delay (ns):              0.280
  Slack (ns):              0.072
  Arrival (ns):            3.890
  Required (ns):           3.818
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_98/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_98/s1:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.738
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[12]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.759
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.735
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.779
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][65]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
  Delay (ns):              0.137
  Slack (ns):              0.073
  Arrival (ns):            3.755
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.748
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[32].data_shifter[32][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.755
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.768
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_13_0:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_12:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            4.179
  Required (ns):           4.106
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[15]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.774
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[103]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[103]:D
  Delay (ns):              0.133
  Slack (ns):              0.073
  Arrival (ns):            3.752
  Required (ns):           3.679
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s0:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.740
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s1:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.719
  Required (ns):           3.646
  Operating Conditions: fast_hv_lt

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_30:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_29:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            4.178
  Required (ns):           4.105
  Operating Conditions: fast_hv_lt

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_21:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_20:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            4.157
  Required (ns):           4.084
  Operating Conditions: fast_hv_lt

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            4.144
  Required (ns):           4.071
  Operating Conditions: fast_hv_lt

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[9]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            1.910
  Required (ns):           1.837
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/araddr_r1[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[21]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.760
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/MSC_i_11/r_wr_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/MSC_i_11/r_wr_addr[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.073
  Arrival (ns):            3.720
  Required (ns):           3.647
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[20].data_shifter[20][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.755
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[5]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.739
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 87
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[30]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
  Delay (ns):              0.282
  Slack (ns):              0.073
  Arrival (ns):            2.029
  Required (ns):           1.956
  Operating Conditions: fast_hv_lt

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.139
  Slack (ns):              0.073
  Arrival (ns):            4.171
  Required (ns):           4.098
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[102]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.739
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[1]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.757
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p0_r1[0]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.757
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.754
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.141
  Slack (ns):              0.074
  Arrival (ns):            3.733
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 94
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[31]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
  Delay (ns):              0.283
  Slack (ns):              0.074
  Arrival (ns):            2.030
  Required (ns):           1.956
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/csr_reg[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/direction:D
  Delay (ns):              0.142
  Slack (ns):              0.074
  Arrival (ns):            3.729
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
  Delay (ns):              0.141
  Slack (ns):              0.074
  Arrival (ns):            3.733
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[46]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]:D
  Delay (ns):              0.142
  Slack (ns):              0.074
  Arrival (ns):            3.769
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s1:D
  Delay (ns):              0.139
  Slack (ns):              0.074
  Arrival (ns):            3.757
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 99
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[25]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
  Delay (ns):              0.283
  Slack (ns):              0.074
  Arrival (ns):            2.030
  Required (ns):           1.956
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]:D
  Delay (ns):              0.139
  Slack (ns):              0.074
  Arrival (ns):            3.761
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

