INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series/slow_signal_test/slow_signal_test.srcs/sources_1/imports/Documents/slow_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series/slow_signal_test/slow_signal_test.srcs/sim_1/imports/Documents/tb_slow_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_slow_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series/slow_signal_test/slow_signal_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
