$date
	Mon Feb 16 06:00:36 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
x!
$end
#5
1#
0"
#10
1"
#15
0"
0#
1$
#20
0!
1"
#25
1!
0"
1#
0$
#30
0!
1"
#35
0"
#40
1!
1"
#45
0"
#50
0!
1"
#55
0"
#60
1!
1"
#65
0"
#70
0!
1"
#75
0"
#80
1!
1"
#85
0"
#90
0!
1"
#95
0"
#100
1!
1"
#105
0"
