// Seed: 1438326666
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input wire  id_2
);
  wire id_4;
  wire id_5 = id_4;
endmodule
module module_1 (
    input  uwire id_0,
    inout  tri0  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  tri1  id_7
);
  id_9(
      .id_0(1'b0), .id_1()
  ); module_0(
      id_3, id_1, id_1
  );
  reg id_10;
  always id_10 = #id_11 1;
endmodule
