// Seed: 1089201623
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6,
    input wand id_7
);
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
    , id_6,
    input uwire id_2,
    input wor id_3,
    output wor id_4
);
  wand id_7 = 1 * id_2;
  reg  id_8;
  initial #1 #1 id_8 <= 1;
  module_0(
      id_1, id_0, id_4, id_0, id_3, id_4, id_0, id_2
  );
endmodule
