--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.434 ns
From           : ENET_DATA[9]
To             : system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.131 ns
From           : system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out
To             : ENET_RST_N
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.633 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : -3.022 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 62.33 MHz ( period = 16.044 ns )
From           : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]
To             : system0:u0|cpu:the_cpu|A_slow_inst_result[12]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 64

Type           : Clock Setup: 'CLOCK_50'
Slack          : 1.146 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request
To             : system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 115.82 MHz ( period = 8.634 ns )
From           : sld_hub:sld_hub_inst|irsr_reg[0]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen
To             : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : system0:u0|sdram:the_sdram|i_cmd[3]
To             : system0:u0|sdram:the_sdram|i_cmd[3]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 64

--------------------------------------------------------------------------------------

