****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 15:40:37 2022
****************************************


  Startpoint: inp[11] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[11] (in)                            0.000      0.000 f
  U267/Y (INVX1)                       576232.000 576232.000 r
  U182/Y (AND2X1)                      2198656.000
                                                  2774888.000 r
  U183/Y (INVX1)                       707944.000 3482832.000 f
  U101/Y (AND2X1)                      2458052.000
                                                  5940884.000 f
  U102/Y (INVX1)                       -1175200.000
                                                  4765684.000 r
  U269/Y (OR2X1)                       1640552.000
                                                  6406236.000 r
  U198/Y (AND2X1)                      2197680.000
                                                  8603916.000 r
  U176/Y (AND2X1)                      1836444.000
                                                  10440360.000 r
  U177/Y (INVX1)                       707936.000 11148296.000 f
  U292/Y (NAND2X1)                     924340.000 12072636.000 r
  U103/Y (XNOR2X1)                     6321512.000
                                                  18394148.000 r
  U104/Y (INVX1)                       834910.000 19229058.000 f
  U293/Y (INVX1)                       458074.000 19687132.000 r
  U168/Y (AND2X1)                      2198120.000
                                                  21885252.000 r
  U169/Y (INVX1)                       708116.000 22593368.000 f
  U89/Y (AND2X1)                       2458052.000
                                                  25051420.000 f
  U90/Y (INVX1)                        -1175224.000
                                                  23876196.000 r
  U311/Y (OR2X1)                       1642276.000
                                                  25518472.000 r
  U162/Y (AND2X1)                      2196636.000
                                                  27715108.000 r
  U163/Y (INVX1)                       708378.000 28423486.000 f
  U116/Y (AND2X1)                      2458076.000
                                                  30881562.000 f
  U117/Y (INVX1)                       -1162790.000
                                                  29718772.000 r
  U312/Y (OR2X1)                       1646122.000
                                                  31364894.000 r
  U196/Y (AND2X1)                      2201250.000
                                                  33566144.000 r
  U197/Y (INVX1)                       717872.000 34284016.000 f
  U322/Y (NAND2X1)                     1285608.000
                                                  35569624.000 r
  U142/Y (AND2X1)                      2174560.000
                                                  37744184.000 r
  U143/Y (INVX1)                       715568.000 38459752.000 f
  U323/Y (NOR2X1)                      1157492.000
                                                  39617244.000 r
  U325/Y (NAND2X1)                     833324.000 40450568.000 f
  U126/Y (AND2X1)                      2044128.000
                                                  42494696.000 f
  U127/Y (INVX1)                       -1187420.000
                                                  41307276.000 r
  U85/Y (AND2X1)                       2199072.000
                                                  43506348.000 r
  U86/Y (INVX1)                        707584.000 44213932.000 f
  U328/Y (NOR2X1)                      1151516.000
                                                  45365448.000 r
  out[0] (out)                            0.000   45365448.000 r
  data arrival time                               45365448.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -45365448.000
  ---------------------------------------------------------------
  slack (MET)                                     154634560.000


1
