Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 18 16:24:23 2021
| Host         : DESKTOP-5DGGSE0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_top_module_control_sets_placed.rpt
| Design       : top_top_module
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    87 |
| Unused register locations in slices containing registers |   313 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             924 |          229 |
| No           | No                    | Yes                    |             129 |           43 |
| No           | Yes                   | No                     |            1111 |          218 |
| Yes          | No                    | No                     |             221 |           54 |
| Yes          | No                    | Yes                    |              82 |           15 |
| Yes          | Yes                   | No                     |             476 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                                                                                   Enable Signal                                                                                                  |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_IP/inst/clk_out3                  |                                                                                                                                                                                                                  | pwm_module/pwm_i/PWM_L0_carry__0_n_3                                                                                                                                                                                 |                1 |              1 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                      |                1 |              1 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              2 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |
|  XADC_Wizard/eoc_out                   |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              3 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                      |                3 |              3 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              4 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/DECODER_INST/wr_control_reg                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                      |                4 |              4 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | PC_FPGA_bridge/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                  |                1 |              5 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | PC_FPGA_bridge/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                  |                2 |              7 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | PC_FPGA_bridge/inst/DECODER_INST/wr_en_reg[4]_0                                                                                                                                                                      |                4 |              7 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_IP/inst/clk_out1_clk_wiz_0_en_clk |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                1 |              8 |
|  clk_IP/inst/clk_out2_clk_wiz_0_en_clk |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                1 |              8 |
|  clk_IP/inst/clk_out3_clk_wiz_0_en_clk |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk_IP/inst/clk_out3                  |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |                5 |             11 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int[11]_i_1_n_0                                                                                                                       | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |                3 |             12 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int[14]_i_1_n_0                                                                                                                       | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |                2 |             15 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                2 |             16 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                           | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |                3 |             16 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                       |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                      |                2 |             16 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                      |                3 |             16 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                      |                3 |             24 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                      |                3 |             24 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  clk_IP/inst/clk_out1                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/itck_i                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_IP/inst/clk_out1                  | pid_module/U0/Integral/s_integral_buffer[13]_i_2_n_0                                                                                                                                                             | pid_module/U0/Integral/s_integral_buffer[13]_i_1_n_0                                                                                                                                                                 |                6 |             31 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                           | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |                5 |             32 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                           | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |                6 |             32 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                           | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |                6 |             32 |
|  clk_IP/inst/clk_out1                  | pid_module/U0/Integral/p_1_in                                                                                                                                                                                    | pid_module/U0/Integral/s_integral_buffer[-18]_i_1_n_0                                                                                                                                                                |                5 |             33 |
|  clk_IP/inst/clk_out1                  | pid_module/U0/PID_sum/o_output[31]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                      |                8 |             33 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/DECODER_INST/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                      |               12 |             44 |
|  clk_IP/inst/clk_out1                  | pid_module/U0/Derivative/s_set_integral_old_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                      |               11 |             58 |
|  dbg_hub/inst/itck_i                   |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               21 |             64 |
|  clk_IP/inst/clk_out2                  |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               26 |             74 |
|  clk_IP/inst/clk_out1                  | PC_FPGA_bridge/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                 | PC_FPGA_bridge/inst/DECODER_INST/SR[0]                                                                                                                                                                               |               21 |            123 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |              198 |            839 |
|  clk_IP/inst/clk_out1                  |                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                           |              180 |           1007 |
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     7 |
| 3      |                    11 |
| 4      |                     7 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                     7 |
| 10     |                     2 |
| 11     |                     1 |
| 12     |                     3 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                    34 |
+--------+-----------------------+


