// Seed: 2941493390
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    output tri0 id_8,
    input uwire id_9,
    input uwire id_10
    , id_13,
    output tri1 id_11
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input supply0 id_5,
    output tri id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wire id_11,
    output logic id_12
);
  initial id_12 <= 'h0 >= -1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_8,
      id_5,
      id_11,
      id_9,
      id_7,
      id_10,
      id_6,
      id_5,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_6 = 1;
  assign id_4 = id_5 & |id_10;
  logic [1 'h0 : -1] id_14 = id_10;
endmodule
