{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663157447442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663157447448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 15:10:47 2022 " "Processing started: Wed Sep 14 15:10:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663157447448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157447448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FM -c FM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157447449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663157448791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663157448791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf_fir_2_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf_fir_2_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2_CLK-bhv " "Found design unit 1: LPF_FIR_2_CLK-bhv" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465921 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2_CLK " "Found entity 1: LPF_FIR_2_CLK" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_fir_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_fir_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2-rtl " "Found design unit 1: LPF_FIR_2-rtl" {  } { { "Filters/LPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465923 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2 " "Found entity 1: LPF_FIR_2" {  } { { "Filters/LPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/testcic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/testcic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTCIC2-rtl " "Found design unit 1: TESTCIC2-rtl" {  } { { "Filters/TESTCIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465926 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTCIC2 " "Found entity 1: TESTCIC2" {  } { { "Filters/TESTCIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/test_1_cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/test_1_cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_1_CIC2-rtl " "Found design unit 1: TEST_1_CIC2-rtl" {  } { { "Filters/TEST_1_CIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465933 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_1_CIC2 " "Found entity 1: TEST_1_CIC2" {  } { { "Filters/TEST_1_CIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integral-bhv " "Found design unit 1: Integral-bhv" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integral " "Found entity 1: Integral" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC1-rtl " "Found design unit 1: CIC1-rtl" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465938 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC1 " "Found entity 1: CIC1" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_V2-rtl " "Found design unit 1: LPF_V2-rtl" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465940 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_V2 " "Found entity 1: LPF_V2" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO2-rtl " "Found design unit 1: CIC_FIFO2-rtl" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465943 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO2 " "Found entity 1: CIC_FIFO2" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO-rtl " "Found design unit 1: CIC_FIFO-rtl" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465945 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO " "Found entity 1: CIC_FIFO" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Check-bhv " "Found design unit 1: Freq_Check-bhv" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Check " "Found entity 1: Freq_Check" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverse_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_bit-indexmaker " "Found design unit 1: reverse_bit-indexmaker" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465950 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_bit " "Found entity 1: reverse_bit" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pow-pow_mul " "Found design unit 1: pow-pow_mul" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465953 ""} { "Info" "ISGN_ENTITY_NAME" "1 pow " "Found entity 1: pow" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-rtl " "Found design unit 1: FFT-rtl" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465955 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FFT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FFT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465961 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157465969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157465969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466267 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466360 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466363 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466449 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466624 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466829 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466924 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157466924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157466924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467053 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467053 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467053 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467145 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467645 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467744 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467857 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467972 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157467972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157467972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468076 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468210 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468338 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468430 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468705 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468823 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468966 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157468966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157468966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469088 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469223 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469317 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469422 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469509 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469667 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469755 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469846 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469967 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157469967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157469967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470122 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_FFT_Comp " "Found entity 1: FFT_FFT_Comp" {  } { { "FFT/synthesis/submodules/FFT_FFT_Comp.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_clk-bhv " "Found design unit 1: FFT_clk-bhv" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470126 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_clk " "Found entity 1: FFT_clk" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_Adapter-fft_time " "Found design unit 1: FFT_Adapter-fft_time" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470128 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_Adapter " "Found entity 1: FFT_Adapter" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iq_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IQ_Filter-rtl " "Found design unit 1: IQ_Filter-rtl" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470131 ""} { "Info" "ISGN_ENTITY_NAME" "1 IQ_Filter " "Found entity 1: IQ_Filter" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC2-rtl " "Found design unit 1: CIC2-rtl" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470135 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC2 " "Found entity 1: CIC2" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_clk-bhv " "Found design unit 1: cic_clk-bhv" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470137 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_clk " "Found entity 1: cic_clk" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/fifo_decimation_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_3-rtl " "Found design unit 1: fifo_decimation_3-rtl" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470140 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3 " "Found entity 1: fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3_fifo_decimation_3_dual_clock_fifo " "Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470149 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls " "Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470149 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_3_fifo_decimation_3 " "Found entity 3: fifo_decimation_3_fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp2-rtl " "Found design unit 1: Hciccomp2-rtl" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp2 " "Found entity 1: Hciccomp2" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp_v1-rtl " "Found design unit 1: Hciccomp_v1-rtl" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp_v1 " "Found entity 1: Hciccomp_v1" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider_10-bhv " "Found design unit 1: Clock_Divider_10-bhv" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_10 " "Found entity 1: Clock_Divider_10" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_TEST-rtl " "Found design unit 1: NCO_TEST-rtl" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470167 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST " "Found entity 1: NCO_TEST" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_TEST/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157470950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157470950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST_nco_iq " "Found entity 1: NCO_TEST_nco_iq" {  } { { "NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_adder-rtl " "Found design unit 1: data_adder-rtl" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471168 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_adder " "Found entity 1: data_adder" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/nco_150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_150-rtl " "Found design unit 1: NCO_150-rtl" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471172 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_150 " "Found entity 1: NCO_150" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_150/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_150/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_150/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_150/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_150/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157471907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157471907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/nco_150_nco_150.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_150_NCO_150 " "Found entity 1: NCO_150_NCO_150" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_v2-Converter " "Found design unit 1: Phase_Frequency_v2-Converter" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_v2 " "Found entity 1: Phase_Frequency_v2" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/data_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/data_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Filter-rtl " "Found design unit 1: Data_Filter-rtl" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Filter " "Found entity 1: Data_Filter" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/fifo_decimation_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_2-rtl " "Found design unit 1: fifo_decimation_2-rtl" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472019 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2 " "Found entity 1: fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2_fifo_decimation_2_dual_clock_fifo " "Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472032 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls " "Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472032 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_2_fifo_decimation_2 " "Found entity 3: fifo_decimation_2_fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v3-rtl " "Found design unit 1: cordic_v3-rtl" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472040 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v3 " "Found entity 1: cordic_v3" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/fifo_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation-rtl " "Found design unit 1: fifo_decimation-rtl" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472042 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation " "Found entity 1: fifo_decimation" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_fifo_decimation_dual_clock_fifo " "Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472055 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_fifo_decimation_dcfifo_with_controls " "Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472055 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_fifo_decimation " "Found entity 3: fifo_decimation_fifo_decimation" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472057 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_pll_0 " "Found entity 1: PLL_pll_0" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpassfilter_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LowPassFilter_FIR-rtl " "Found design unit 1: LowPassFilter_FIR-rtl" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472063 ""} { "Info" "ISGN_ENTITY_NAME" "1 LowPassFilter_FIR " "Found entity 1: LowPassFilter_FIR" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/nco_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_IQ-rtl " "Found design unit 1: NCO_IQ-rtl" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472066 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ " "Found entity 1: NCO_IQ" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_IQ/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/nco_iq_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ_nco_iq " "Found entity 1: NCO_IQ_nco_iq" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/nco_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_Data-rtl " "Found design unit 1: NCO_Data-rtl" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472908 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data " "Found entity 1: NCO_Data" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157472917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157472917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_Data/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_Data/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/nco_data_nco_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data_NCO_Data " "Found entity 1: NCO_Data_NCO_Data" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/nco_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_FM-rtl " "Found design unit 1: NCO_FM-rtl" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473701 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM " "Found entity 1: NCO_FM" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157473916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157473916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_FM/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_FM/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/nco_fm_nco_fm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM_NCO_FM " "Found entity 1: NCO_FM_NCO_FM" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_BDF " "Found entity 1: Project_BDF" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_data_ adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_Data_Adapter-Data " "Found design unit 1: FM_Data_Adapter-Data" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474723 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_Data_Adapter " "Found entity 1: FM_Data_Adapter" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mul_fm_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mul_FM_IQ-Mul " "Found design unit 1: Mul_FM_IQ-Mul" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mul_FM_IQ " "Found entity 1: Mul_FM_IQ" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic-calc " "Found design unit 1: cordic-calc" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474728 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_mega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_mega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_mega-sec " "Found design unit 1: one_mega-sec" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474730 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_mega " "Found entity 1: one_mega" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v2-calc " "Found design unit 1: cordic_v2-calc" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474734 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v2 " "Found entity 1: cordic_v2" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_Converter-Converter " "Found design unit 1: Phase_Frequency_Converter-Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_Converter " "Found entity 1: Phase_Frequency_Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_arctan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_arctan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_ARCTAN-rtl " "Found design unit 1: f_ARCTAN-rtl" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474741 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_ARCTAN " "Found entity 1: f_ARCTAN" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elia yfrach/desktop/fft_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/elia yfrach/desktop/fft_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_BDF " "Found entity 1: FFT_BDF" {  } { { "../../FFT_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/FFT_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157474743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157474743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_BDF " "Elaborating entity \"Project_BDF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663157475141 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 224 2954 3040 241 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475151 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 224 4202 4256 241 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475152 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 176 3912 3970 193 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475152 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 224 5432 5512 241 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475152 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "read_fifo " "Converted elements in bus name \"read_fifo\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[31..0\] read_fifo31..0 " "Converted element name(s) from \"read_fifo\[31..0\]\" to \"read_fifo31..0\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475152 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[16..0\] read_fifo16..0 " "Converted element name(s) from \"read_fifo\[16..0\]\" to \"read_fifo16..0\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 176 3568 3688 193 "read_fifo\[16..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475152 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[17\] read_fifo17 " "Converted element name(s) from \"read_fifo\[17\]\" to \"read_fifo17\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 192 3576 3688 209 "read_fifo\[17..17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475152 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[18\] read_fifo18 " "Converted element name(s) from \"read_fifo\[18\]\" to \"read_fifo18\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 3576 3688 225 "read_fifo\[18..18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475152 ""}  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1663157475152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_FM NCO_FM:inst " "Elaborating entity \"NCO_FM\" for hierarchy \"NCO_FM:inst\"" {  } { { "Project_BDF.bdf" "inst" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 88 600 936 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_FM_NCO_FM NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm " "Elaborating entity \"NCO_FM_NCO_FM\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\"" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "nco_fm" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux003" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475362 ""}  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157475362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0h " "Found entity 1: add_sub_n0h" {  } { { "db/add_sub_n0h.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_n0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157475422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157475422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n0h NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_n0h:auto_generated " "Elaborating entity \"add_sub_n0h\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_n0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157475553 ""}  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157475553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eth " "Found entity 1: add_sub_eth" {  } { { "db/add_sub_eth.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_eth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157475608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157475608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eth NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_eth:auto_generated " "Elaborating entity \"add_sub_eth\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_eth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx_g:ux001\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx:ux002\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_gal:ux009\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157475982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157476102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157476278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157476310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_FM_NCO_FM_sin.hex " "Parameter \"init_file\" = \"NCO_FM_NCO_FM_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157476311 ""}  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157476311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06g1 " "Found entity 1: altsyncram_06g1" {  } { { "db/altsyncram_06g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157476445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157476445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06g1 NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated " "Elaborating entity \"altsyncram_06g1\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157476448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157477806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157477806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_06g1.tdf" "mux2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157477808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478310 ""}  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157478310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rki " "Found entity 1: cntr_rki" {  } { { "db/cntr_rki.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157478369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rki NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_rki:auto_generated " "Elaborating entity \"cntr_rki\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_rki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_FM:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_FM:inst\|altera_reset_controller:rst_controller\"" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_Data_Adapter FM_Data_Adapter:inst4 " "Elaborating entity \"FM_Data_Adapter\" for hierarchy \"FM_Data_Adapter:inst4\"" {  } { { "Project_BDF.bdf" "inst4" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 96 104 368 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478432 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[0\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[0\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478437 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[1\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[1\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478437 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[2\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[2\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478437 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[3\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[3\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478437 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[4\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[4\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478437 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[5\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[5\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478437 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[6\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[6\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[7\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[7\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[8\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[8\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[9\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[9\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[10\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[10\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[11\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[11\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_150\[12\] FM_Data_ Adapter.vhd(25) " "Inferred latch for \"inc_150\[12\]\" at FM_Data_ Adapter.vhd(25)" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478438 "|Project_BDF|FM_Data_Adapter:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adder data_adder:inst16 " "Elaborating entity \"data_adder\" for hierarchy \"data_adder:inst16\"" {  } { { "Project_BDF.bdf" "inst16" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 152 -280 -56 264 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_150 NCO_150:inst1 " "Elaborating entity \"NCO_150\" for hierarchy \"NCO_150:inst1\"" {  } { { "Project_BDF.bdf" "inst1" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -16 -720 -384 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_150_NCO_150 NCO_150:inst1\|NCO_150_NCO_150:nco_150 " "Elaborating entity \"NCO_150_NCO_150\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\"" {  } { { "NCO_150/synthesis/NCO_150.vhd" "nco_150" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157478589 ""}  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157478589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gth " "Found entity 1: add_sub_gth" {  } { { "db/add_sub_gth.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_gth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157478641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157478641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gth NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_gth:auto_generated " "Elaborating entity \"add_sub_gth\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_gth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx_g:ux001\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx:ux002\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_gal:ux009\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157478968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_150_NCO_150_sin.hex " "Parameter \"init_file\" = \"NCO_150_NCO_150_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479146 ""}  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157479146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvf1 " "Found entity 1: altsyncram_qvf1" {  } { { "db/altsyncram_qvf1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qvf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157479227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157479227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvf1 NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_qvf1:auto_generated " "Elaborating entity \"altsyncram_qvf1\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_qvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479510 ""}  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157479510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_150:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_150:inst1\|altera_reset_controller:rst_controller\"" {  } { { "NCO_150/synthesis/NCO_150.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider_10 Clock_Divider_10:inst10 " "Elaborating entity \"Clock_Divider_10\" for hierarchy \"Clock_Divider_10:inst10\"" {  } { { "Project_BDF.bdf" "inst10" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 176 -984 -824 256 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479553 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider_10.vhd(29) " "VHDL Process Statement warning at Clock_Divider_10.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663157479554 "|Project_BDF|Clock_Divider_10:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_Data NCO_Data:inst12 " "Elaborating entity \"NCO_Data\" for hierarchy \"NCO_Data:inst12\"" {  } { { "Project_BDF.bdf" "inst12" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 248 -712 -376 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_Data_NCO_Data NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data " "Elaborating entity \"NCO_Data_NCO_Data\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\"" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "nco_data" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157479757 ""}  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157479757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx_g:ux001\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx:ux002\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157479976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_gal:ux009\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_Data_NCO_Data_sin.hex " "Parameter \"init_file\" = \"NCO_Data_NCO_Data_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480519 ""}  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157480519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gg1 " "Found entity 1: altsyncram_2gg1" {  } { { "db/altsyncram_2gg1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2gg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157480611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157480611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2gg1 NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_2gg1:auto_generated " "Elaborating entity \"altsyncram_2gg1\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_2gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157480990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157480990 ""}  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157480990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_Data:inst12\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_Data:inst12\|altera_reset_controller:rst_controller\"" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation fifo_decimation:inst11 " "Elaborating entity \"fifo_decimation\" for hierarchy \"fifo_decimation:inst11\"" {  } { { "Project_BDF.bdf" "inst11" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation " "Elaborating entity \"fifo_decimation_fifo_decimation\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\"" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "fifo_decimation" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation_dcfifo_with_controls fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_fifo_decimation_dcfifo_with_controls\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation_dual_clock_fifo fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_fifo_decimation_dual_clock_fifo\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157481484 ""}  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157481484 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_n7u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_n7u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_n7u1 " "Found entity 1: dcfifo_n7u1" {  } { { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_n7u1 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated " "Elaborating entity \"dcfifo_n7u1\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_d9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_d9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_d9b " "Found entity 1: a_gray2bin_d9b" {  } { { "db/a_gray2bin_d9b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_d9b fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_gray2bin_d9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_d9b\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_gray2bin_d9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_n7u1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cu6 " "Found entity 1: a_graycounter_cu6" {  } { { "db/a_graycounter_cu6.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cu6 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_cu6:rdptr_g1p " "Elaborating entity \"a_graycounter_cu6\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_cu6:rdptr_g1p\"" {  } { { "db/dcfifo_n7u1.tdf" "rdptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8cc " "Found entity 1: a_graycounter_8cc" {  } { { "db/a_graycounter_8cc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8cc fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_8cc:wrptr_g1p " "Elaborating entity \"a_graycounter_8cc\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_8cc:wrptr_g1p\"" {  } { { "db/dcfifo_n7u1.tdf" "wrptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5d1 " "Found entity 1: altsyncram_s5d1" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5d1 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram " "Elaborating entity \"altsyncram_s5d1\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\"" {  } { { "db/dcfifo_n7u1.tdf" "fifo_ram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_n7u1.tdf" "rs_dgwp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe10 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe10\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe10" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|dffpipe_dd9:ws_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|dffpipe_dd9:ws_brp\"" {  } { { "db/dcfifo_n7u1.tdf" "ws_brp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\"" {  } { { "db/dcfifo_n7u1.tdf" "ws_dgrp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe14 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe14" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157481941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157481941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|cmpr_uu5:rdempty_eq_comp " "Elaborating entity \"cmpr_uu5\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|cmpr_uu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_n7u1.tdf" "rdempty_eq_comp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation:inst11\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst15 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst15\"" {  } { { "Project_BDF.bdf" "inst15" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -360 1344 1648 -216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157481992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_pll_0 PLL:inst15\|PLL_pll_0:pll_0 " "Elaborating entity \"PLL_pll_0\" for hierarchy \"PLL:inst15\|PLL_pll_0:pll_0\"" {  } { { "PLL/synthesis/PLL.vhd" "pll_0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "altera_pll_i" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1663157482076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 2.941176 MHz " "Parameter \"output_clock_frequency1\" = \"2.941176 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482090 ""}  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157482090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_v3 cordic_v3:inst18 " "Elaborating entity \"cordic_v3\" for hierarchy \"cordic_v3:inst18\"" {  } { { "Project_BDF.bdf" "inst18" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 152 2480 2720 264 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482097 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_2i cordic_v3.vhd(26) " "VHDL Signal Declaration warning at cordic_v3.vhd(26): used implicit default value for signal \"ram_2i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663157482098 "|Project_BDF|cordic_v3:inst18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_tan cordic_v3.vhd(33) " "VHDL Signal Declaration warning at cordic_v3.vhd(33): used implicit default value for signal \"ram_tan\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663157482099 "|Project_BDF|cordic_v3:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_V2 LPF_V2:inst29 " "Elaborating entity \"LPF_V2\" for hierarchy \"LPF_V2:inst29\"" {  } { { "Project_BDF.bdf" "inst29" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 1944 2160 112 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul_FM_IQ Mul_FM_IQ:inst5 " "Elaborating entity \"Mul_FM_IQ\" for hierarchy \"Mul_FM_IQ:inst5\"" {  } { { "Project_BDF.bdf" "inst5" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 128 1560 1760 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_IQ NCO_IQ:inst2 " "Elaborating entity \"NCO_IQ\" for hierarchy \"NCO_IQ:inst2\"" {  } { { "Project_BDF.bdf" "inst2" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 88 1104 1424 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_IQ_nco_iq NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq " "Elaborating entity \"NCO_IQ_nco_iq\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\"" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "nco_iq" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482335 ""}  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157482335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ith.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ith " "Found entity 1: add_sub_ith" {  } { { "db/add_sub_ith.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157482394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157482394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ith NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated " "Elaborating entity \"add_sub_ith\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx_g:ux001\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx:ux002\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_gal:ux009\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157482931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_IQ_nco_iq_sin.hex " "Parameter \"init_file\" = \"NCO_IQ_nco_iq_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157482932 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157482932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6g1 " "Found entity 1: altsyncram_e6g1" {  } { { "db/altsyncram_e6g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157483006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157483006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e6g1 NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated " "Elaborating entity \"altsyncram_e6g1\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157483007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157483659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157483659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_e6g1.tdf" "mux2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157483664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0121" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157483860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157483880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157483895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_IQ_nco_iq_cos.hex " "Parameter \"init_file\" = \"NCO_IQ_nco_iq_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157483895 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157483895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96g1 " "Found entity 1: altsyncram_96g1" {  } { { "db/altsyncram_96g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157483970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157483970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96g1 NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_96g1:auto_generated " "Elaborating entity \"altsyncram_96g1\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_96g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157483971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157484650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157484883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157484967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157484981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157484981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157484981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157484981 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157484981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_IQ:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\"" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157484998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_Frequency_Converter Phase_Frequency_Converter:inst13 " "Elaborating entity \"Phase_Frequency_Converter\" for hierarchy \"Phase_Frequency_Converter:inst13\"" {  } { { "Project_BDF.bdf" "inst13" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 120 3688 3912 264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst14 " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst14\"" {  } { { "Project_BDF.bdf" "inst14" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -104 4056 4216 -24 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485088 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(29) " "VHDL Process Statement warning at Clock_Divider.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663157485089 "|Project_BDF|Clock_Divider:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2 fifo_decimation_2:inst20 " "Elaborating entity \"fifo_decimation_2\" for hierarchy \"fifo_decimation_2:inst20\"" {  } { { "Project_BDF.bdf" "inst20" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2 fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2 " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\"" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "fifo_decimation_2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2_dual_clock_fifo fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2_dual_clock_fifo\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485497 ""}  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157485497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_2:inst20\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_clk FFT_clk:inst21 " "Elaborating entity \"FFT_clk\" for hierarchy \"FFT_clk:inst21\"" {  } { { "Project_BDF.bdf" "inst21" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -24 6840 7000 56 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485562 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp FFT_clk.vhd(29) " "VHDL Process Statement warning at FFT_clk.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663157485563 "|Project_BDF|FFT_clk:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3 fifo_decimation_3:inst23 " "Elaborating entity \"fifo_decimation_3\" for hierarchy \"fifo_decimation_3:inst23\"" {  } { { "Project_BDF.bdf" "inst23" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3 " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\"" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "fifo_decimation_3" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3_dual_clock_fifo fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3_dual_clock_fifo\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663157485912 ""}  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663157485912 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157485977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o7u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o7u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o7u1 " "Found entity 1: dcfifo_o7u1" {  } { { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157485978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157485978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o7u1 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated " "Elaborating entity \"dcfifo_o7u1\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157485979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_c9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_c9b " "Found entity 1: a_gray2bin_c9b" {  } { { "db/a_gray2bin_c9b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_c9b fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_gray2bin_c9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_c9b\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_gray2bin_c9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_o7u1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bu6 " "Found entity 1: a_graycounter_bu6" {  } { { "db/a_graycounter_bu6.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bu6 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_bu6:rdptr_g1p " "Elaborating entity \"a_graycounter_bu6\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_bu6:rdptr_g1p\"" {  } { { "db/dcfifo_o7u1.tdf" "rdptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7cc " "Found entity 1: a_graycounter_7cc" {  } { { "db/a_graycounter_7cc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7cc fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_7cc:wrptr_g1p " "Elaborating entity \"a_graycounter_7cc\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_7cc:wrptr_g1p\"" {  } { { "db/dcfifo_o7u1.tdf" "wrptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5d1 " "Found entity 1: altsyncram_q5d1" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5d1 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram " "Elaborating entity \"altsyncram_q5d1\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\"" {  } { { "db/dcfifo_o7u1.tdf" "fifo_ram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_o7u1.tdf" "rs_dgwp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_id9:dffpipe10 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_id9:dffpipe10\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe10" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|dffpipe_cd9:ws_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|dffpipe_cd9:ws_brp\"" {  } { { "db/dcfifo_o7u1.tdf" "ws_brp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_o7u1.tdf" "ws_dgrp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe14 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe14" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157486421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157486421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|cmpr_tu5:rdempty_eq_comp " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|cmpr_tu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_o7u1.tdf" "rdempty_eq_comp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_3:inst23\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_clk cic_clk:inst24 " "Elaborating entity \"cic_clk\" for hierarchy \"cic_clk:inst24\"" {  } { { "Project_BDF.bdf" "inst24" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 8 5208 5368 88 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cic_clk.vhd(29) " "VHDL Process Statement warning at cic_clk.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663157486470 "|Project_BDF|cic_clk:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC1 CIC1:inst32 " "Elaborating entity \"CIC1\" for hierarchy \"CIC1:inst32\"" {  } { { "Project_BDF.bdf" "inst32" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 112 4888 5104 224 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tapsum1 CIC1.vhd(140) " "Verilog HDL or VHDL warning at CIC1.vhd(140): object \"tapsum1\" assigned a value but never read" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663157486481 "|Project_BDF|CIC1:inst32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tapsum2 CIC1.vhd(141) " "Verilog HDL or VHDL warning at CIC1.vhd(141): object \"tapsum2\" assigned a value but never read" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663157486481 "|Project_BDF|CIC1:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integral Integral:inst26 " "Elaborating entity \"Integral\" for hierarchy \"Integral:inst26\"" {  } { { "Project_BDF.bdf" "inst26" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 96 7048 7336 208 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_FIR_2_CLK LPF_FIR_2_CLK:inst27 " "Elaborating entity \"LPF_FIR_2_CLK\" for hierarchy \"LPF_FIR_2_CLK:inst27\"" {  } { { "Project_BDF.bdf" "inst27" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -16 6464 6624 64 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486601 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp LPF_FIR_2_CLK.vhd(29) " "VHDL Process Statement warning at LPF_FIR_2_CLK.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663157486602 "|Project_BDF|LPF_FIR_2_CLK:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_FIR_2 LPF_FIR_2:inst6 " "Elaborating entity \"LPF_FIR_2\" for hierarchy \"LPF_FIR_2:inst6\"" {  } { { "Project_BDF.bdf" "inst6" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 120 6664 6880 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTCIC2 TESTCIC2:inst33 " "Elaborating entity \"TESTCIC2\" for hierarchy \"TESTCIC2:inst33\"" {  } { { "Project_BDF.bdf" "inst33" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 120 6184 6400 232 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157486695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hl84 " "Found entity 1: altsyncram_hl84" {  } { { "db/altsyncram_hl84.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hl84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157489846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157489846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mbi " "Found entity 1: cntr_mbi" {  } { { "db/cntr_mbi.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_mbi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157490902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157490902 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Integral " "Analysis and Synthesis generated SignalTap II or debug node instance \"Integral\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157491936 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1663157492297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.09.14.15:11:38 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl " "2022.09.14.15:11:38 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157498789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157505054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157505291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157511494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157511793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157512104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157512417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157512425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157512426 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1663157513130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf2e8f864/alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157513419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157513514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157513519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157513600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157513708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663157513792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157513792 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 42 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 74 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 106 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 138 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 170 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 202 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 234 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 266 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 298 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 330 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 362 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 394 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 426 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 458 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 586 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 618 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 650 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 682 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 714 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 746 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 778 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 810 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 842 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 874 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 906 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 938 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 970 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1002 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1034 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 650 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 682 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 714 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 746 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 778 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 810 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 842 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 874 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 906 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 938 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 970 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1002 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1034 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663157515572 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1663157515572 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1663157515572 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_v3:inst18\|ram_2i " "RAM logic \"cordic_v3:inst18\|ram_2i\" is uninferred due to inappropriate RAM size" {  } { { "cordic_v3.vhd" "ram_2i" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1663157516529 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_v3:inst18\|ram_tan " "RAM logic \"cordic_v3:inst18\|ram_tan\" is uninferred due to inappropriate RAM size" {  } { { "cordic_v3.vhd" "ram_tan" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1663157516529 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1663157516529 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1663157517920 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|sum\[0\] Low " "Register Integral:inst26\|sum\[0\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1663157520028 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|sum\[31\] Low " "Register Integral:inst26\|sum\[31\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1663157520028 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|holder\[31\] Low " "Register Integral:inst26\|holder\[31\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1663157520028 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|holder\[0\] Low " "Register Integral:inst26\|holder\[0\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1663157520028 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Phase_Frequency_Converter:inst13\|stage_1\[0\] Low " "Register Phase_Frequency_Converter:inst13\|stage_1\[0\] will power up to Low" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1663157520028 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cordic_v3:inst18\|angle\[0\] Low " "Register cordic_v3:inst18\|angle\[0\] will power up to Low" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1663157520028 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1663157520028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663157521215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1663157521432 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1663157521432 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1663157521432 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1663157521432 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Integral 251 " "Successfully connected in-system debug instance \"Integral\" to all 251 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1663157527283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663157527577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663157527577 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1663157528083 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1663157528083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6139 " "Implemented 6139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663157528819 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663157528819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5663 " "Implemented 5663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663157528819 ""} { "Info" "ICUT_CUT_TM_RAMS" "407 " "Implemented 407 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1663157528819 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1663157528819 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "59 " "Implemented 59 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1663157528819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663157528819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663157528944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 15:12:08 2022 " "Processing ended: Wed Sep 14 15:12:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663157528944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663157528944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663157528944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663157528944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1663157530872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663157530879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 15:12:10 2022 " "Processing started: Wed Sep 14 15:12:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663157530879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1663157530879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FM -c FM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1663157530880 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1663157531048 ""}
{ "Info" "0" "" "Project  = FM" {  } {  } 0 0 "Project  = FM" 0 0 "Fitter" 0 0 1663157531049 ""}
{ "Info" "0" "" "Revision = FM" {  } {  } 0 0 "Revision = FM" 0 0 "Fitter" 0 0 1663157531049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1663157531748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1663157531749 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FM 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"FM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1663157531952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663157532012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663157532012 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1663157532173 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663157532683 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1663157534541 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1663157534928 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1663157540983 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 162 global CLKCTRL_G3 " "PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 162 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1663157541261 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1663157541261 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1402 global CLKCTRL_G4 " "clk~inputCLKENA0 with 1402 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1663157541262 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 2387 global CLKCTRL_G6 " "rst~inputCLKENA0 with 2387 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1663157541262 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1663157541262 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1663157541262 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_U7 " "Refclk input I/O pad rst is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1663157541262 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1663157541262 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1663157541262 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663157541264 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n7u1 " "Entity dcfifo_n7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o7u1 " "Entity dcfifo_o7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1663157543127 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1663157543127 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FFT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543179 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543193 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543195 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_TEST/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_TEST/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543214 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_150/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_150/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543217 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543220 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543221 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543238 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543239 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_IQ/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_IQ/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543256 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_Data/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_Data/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543258 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_FM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_FM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663157543259 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LPF_FIR_2_CLK:inst27\|tmp " "Node: LPF_FIR_2_CLK:inst27\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Integral:inst26\|count\[0\] LPF_FIR_2_CLK:inst27\|tmp " "Register Integral:inst26\|count\[0\] is being clocked by LPF_FIR_2_CLK:inst27\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157543312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663157543312 "|Project_BDF|LPF_FIR_2_CLK:inst27|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF_FIR_2_CLK:inst27\|tmp clk " "Register LPF_FIR_2_CLK:inst27\|tmp is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157543312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663157543312 "|Project_BDF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cic_clk:inst24\|tmp " "Node: cic_clk:inst24\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TESTCIC2:inst33\|output_register\[36\] cic_clk:inst24\|tmp " "Register TESTCIC2:inst33\|output_register\[36\] is being clocked by cic_clk:inst24\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157543312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663157543312 "|Project_BDF|cic_clk:inst24|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a31~porta_we_reg Clock_Divider:inst14\|tmp " "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a31~porta_we_reg is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157543312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663157543312 "|Project_BDF|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[0\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[0\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157543312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663157543312 "|Project_BDF|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1663157543419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1663157543419 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1663157543435 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1663157543435 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1663157543435 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663157543435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663157543435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663157543435 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1663157543435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1663157543775 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663157543786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663157543825 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1663157543849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1663157544155 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1663157544165 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1663157545413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1640 DSP block " "Packed 1640 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1663157545423 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "456 " "Created 456 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1663157545423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1663157545423 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663157545940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1663157551547 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1663157553911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663157582827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1663157609293 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1663157619795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663157619795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1663157622794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1663157635910 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1663157635910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1663157641676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1663157641676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663157641683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.48 " "Total time spent on timing analysis during the Fitter is 15.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1663157650246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663157650589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663157657484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663157657491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663157663120 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663157676221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/FM.fit.smsg " "Generated suppressed messages file C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/FM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1663157677421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6665 " "Peak virtual memory: 6665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663157682200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 15:14:42 2022 " "Processing ended: Wed Sep 14 15:14:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663157682200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:32 " "Elapsed time: 00:02:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663157682200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:20 " "Total CPU time (on all processors): 00:06:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663157682200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663157682200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1663157684766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663157684777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 15:14:44 2022 " "Processing started: Wed Sep 14 15:14:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663157684777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1663157684777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FM -c FM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1663157684777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1663157687404 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1663157702771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663157703377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 15:15:03 2022 " "Processing ended: Wed Sep 14 15:15:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663157703377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663157703377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663157703377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1663157703377 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1663157704238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1663157705430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663157705437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 15:15:04 2022 " "Processing started: Wed Sep 14 15:15:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663157705437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157705437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FM -c FM " "Command: quartus_sta FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157705438 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1663157705661 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709466 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709466 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709466 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157709933 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n7u1 " "Entity dcfifo_n7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o7u1 " "Entity dcfifo_o7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1663157712966 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157712966 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FFT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713075 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713107 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713113 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_TEST/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_TEST/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713173 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_150/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_150/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713178 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713184 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713189 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713220 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713225 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_IQ/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_IQ/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713256 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_Data/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_Data/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713261 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_FM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_FM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LPF_FIR_2_CLK:inst27\|tmp " "Node: LPF_FIR_2_CLK:inst27\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Integral:inst26\|count\[0\] LPF_FIR_2_CLK:inst27\|tmp " "Register Integral:inst26\|count\[0\] is being clocked by LPF_FIR_2_CLK:inst27\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157713490 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713490 "|Project_BDF|LPF_FIR_2_CLK:inst27|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF_FIR_2_CLK:inst27\|tmp clk " "Register LPF_FIR_2_CLK:inst27\|tmp is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157713490 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713490 "|Project_BDF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cic_clk:inst24\|tmp " "Node: cic_clk:inst24\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TESTCIC2:inst33\|output_register\[36\] cic_clk:inst24\|tmp " "Register TESTCIC2:inst33\|output_register\[36\] is being clocked by cic_clk:inst24\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157713491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713491 "|Project_BDF|cic_clk:inst24|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 Clock_Divider:inst14\|tmp " "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157713491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713491 "|Project_BDF|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157713491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713491 "|Project_BDF|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157713616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719532 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1663157719559 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719559 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1663157719562 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1663157719586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.622 " "Worst-case setup slack is 8.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.622               0.000 altera_reserved_tck  " "    8.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.001 " "Worst-case recovery slack is 28.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.001               0.000 altera_reserved_tck  " "   28.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.341 " "Worst-case removal slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 altera_reserved_tck  " "    1.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.109 " "Worst-case minimum pulse width slack is 15.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.109               0.000 altera_reserved_tck  " "   15.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157719713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719713 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1663157719825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157719887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157726510 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LPF_FIR_2_CLK:inst27\|tmp " "Node: LPF_FIR_2_CLK:inst27\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Integral:inst26\|count\[0\] LPF_FIR_2_CLK:inst27\|tmp " "Register Integral:inst26\|count\[0\] is being clocked by LPF_FIR_2_CLK:inst27\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157727196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157727196 "|Project_BDF|LPF_FIR_2_CLK:inst27|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF_FIR_2_CLK:inst27\|tmp clk " "Register LPF_FIR_2_CLK:inst27\|tmp is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157727196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157727196 "|Project_BDF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cic_clk:inst24\|tmp " "Node: cic_clk:inst24\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TESTCIC2:inst33\|output_register\[36\] cic_clk:inst24\|tmp " "Register TESTCIC2:inst33\|output_register\[36\] is being clocked by cic_clk:inst24\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157727196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157727196 "|Project_BDF|cic_clk:inst24|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 Clock_Divider:inst14\|tmp " "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157727196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157727196 "|Project_BDF|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157727196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157727196 "|Project_BDF|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730415 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1663157730440 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.931 " "Worst-case setup slack is 8.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.931               0.000 altera_reserved_tck  " "    8.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 altera_reserved_tck  " "    0.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.237 " "Worst-case recovery slack is 28.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.237               0.000 altera_reserved_tck  " "   28.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.216 " "Worst-case removal slack is 1.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 altera_reserved_tck  " "    1.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.138 " "Worst-case minimum pulse width slack is 15.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.138               0.000 altera_reserved_tck  " "   15.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157730534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730534 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1663157730641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157730914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157737442 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LPF_FIR_2_CLK:inst27\|tmp " "Node: LPF_FIR_2_CLK:inst27\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Integral:inst26\|count\[0\] LPF_FIR_2_CLK:inst27\|tmp " "Register Integral:inst26\|count\[0\] is being clocked by LPF_FIR_2_CLK:inst27\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157738171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157738171 "|Project_BDF|LPF_FIR_2_CLK:inst27|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF_FIR_2_CLK:inst27\|tmp clk " "Register LPF_FIR_2_CLK:inst27\|tmp is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157738171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157738171 "|Project_BDF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cic_clk:inst24\|tmp " "Node: cic_clk:inst24\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TESTCIC2:inst33\|output_register\[36\] cic_clk:inst24\|tmp " "Register TESTCIC2:inst33\|output_register\[36\] is being clocked by cic_clk:inst24\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157738171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157738171 "|Project_BDF|cic_clk:inst24|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 Clock_Divider:inst14\|tmp " "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157738172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157738172 "|Project_BDF|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157738172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157738172 "|Project_BDF|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157741990 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1663157742015 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.368 " "Worst-case setup slack is 12.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.368               0.000 altera_reserved_tck  " "   12.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.828 " "Worst-case recovery slack is 29.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.828               0.000 altera_reserved_tck  " "   29.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 altera_reserved_tck  " "    0.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.992 " "Worst-case minimum pulse width slack is 14.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.992               0.000 altera_reserved_tck  " "   14.992               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157742066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742066 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1663157742161 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LPF_FIR_2_CLK:inst27\|tmp " "Node: LPF_FIR_2_CLK:inst27\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Integral:inst26\|count\[0\] LPF_FIR_2_CLK:inst27\|tmp " "Register Integral:inst26\|count\[0\] is being clocked by LPF_FIR_2_CLK:inst27\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157742807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742807 "|Project_BDF|LPF_FIR_2_CLK:inst27|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF_FIR_2_CLK:inst27\|tmp clk " "Register LPF_FIR_2_CLK:inst27\|tmp is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157742807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742807 "|Project_BDF|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cic_clk:inst24\|tmp " "Node: cic_clk:inst24\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TESTCIC2:inst33\|output_register\[36\] cic_clk:inst24\|tmp " "Register TESTCIC2:inst33\|output_register\[36\] is being clocked by cic_clk:inst24\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157742807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742807 "|Project_BDF|cic_clk:inst24|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 Clock_Divider:inst14\|tmp " "Register fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|ram_block9a14~porta_datain_reg11 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157742807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742807 "|Project_BDF|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[6\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1663157742807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157742807 "|Project_BDF|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157746970 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst15\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1663157746990 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157746990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.893 " "Worst-case setup slack is 12.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.893               0.000 altera_reserved_tck  " "   12.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157747006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.074 " "Worst-case hold slack is 0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 altera_reserved_tck  " "    0.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157747025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.221 " "Worst-case recovery slack is 30.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.221               0.000 altera_reserved_tck  " "   30.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157747038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.517 " "Worst-case removal slack is 0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 altera_reserved_tck  " "    0.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157747060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.048 " "Worst-case minimum pulse width slack is 15.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.048               0.000 altera_reserved_tck  " "   15.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663157747069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157747069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157748950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157748962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5262 " "Peak virtual memory: 5262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663157749096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 15:15:49 2022 " "Processing ended: Wed Sep 14 15:15:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663157749096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663157749096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663157749096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157749096 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1663157750169 ""}
