

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_8u_config6_s'
================================================================
* Date:           Sat Aug  8 08:22:35 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.017 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052| 10.260 us | 10.260 us |  2052|  2052|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |tmp_data_0_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_276  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_1_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_288  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_2_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_300  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_3_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_312  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_4_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_324  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_5_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_336  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_6_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_348  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_data_7_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_360  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret_shift_line_buffer_array_ap_fixed_8u_config6_s_fu_372         |shift_line_buffer_array_ap_fixed_8u_config6_s   |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2050|     2050|         4|          1|          1|  2048|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      400|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      -|      513|     3144|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      261|     -|
|Register             |        0|      -|     2041|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     2554|     3837|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                               Instance                               |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |tmp_data_0_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_276  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_1_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_288  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_2_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_300  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_3_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_312  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_4_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_324  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_5_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_336  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_6_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_348  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |tmp_data_7_V_1_reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s_fu_360  |reduce_ap_fixed_8_Op_max_ap_fixed_27_9_4_0_0_s  |        0|      0|    0|  329|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_8u_config6_s_fu_372         |shift_line_buffer_array_ap_fixed_8u_config6_s   |        0|      0|  513|  512|    0|
    +----------------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                 |                                                |        0|      0|  513| 3144|    0|
    +----------------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_1454_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_1466_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_1404_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_1416_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_454_p2               |     +    |      0|  0|  19|          12|           1|
    |and_ln185_1_fu_1386_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln185_2_fu_1392_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_1380_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_277                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_5168                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_526                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op244         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_1_fu_1354_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_2_fu_1364_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_3_fu_1374_p2           |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln185_fu_1344_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln203_fu_1398_p2             |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln207_fu_1448_p2             |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln233_fu_448_p2              |   icmp   |      0|  0|  13|          12|          13|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln213_fu_1472_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_1422_p3           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 400|         361|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_265  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_254                       |   9|          2|   12|         24|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 261|         57|  193|        420|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln185_2_reg_1541                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |   3|   0|    3|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_265                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_265                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_265                                 |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_8u_config6_s_fu_372_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln203_reg_1585                                                         |   1|   0|    1|          0|
    |icmp_ln233_reg_1492                                                         |   1|   0|    1|          0|
    |indvar_flatten_reg_254                                                      |  12|   0|   12|          0|
    |kernel_data_V_3_10                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_11                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_12                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_13                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_14                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_15                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_16                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_17                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_18                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_19                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_20                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_21                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_22                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_23                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_24                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_25                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_26                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_27                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_28                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_29                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_30                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_31                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_40                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_41                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_42                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_43                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_44                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_45                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_46                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_47                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_48                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_49                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_50                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_51                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_52                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_53                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_54                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_55                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_56                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_57                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_58                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_59                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_60                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_61                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_62                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_63                                                          |  27|   0|   27|          0|
    |kernel_data_V_3_8                                                           |  27|   0|   27|          0|
    |kernel_data_V_3_9                                                           |  27|   0|   27|          0|
    |pX                                                                          |  32|   0|   32|          0|
    |pY                                                                          |  32|   0|   32|          0|
    |sX                                                                          |  32|   0|   32|          0|
    |sY                                                                          |  32|   0|   32|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |tmp_data_0_V_1_reg_1545                                                     |  27|   0|   27|          0|
    |tmp_data_0_V_reg_1501                                                       |  27|   0|   27|          0|
    |tmp_data_1_V_1_reg_1550                                                     |  27|   0|   27|          0|
    |tmp_data_1_V_reg_1506                                                       |  27|   0|   27|          0|
    |tmp_data_2_V_1_reg_1555                                                     |  27|   0|   27|          0|
    |tmp_data_2_V_reg_1511                                                       |  27|   0|   27|          0|
    |tmp_data_3_V_1_reg_1560                                                     |  27|   0|   27|          0|
    |tmp_data_3_V_reg_1516                                                       |  27|   0|   27|          0|
    |tmp_data_4_V_1_reg_1565                                                     |  27|   0|   27|          0|
    |tmp_data_4_V_reg_1521                                                       |  27|   0|   27|          0|
    |tmp_data_5_V_1_reg_1570                                                     |  27|   0|   27|          0|
    |tmp_data_5_V_reg_1526                                                       |  27|   0|   27|          0|
    |tmp_data_6_V_1_reg_1575                                                     |  27|   0|   27|          0|
    |tmp_data_6_V_reg_1531                                                       |  27|   0|   27|          0|
    |tmp_data_7_V_1_reg_1580                                                     |  27|   0|   27|          0|
    |tmp_data_7_V_reg_1536                                                       |  27|   0|   27|          0|
    |icmp_ln233_reg_1492                                                         |  64|  32|    1|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |2041|  32| 1978|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,8u>,config6> | return value |
|data_V_data_0_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout     |  in |   27|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|res_V_data_0_V_din       | out |   27|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din       | out |   27|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din       | out |   27|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din       | out |   27|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din       | out |   27|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din       | out |   27|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din       | out |   27|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din       | out |   27|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+

