<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › i2c › busses › i2c-xiic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>i2c-xiic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * i2c-xiic.c</span>
<span class="cm"> * Copyright (c) 2002-2007 Xilinx Inc.</span>
<span class="cm"> * Copyright (c) 2009-2010 Intel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * This code was implemented by Mocean Laboratories AB when porting linux</span>
<span class="cm"> * to the automotive development board Russellville. The copyright holder</span>
<span class="cm"> * as seen in the header is Intel corporation.</span>
<span class="cm"> * Mocean Laboratories forked off the GNU/Linux platform work into a</span>
<span class="cm"> * separate company called Pelagicore AB, which committed the code to the</span>
<span class="cm"> * kernel.</span>
<span class="cm"> */</span>

<span class="cm">/* Supports:</span>
<span class="cm"> * Xilinx IIC</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/i2c-xiic.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/of_i2c.h&gt;</span>

<span class="cp">#define DRIVER_NAME &quot;xiic-i2c&quot;</span>

<span class="k">enum</span> <span class="n">xilinx_i2c_state</span> <span class="p">{</span>
	<span class="n">STATE_DONE</span><span class="p">,</span>
	<span class="n">STATE_ERROR</span><span class="p">,</span>
	<span class="n">STATE_START</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct xiic_i2c - Internal representation of the XIIC I2C bus</span>
<span class="cm"> * @base:	Memory base of the HW registers</span>
<span class="cm"> * @wait:	Wait queue for callers</span>
<span class="cm"> * @adap:	Kernel adapter representation</span>
<span class="cm"> * @tx_msg:	Messages from above to be sent</span>
<span class="cm"> * @lock:	Mutual exclusion</span>
<span class="cm"> * @tx_pos:	Current pos in TX message</span>
<span class="cm"> * @nmsgs:	Number of messages in tx_msg</span>
<span class="cm"> * @state:	See STATE_</span>
<span class="cm"> * @rx_msg:	Current RX message</span>
<span class="cm"> * @rx_pos:	Position within current RX message</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>	<span class="n">wait</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span>	<span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span>		<span class="o">*</span><span class="n">tx_msg</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> 		<span class="n">tx_pos</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">nmsgs</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">xilinx_i2c_state</span>	<span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span>		<span class="o">*</span><span class="n">rx_msg</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">rx_pos</span><span class="p">;</span>
<span class="p">};</span>


<span class="cp">#define XIIC_MSB_OFFSET 0</span>
<span class="cp">#define XIIC_REG_OFFSET (0x100+XIIC_MSB_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * Register offsets in bytes from RegisterBase. Three is added to the</span>
<span class="cm"> * base offset to access LSB (IBM style) of the word</span>
<span class="cm"> */</span>
<span class="cp">#define XIIC_CR_REG_OFFSET   (0x00+XIIC_REG_OFFSET)	</span><span class="cm">/* Control Register   */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_REG_OFFSET   (0x04+XIIC_REG_OFFSET)	</span><span class="cm">/* Status Register    */</span><span class="cp"></span>
<span class="cp">#define XIIC_DTR_REG_OFFSET  (0x08+XIIC_REG_OFFSET)	</span><span class="cm">/* Data Tx Register   */</span><span class="cp"></span>
<span class="cp">#define XIIC_DRR_REG_OFFSET  (0x0C+XIIC_REG_OFFSET)	</span><span class="cm">/* Data Rx Register   */</span><span class="cp"></span>
<span class="cp">#define XIIC_ADR_REG_OFFSET  (0x10+XIIC_REG_OFFSET)	</span><span class="cm">/* Address Register   */</span><span class="cp"></span>
<span class="cp">#define XIIC_TFO_REG_OFFSET  (0x14+XIIC_REG_OFFSET)	</span><span class="cm">/* Tx FIFO Occupancy  */</span><span class="cp"></span>
<span class="cp">#define XIIC_RFO_REG_OFFSET  (0x18+XIIC_REG_OFFSET)	</span><span class="cm">/* Rx FIFO Occupancy  */</span><span class="cp"></span>
<span class="cp">#define XIIC_TBA_REG_OFFSET  (0x1C+XIIC_REG_OFFSET)	</span><span class="cm">/* 10 Bit Address reg */</span><span class="cp"></span>
<span class="cp">#define XIIC_RFD_REG_OFFSET  (0x20+XIIC_REG_OFFSET)	</span><span class="cm">/* Rx FIFO Depth reg  */</span><span class="cp"></span>
<span class="cp">#define XIIC_GPO_REG_OFFSET  (0x24+XIIC_REG_OFFSET)	</span><span class="cm">/* Output Register    */</span><span class="cp"></span>

<span class="cm">/* Control Register masks */</span>
<span class="cp">#define XIIC_CR_ENABLE_DEVICE_MASK        0x01	</span><span class="cm">/* Device enable = 1      */</span><span class="cp"></span>
<span class="cp">#define XIIC_CR_TX_FIFO_RESET_MASK        0x02	</span><span class="cm">/* Transmit FIFO reset=1  */</span><span class="cp"></span>
<span class="cp">#define XIIC_CR_MSMS_MASK                 0x04	</span><span class="cm">/* Master starts Txing=1  */</span><span class="cp"></span>
<span class="cp">#define XIIC_CR_DIR_IS_TX_MASK            0x08	</span><span class="cm">/* Dir of tx. Txing=1     */</span><span class="cp"></span>
<span class="cp">#define XIIC_CR_NO_ACK_MASK               0x10	</span><span class="cm">/* Tx Ack. NO ack = 1     */</span><span class="cp"></span>
<span class="cp">#define XIIC_CR_REPEATED_START_MASK       0x20	</span><span class="cm">/* Repeated start = 1     */</span><span class="cp"></span>
<span class="cp">#define XIIC_CR_GENERAL_CALL_MASK         0x40	</span><span class="cm">/* Gen Call enabled = 1   */</span><span class="cp"></span>

<span class="cm">/* Status Register masks */</span>
<span class="cp">#define XIIC_SR_GEN_CALL_MASK             0x01	</span><span class="cm">/* 1=a mstr issued a GC   */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_ADDR_AS_SLAVE_MASK        0x02	</span><span class="cm">/* 1=when addr as slave   */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_BUS_BUSY_MASK             0x04	</span><span class="cm">/* 1 = bus is busy        */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_MSTR_RDING_SLAVE_MASK     0x08	</span><span class="cm">/* 1=Dir: mstr &lt;-- slave  */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_TX_FIFO_FULL_MASK         0x10	</span><span class="cm">/* 1 = Tx FIFO full       */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_RX_FIFO_FULL_MASK         0x20	</span><span class="cm">/* 1 = Rx FIFO full       */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_RX_FIFO_EMPTY_MASK        0x40	</span><span class="cm">/* 1 = Rx FIFO empty      */</span><span class="cp"></span>
<span class="cp">#define XIIC_SR_TX_FIFO_EMPTY_MASK        0x80	</span><span class="cm">/* 1 = Tx FIFO empty      */</span><span class="cp"></span>

<span class="cm">/* Interrupt Status Register masks    Interrupt occurs when...       */</span>
<span class="cp">#define XIIC_INTR_ARB_LOST_MASK           0x01	</span><span class="cm">/* 1 = arbitration lost   */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_TX_ERROR_MASK           0x02	</span><span class="cm">/* 1=Tx error/msg complete */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_TX_EMPTY_MASK           0x04	</span><span class="cm">/* 1 = Tx FIFO/reg empty  */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_RX_FULL_MASK            0x08	</span><span class="cm">/* 1=Rx FIFO/reg=OCY level */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_BNB_MASK                0x10	</span><span class="cm">/* 1 = Bus not busy       */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_AAS_MASK                0x20	</span><span class="cm">/* 1 = when addr as slave */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_NAAS_MASK               0x40	</span><span class="cm">/* 1 = not addr as slave  */</span><span class="cp"></span>
<span class="cp">#define XIIC_INTR_TX_HALF_MASK            0x80	</span><span class="cm">/* 1 = TX FIFO half empty */</span><span class="cp"></span>

<span class="cm">/* The following constants specify the depth of the FIFOs */</span>
<span class="cp">#define IIC_RX_FIFO_DEPTH         16	</span><span class="cm">/* Rx fifo capacity               */</span><span class="cp"></span>
<span class="cp">#define IIC_TX_FIFO_DEPTH         16	</span><span class="cm">/* Tx fifo capacity               */</span><span class="cp"></span>

<span class="cm">/* The following constants specify groups of interrupts that are typically</span>
<span class="cm"> * enabled or disables at the same time</span>
<span class="cm"> */</span>
<span class="cp">#define XIIC_TX_INTERRUPTS                           \</span>
<span class="cp">(XIIC_INTR_TX_ERROR_MASK | XIIC_INTR_TX_EMPTY_MASK | XIIC_INTR_TX_HALF_MASK)</span>

<span class="cp">#define XIIC_TX_RX_INTERRUPTS (XIIC_INTR_RX_FULL_MASK | XIIC_TX_INTERRUPTS)</span>

<span class="cm">/* The following constants are used with the following macros to specify the</span>
<span class="cm"> * operation, a read or write operation.</span>
<span class="cm"> */</span>
<span class="cp">#define XIIC_READ_OPERATION  1</span>
<span class="cp">#define XIIC_WRITE_OPERATION 0</span>

<span class="cm">/*</span>
<span class="cm"> * Tx Fifo upper bit masks.</span>
<span class="cm"> */</span>
<span class="cp">#define XIIC_TX_DYN_START_MASK            0x0100 </span><span class="cm">/* 1 = Set dynamic start */</span><span class="cp"></span>
<span class="cp">#define XIIC_TX_DYN_STOP_MASK             0x0200 </span><span class="cm">/* 1 = Set dynamic stop */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The following constants define the register offsets for the Interrupt</span>
<span class="cm"> * registers. There are some holes in the memory map for reserved addresses</span>
<span class="cm"> * to allow other registers to be added and still match the memory map of the</span>
<span class="cm"> * interrupt controller registers</span>
<span class="cm"> */</span>
<span class="cp">#define XIIC_DGIER_OFFSET    0x1C </span><span class="cm">/* Device Global Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define XIIC_IISR_OFFSET     0x20 </span><span class="cm">/* Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define XIIC_IIER_OFFSET     0x28 </span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define XIIC_RESETR_OFFSET   0x40 </span><span class="cm">/* Reset Register */</span><span class="cp"></span>

<span class="cp">#define XIIC_RESET_MASK             0xAUL</span>

<span class="cm">/*</span>
<span class="cm"> * The following constant is used for the device global interrupt enable</span>
<span class="cm"> * register, to enable all interrupts for the device, this is the only bit</span>
<span class="cm"> * in the register</span>
<span class="cm"> */</span>
<span class="cp">#define XIIC_GINTR_ENABLE_MASK      0x80000000UL</span>

<span class="cp">#define xiic_tx_space(i2c) ((i2c)-&gt;tx_msg-&gt;len - (i2c)-&gt;tx_pos)</span>
<span class="cp">#define xiic_rx_space(i2c) ((i2c)-&gt;rx_msg-&gt;len - (i2c)-&gt;rx_pos)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">xiic_start_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__xiic_start_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_setreg8</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">xiic_getreg8</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_setreg16</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite16</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_setreg32</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">xiic_getreg32</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_irq_dis</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ier</span> <span class="o">=</span> <span class="n">xiic_getreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IIER_OFFSET</span><span class="p">);</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IIER_OFFSET</span><span class="p">,</span> <span class="n">ier</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_irq_en</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ier</span> <span class="o">=</span> <span class="n">xiic_getreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IIER_OFFSET</span><span class="p">);</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IIER_OFFSET</span><span class="p">,</span> <span class="n">ier</span> <span class="o">|</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_irq_clr</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">isr</span> <span class="o">=</span> <span class="n">xiic_getreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IISR_OFFSET</span><span class="p">);</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IISR_OFFSET</span><span class="p">,</span> <span class="n">isr</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xiic_irq_clr_en</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xiic_irq_clr</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">xiic_irq_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_clear_rx_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">sr</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">sr</span> <span class="o">=</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_SR_REG_OFFSET</span><span class="p">);</span>
		<span class="o">!</span><span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">XIIC_SR_RX_FIFO_EMPTY_MASK</span><span class="p">);</span>
		<span class="n">sr</span> <span class="o">=</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_SR_REG_OFFSET</span><span class="p">))</span>
		<span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DRR_REG_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_reinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_RESETR_OFFSET</span><span class="p">,</span> <span class="n">XIIC_RESET_MASK</span><span class="p">);</span>

	<span class="cm">/* Set receive Fifo depth to maximum (zero based). */</span>
	<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_RFD_REG_OFFSET</span><span class="p">,</span> <span class="n">IIC_RX_FIFO_DEPTH</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Reset Tx Fifo. */</span>
	<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_CR_REG_OFFSET</span><span class="p">,</span> <span class="n">XIIC_CR_TX_FIFO_RESET_MASK</span><span class="p">);</span>

	<span class="cm">/* Enable IIC Device, remove Tx Fifo reset &amp; disable general call. */</span>
	<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_CR_REG_OFFSET</span><span class="p">,</span> <span class="n">XIIC_CR_ENABLE_DEVICE_MASK</span><span class="p">);</span>

	<span class="cm">/* make sure RX fifo is empty */</span>
	<span class="n">xiic_clear_rx_fifo</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="cm">/* Enable interrupts */</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DGIER_OFFSET</span><span class="p">,</span> <span class="n">XIIC_GINTR_ENABLE_MASK</span><span class="p">);</span>

	<span class="n">xiic_irq_clr_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_AAS_MASK</span> <span class="o">|</span> <span class="n">XIIC_INTR_ARB_LOST_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_deinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">cr</span><span class="p">;</span>

	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_RESETR_OFFSET</span><span class="p">,</span> <span class="n">XIIC_RESET_MASK</span><span class="p">);</span>

	<span class="cm">/* Disable IIC Device. */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_CR_REG_OFFSET</span><span class="p">);</span>
	<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_CR_REG_OFFSET</span><span class="p">,</span> <span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XIIC_CR_ENABLE_DEVICE_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_read_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">bytes_in_fifo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">bytes_in_fifo</span> <span class="o">=</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_RFO_REG_OFFSET</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry, bytes in fifo: %d, msg: %d&quot;</span>
		<span class="s">&quot;, SR: 0x%x, CR: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">bytes_in_fifo</span><span class="p">,</span> <span class="n">xiic_rx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">),</span>
		<span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_SR_REG_OFFSET</span><span class="p">),</span>
		<span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_CR_REG_OFFSET</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bytes_in_fifo</span> <span class="o">&gt;</span> <span class="n">xiic_rx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">))</span>
		<span class="n">bytes_in_fifo</span> <span class="o">=</span> <span class="n">xiic_rx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">bytes_in_fifo</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_pos</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DRR_REG_OFFSET</span><span class="p">);</span>

	<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_RFD_REG_OFFSET</span><span class="p">,</span>
		<span class="p">(</span><span class="n">xiic_rx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">IIC_RX_FIFO_DEPTH</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">IIC_RX_FIFO_DEPTH</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">:</span>  <span class="n">xiic_rx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xiic_tx_fifo_space</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* return the actual space left in the FIFO */</span>
	<span class="k">return</span> <span class="n">IIC_TX_FIFO_DEPTH</span> <span class="o">-</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_TFO_REG_OFFSET</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_fill_tx_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">fifo_space</span> <span class="o">=</span> <span class="n">xiic_tx_fifo_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">len</span> <span class="o">=</span> <span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">fifo_space</span><span class="p">)</span> <span class="o">?</span> <span class="n">fifo_space</span> <span class="o">:</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry, len: %d, fifo space: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">fifo_space</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">data</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_pos</span><span class="o">++</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* last message in transfer -&gt; STOP */</span>
			<span class="n">data</span> <span class="o">|=</span> <span class="n">XIIC_TX_DYN_STOP_MASK</span><span class="p">;</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s TX STOP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

			<span class="n">xiic_setreg16</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DTR_REG_OFFSET</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DTR_REG_OFFSET</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_wakeup</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span> <span class="kt">int</span> <span class="n">code</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">code</span><span class="p">;</span>
	<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pend</span><span class="p">,</span> <span class="n">isr</span><span class="p">,</span> <span class="n">ier</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get the interrupt Status from the IPIF. There is no clearing of</span>
<span class="cm">	 * interrupts in the IPIF. Interrupts must be cleared at the source.</span>
<span class="cm">	 * To find which interrupts are pending; AND interrupts pending with</span>
<span class="cm">	 * interrupts masked.</span>
<span class="cm">	 */</span>
	<span class="n">isr</span> <span class="o">=</span> <span class="n">xiic_getreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IISR_OFFSET</span><span class="p">);</span>
	<span class="n">ier</span> <span class="o">=</span> <span class="n">xiic_getreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IIER_OFFSET</span><span class="p">);</span>
	<span class="n">pend</span> <span class="o">=</span> <span class="n">isr</span> <span class="o">&amp;</span> <span class="n">ier</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry, IER: 0x%x, ISR: 0x%x, &quot;</span>
		<span class="s">&quot;pend: 0x%x, SR: 0x%x, msg: %p, nmsgs: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">ier</span><span class="p">,</span> <span class="n">isr</span><span class="p">,</span> <span class="n">pend</span><span class="p">,</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_SR_REG_OFFSET</span><span class="p">),</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span><span class="p">);</span>

	<span class="cm">/* Do not processes a devices interrupts if the device has no</span>
<span class="cm">	 * interrupts pending</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pend</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Service requesting interrupt */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pend</span> <span class="o">&amp;</span> <span class="n">XIIC_INTR_ARB_LOST_MASK</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">((</span><span class="n">pend</span> <span class="o">&amp;</span> <span class="n">XIIC_INTR_TX_ERROR_MASK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="o">!</span><span class="p">(</span><span class="n">pend</span> <span class="o">&amp;</span> <span class="n">XIIC_INTR_RX_FULL_MASK</span><span class="p">)))</span> <span class="p">{</span>
		<span class="cm">/* bus arbritration lost, or...</span>
<span class="cm">		 * Transmit error _OR_ RX completed</span>
<span class="cm">		 * if this happens when RX_FULL is not set</span>
<span class="cm">		 * this is probably a TX error</span>
<span class="cm">		 */</span>

		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

		<span class="cm">/* dynamic mode seem to suffer from problems if we just flushes</span>
<span class="cm">		 * fifos and the next message is a TX with len 0 (only addr)</span>
<span class="cm">		 * reset the IP instead of just flush fifos</span>
<span class="cm">		 */</span>
		<span class="n">xiic_reinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">)</span>
			<span class="n">xiic_wakeup</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">STATE_ERROR</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pend</span> <span class="o">&amp;</span> <span class="n">XIIC_INTR_RX_FULL_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Receive register/FIFO is full */</span>

		<span class="n">clr</span> <span class="o">=</span> <span class="n">XIIC_INTR_RX_FULL_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
				<span class="s">&quot;%s unexpexted RX IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="n">xiic_clear_rx_fifo</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">xiic_read_rx</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xiic_rx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* this is the last part of the message */</span>
			<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

			<span class="cm">/* also clear TX error if there (RX complete) */</span>
			<span class="n">clr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">XIIC_INTR_TX_ERROR_MASK</span><span class="p">);</span>

			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
				<span class="s">&quot;%s end of message, nmsgs: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span><span class="p">);</span>

			<span class="cm">/* send next message if this wasn&#39;t the last,</span>
<span class="cm">			 * otherwise the transfer will be finialise when</span>
<span class="cm">			 * receiving the bus not busy interrupt</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span><span class="o">--</span><span class="p">;</span>
				<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="o">++</span><span class="p">;</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
					<span class="s">&quot;%s will start next...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

				<span class="n">__xiic_start_xfer</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pend</span> <span class="o">&amp;</span> <span class="n">XIIC_INTR_BNB_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IIC bus has transitioned to not busy */</span>
		<span class="n">clr</span> <span class="o">=</span> <span class="n">XIIC_INTR_BNB_MASK</span><span class="p">;</span>

		<span class="cm">/* The bus is not busy, disable BusNotBusy interrupt */</span>
		<span class="n">xiic_irq_dis</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_BNB_MASK</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span> <span class="o">&amp;&amp;</span>
			<span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">xiic_wakeup</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">STATE_DONE</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">xiic_wakeup</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">STATE_ERROR</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pend</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">XIIC_INTR_TX_EMPTY_MASK</span> <span class="o">|</span> <span class="n">XIIC_INTR_TX_HALF_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Transmit register/FIFO is empty or ½ empty */</span>

		<span class="n">clr</span> <span class="o">=</span> <span class="n">pend</span> <span class="o">&amp;</span>
			<span class="p">(</span><span class="n">XIIC_INTR_TX_EMPTY_MASK</span> <span class="o">|</span> <span class="n">XIIC_INTR_TX_HALF_MASK</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
				<span class="s">&quot;%s unexpexted TX IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">xiic_fill_tx_fifo</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

		<span class="cm">/* current message sent and there is space in the fifo */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">xiic_tx_fifo_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
				<span class="s">&quot;%s end of message sent, nmsgs: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span><span class="o">--</span><span class="p">;</span>
				<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="o">++</span><span class="p">;</span>
				<span class="n">__xiic_start_xfer</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">xiic_irq_dis</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_TX_HALF_MASK</span><span class="p">);</span>

				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
					<span class="s">&quot;%s Got TX IRQ but no more to do...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">__func__</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span>
			<span class="cm">/* current frame is sent and is last,</span>
<span class="cm">			 * make sure to disable tx half</span>
<span class="cm">			 */</span>
			<span class="n">xiic_irq_dis</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_TX_HALF_MASK</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* got IRQ which is not acked */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s Got unexpected IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">);</span>
		<span class="n">clr</span> <span class="o">=</span> <span class="n">pend</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s clr: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>

	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IISR_OFFSET</span><span class="p">,</span> <span class="n">clr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xiic_bus_busy</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">sr</span> <span class="o">=</span> <span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_SR_REG_OFFSET</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">XIIC_SR_BUS_BUSY_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">EBUSY</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xiic_busy</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">tries</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="cm">/* for instance if previous transfer was terminated due to TX error</span>
<span class="cm">	 * it might be that the bus is on it&#39;s way to become available</span>
<span class="cm">	 * give it at most 3 ms to wake</span>
<span class="cm">	 */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">xiic_bus_busy</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">err</span> <span class="o">&amp;&amp;</span> <span class="n">tries</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">xiic_bus_busy</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_start_recv</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">rx_watermark</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">;</span>

	<span class="cm">/* Clear and enable Rx full interrupt. */</span>
	<span class="n">xiic_irq_clr_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_RX_FULL_MASK</span> <span class="o">|</span> <span class="n">XIIC_INTR_TX_ERROR_MASK</span><span class="p">);</span>

	<span class="cm">/* we want to get all but last byte, because the TX_ERROR IRQ is used</span>
<span class="cm">	 * to inidicate error ACK on the address, and negative ack on the last</span>
<span class="cm">	 * received byte, so to not mix them receive all but last.</span>
<span class="cm">	 * In the case where there is only one byte to receive</span>
<span class="cm">	 * we can check if ERROR and RX full is set at the same time</span>
<span class="cm">	 */</span>
	<span class="n">rx_watermark</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_watermark</span> <span class="o">&gt;</span> <span class="n">IIC_RX_FIFO_DEPTH</span><span class="p">)</span>
		<span class="n">rx_watermark</span> <span class="o">=</span> <span class="n">IIC_RX_FIFO_DEPTH</span><span class="p">;</span>
	<span class="n">xiic_setreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_RFD_REG_OFFSET</span><span class="p">,</span> <span class="n">rx_watermark</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_NOSTART</span><span class="p">))</span>
		<span class="cm">/* write the address */</span>
		<span class="n">xiic_setreg16</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DTR_REG_OFFSET</span><span class="p">,</span>
			<span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">XIIC_READ_OPERATION</span> <span class="o">|</span>
			<span class="n">XIIC_TX_DYN_START_MASK</span><span class="p">);</span>

	<span class="n">xiic_irq_clr_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_BNB_MASK</span><span class="p">);</span>

	<span class="n">xiic_setreg16</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DTR_REG_OFFSET</span><span class="p">,</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">|</span> <span class="p">((</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="n">XIIC_TX_DYN_STOP_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="cm">/* very last, enable bus not busy as well */</span>
		<span class="n">xiic_irq_clr_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_BNB_MASK</span><span class="p">);</span>

	<span class="cm">/* the message is tx:ed */</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_pos</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_start_send</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">;</span>

	<span class="n">xiic_irq_clr</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_TX_ERROR_MASK</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry, msg: %p, len: %d, &quot;</span>
		<span class="s">&quot;ISR: 0x%x, CR: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">xiic_getreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_IISR_OFFSET</span><span class="p">),</span>
		<span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_CR_REG_OFFSET</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_NOSTART</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* write the address */</span>
		<span class="n">u16</span> <span class="n">data</span> <span class="o">=</span> <span class="p">((</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfe</span><span class="p">)</span> <span class="o">|</span> <span class="n">XIIC_WRITE_OPERATION</span> <span class="o">|</span>
			<span class="n">XIIC_TX_DYN_START_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="cm">/* no data and last message -&gt; add STOP */</span>
			<span class="n">data</span> <span class="o">|=</span> <span class="n">XIIC_TX_DYN_STOP_MASK</span><span class="p">;</span>

		<span class="n">xiic_setreg16</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DTR_REG_OFFSET</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">xiic_fill_tx_fifo</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="cm">/* Clear any pending Tx empty, Tx Error and then enable them. */</span>
	<span class="n">xiic_irq_clr_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_TX_EMPTY_MASK</span> <span class="o">|</span> <span class="n">XIIC_INTR_TX_ERROR_MASK</span> <span class="o">|</span>
		<span class="n">XIIC_INTR_BNB_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">xiic_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="cm">/* disable interrupts globally */</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DGIER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">xiic_process</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DGIER_OFFSET</span><span class="p">,</span> <span class="n">XIIC_GINTR_ENABLE_MASK</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__xiic_start_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">first</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fifo_space</span> <span class="o">=</span> <span class="n">xiic_tx_fifo_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry, msg: %p, fifos space: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">,</span> <span class="n">fifo_space</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_START</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">fifo_space</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">first</span> <span class="o">||</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span><span class="o">--</span><span class="p">;</span>
			<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="o">++</span><span class="p">;</span>
			<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">first</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* we dont date putting several reads in the FIFO */</span>
			<span class="n">xiic_start_recv</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">xiic_start_send</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* the message could not be completely sent */</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">fifo_space</span> <span class="o">=</span> <span class="n">xiic_tx_fifo_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* there are more messages or the current one could not be completely</span>
<span class="cm">	 * put into the FIFO, also enable the half empty interrupt</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">xiic_tx_space</span><span class="p">(</span><span class="n">i2c</span><span class="p">))</span>
		<span class="n">xiic_irq_clr_en</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_INTR_TX_HALF_MASK</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xiic_start_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">xiic_reinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="cm">/* disable interrupts globally */</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DGIER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">__xiic_start_xfer</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="n">xiic_setreg32</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_DGIER_OFFSET</span><span class="p">,</span> <span class="n">XIIC_GINTR_ENABLE_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xiic_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;%s entry SR: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		<span class="n">xiic_getreg8</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">XIIC_SR_REG_OFFSET</span><span class="p">));</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">xiic_busy</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span> <span class="o">=</span> <span class="n">msgs</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">=</span> <span class="n">num</span><span class="p">;</span>

	<span class="n">xiic_start_xfer</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_event_timeout</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">,</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_ERROR</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_DONE</span><span class="p">),</span> <span class="n">HZ</span><span class="p">))</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_DONE</span><span class="p">)</span> <span class="o">?</span> <span class="n">num</span> <span class="o">:</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">tx_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">nmsgs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">xiic_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">I2C_FUNC_I2C</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_EMUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">xiic_algorithm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span>	<span class="o">=</span> <span class="n">xiic_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span>	<span class="o">=</span> <span class="n">xiic_func</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">xiic_adapter</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="n">I2C_CLASS_HWMON</span> <span class="o">|</span> <span class="n">I2C_CLASS_SPD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">algo</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">xiic_algorithm</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">xiic_i2c_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xiic_i2c_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">resource_missing</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">resource_missing</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">xiic_i2c_platform_data</span> <span class="o">*</span><span class="p">)</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="n">i2c</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">i2c</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2c</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">),</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Memory region busy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">request_mem_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to map registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">map_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* hook up driver to tree */</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">i2c</span><span class="p">);</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span> <span class="o">=</span> <span class="n">xiic_adapter</span><span class="p">;</span>
	<span class="n">i2c_set_adapdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">,</span> <span class="n">i2c</span><span class="p">);</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>

	<span class="n">xiic_reinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">xiic_isr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">i2c</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot claim IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">request_irq_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* add i2c adapter to i2c tree */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_add_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to add adapter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">add_adapter_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* add in known devices to the bus */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_devices</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">i2c_new_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">devices</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">of_i2c_register_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">add_adapter_failed:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">i2c</span><span class="p">);</span>
<span class="nl">request_irq_failed:</span>
	<span class="n">xiic_deinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="nl">map_failed:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
<span class="nl">request_mem_failed:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="nl">resource_missing:</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IRQ or Memory resource is missing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">xiic_i2c_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span><span class="o">*</span> <span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xiic_i2c</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>

	<span class="cm">/* remove adapter &amp; data */</span>
	<span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>

	<span class="n">xiic_deinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">i2c</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">res</span><span class="p">)</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_OF)</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">xiic_of_match</span><span class="p">[]</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,xps-iic-2.00.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">xiic_of_match</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">xiic_i2c_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>   <span class="o">=</span> <span class="n">xiic_i2c_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>  <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">xiic_i2c_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>  <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">of_match_ptr</span><span class="p">(</span><span class="n">xiic_of_match</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">xiic_i2c_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;info@mocean-labs.com&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Xilinx I2C bus driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span><span class="n">DRIVER_NAME</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
