//Copyright (C)2014-2020 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.6.02Beta
//Created Time: Mon Oct 26 17:25:55 2020

module Gowin_PicoRV32_Top(
	ser_rx,
	hrdata,
	hresp,
	hready,
	irq_in,
	jtag_TDI,
	jtag_TCK,
	jtag_TMS,
	clk_in,
	resetn_in,
	ser_tx,
	haddr,
	hwrite,
	hsize,
	hburst,
	hwdata,
	hsel,
	htrans,
	jtag_TDO,
	io_spi_clk,
	io_spi_csn,
	io_spi_mosi,
	io_spi_miso
);
input ser_rx;
input [31:0] hrdata;
input [1:0] hresp;
input hready;
input [31:20] irq_in;
input jtag_TDI;
input jtag_TCK;
input jtag_TMS;
input clk_in;
input resetn_in;
output ser_tx;
output [31:0] haddr;
output hwrite;
output [2:0] hsize;
output [2:0] hburst;
output [31:0] hwdata;
output hsel;
output [1:0] htrans;
output jtag_TDO;
inout io_spi_clk;
inout io_spi_csn;
inout io_spi_mosi;
inout io_spi_miso;
wire GND;
wire IO_6;
wire VCC;
wire [31:0] cfg_divider;
wire clk_in;
wire clk_in_d;
wire [2:0] cmt_dcause;
wire cmt_dcause_ena;
wire [31:1] cmt_dpc;
wire cmt_dpc_ena_buf;
wire dbg_mode;
wire dtcm_valid;
wire dtcm_valid_4;
wire flag_6;
wire [31:0] haddr;
wire [31:2] haddr_d;
wire [2:0] hburst;
wire [31:0] hrdata;
wire [31:0] hrdata_d;
wire hready;
wire hready_d;
wire [1:0] hresp;
wire hsel;
wire hsel_d;
wire [2:0] hsize;
wire [1:0] htrans;
wire [1:1] htrans_d;
wire [31:0] hwdata;
wire [31:0] hwdata_d;
wire hwrite;
wire hwrite_d;
wire io_spi_clk;
wire io_spi_clk_124;
wire io_spi_csn;
wire io_spi_miso;
wire io_spi_miso_126;
wire io_spi_mosi;
wire io_spi_mosi_125;
wire [31:20] irq_in;
wire [4:4] irq_reg_0;
wire [4:4] irq_reg_2;
wire [4:4] irq_to_core;
wire itcm_valid;
wire itcm_valid_6;
wire itcm_valid_7;
wire itcm_valid_9;
wire jtag_TCK;
wire jtag_TCK_d;
wire jtag_TDI;
wire jtag_TDI_d;
wire jtag_TDO;
wire jtag_TDO_d;
wire jtag_TMS;
wire jtag_TMS_d;
wire master_cs_r;
wire master_sclk_r;
wire [31:2] mem_addr;
wire [31:16] mem_rdata;
wire [31:0] mem_rdata_130;
wire [31:0] mem_rdata_131;
wire [31:0] mem_rdata_132;
wire [31:0] mem_rdata_133;
wire mem_rdata_16_10;
wire mem_rdata_16_11;
wire mem_rdata_16_4;
wire mem_rdata_16_5;
wire mem_rdata_16_6;
wire mem_rdata_16_7;
wire mem_rdata_16_8;
wire mem_rdata_16_9;
wire mem_rdata_17_11;
wire mem_rdata_17_4;
wire mem_rdata_17_5;
wire mem_rdata_17_7;
wire mem_rdata_17_8;
wire mem_rdata_17_9;
wire mem_rdata_18_10;
wire mem_rdata_18_11;
wire mem_rdata_18_13;
wire mem_rdata_18_4;
wire mem_rdata_18_5;
wire mem_rdata_18_6;
wire mem_rdata_18_7;
wire mem_rdata_18_9;
wire mem_rdata_19_10;
wire mem_rdata_19_11;
wire mem_rdata_19_12;
wire mem_rdata_19_4;
wire mem_rdata_19_5;
wire mem_rdata_19_6;
wire mem_rdata_19_7;
wire mem_rdata_19_8;
wire mem_rdata_19_9;
wire mem_rdata_20_10;
wire mem_rdata_20_11;
wire mem_rdata_20_13;
wire mem_rdata_20_4;
wire mem_rdata_20_6;
wire mem_rdata_20_7;
wire mem_rdata_20_8;
wire mem_rdata_20_9;
wire mem_rdata_21_10;
wire mem_rdata_21_11;
wire mem_rdata_21_12;
wire mem_rdata_21_14;
wire mem_rdata_21_4;
wire mem_rdata_21_5;
wire mem_rdata_21_6;
wire mem_rdata_21_7;
wire mem_rdata_21_8;
wire mem_rdata_22_10;
wire mem_rdata_22_11;
wire mem_rdata_22_12;
wire mem_rdata_22_13;
wire mem_rdata_22_14;
wire mem_rdata_22_15;
wire mem_rdata_22_16;
wire mem_rdata_22_4;
wire mem_rdata_22_5;
wire mem_rdata_22_6;
wire mem_rdata_22_7;
wire mem_rdata_22_8;
wire mem_rdata_22_9;
wire mem_rdata_23_10;
wire mem_rdata_23_11;
wire mem_rdata_23_12;
wire mem_rdata_23_13;
wire mem_rdata_23_14;
wire mem_rdata_23_16;
wire mem_rdata_23_4;
wire mem_rdata_23_6;
wire mem_rdata_23_7;
wire mem_rdata_23_8;
wire mem_rdata_23_9;
wire mem_rdata_24_10;
wire mem_rdata_24_11;
wire mem_rdata_24_12;
wire mem_rdata_24_13;
wire mem_rdata_24_14;
wire mem_rdata_24_15;
wire mem_rdata_24_17;
wire mem_rdata_24_18;
wire mem_rdata_24_19;
wire mem_rdata_24_20;
wire mem_rdata_24_21;
wire mem_rdata_24_22;
wire mem_rdata_24_24;
wire mem_rdata_24_4;
wire mem_rdata_24_5;
wire mem_rdata_24_6;
wire mem_rdata_24_7;
wire mem_rdata_24_8;
wire mem_rdata_24_9;
wire mem_rdata_25_10;
wire mem_rdata_25_11;
wire mem_rdata_25_12;
wire mem_rdata_25_14;
wire mem_rdata_25_4;
wire mem_rdata_25_5;
wire mem_rdata_25_6;
wire mem_rdata_25_8;
wire mem_rdata_25_9;
wire mem_rdata_26_10;
wire mem_rdata_26_11;
wire mem_rdata_26_13;
wire mem_rdata_26_4;
wire mem_rdata_26_5;
wire mem_rdata_26_6;
wire mem_rdata_26_7;
wire mem_rdata_26_9;
wire mem_rdata_27_10;
wire mem_rdata_27_11;
wire mem_rdata_27_12;
wire mem_rdata_27_4;
wire mem_rdata_27_5;
wire mem_rdata_27_6;
wire mem_rdata_27_7;
wire mem_rdata_27_8;
wire mem_rdata_27_9;
wire mem_rdata_28_10;
wire mem_rdata_28_11;
wire mem_rdata_28_12;
wire mem_rdata_28_13;
wire mem_rdata_28_14;
wire mem_rdata_28_15;
wire mem_rdata_28_16;
wire mem_rdata_28_18;
wire mem_rdata_28_4;
wire mem_rdata_28_5;
wire mem_rdata_28_7;
wire mem_rdata_28_8;
wire mem_rdata_28_9;
wire mem_rdata_29_10;
wire mem_rdata_29_11;
wire mem_rdata_29_12;
wire mem_rdata_29_13;
wire mem_rdata_29_14;
wire mem_rdata_29_15;
wire mem_rdata_29_16;
wire mem_rdata_29_17;
wire mem_rdata_29_18;
wire mem_rdata_29_19;
wire mem_rdata_29_20;
wire mem_rdata_29_21;
wire mem_rdata_29_22;
wire mem_rdata_29_23;
wire mem_rdata_29_24;
wire mem_rdata_29_4;
wire mem_rdata_29_5;
wire mem_rdata_29_6;
wire mem_rdata_29_7;
wire mem_rdata_29_8;
wire mem_rdata_29_9;
wire mem_rdata_30_10;
wire mem_rdata_30_11;
wire mem_rdata_30_12;
wire mem_rdata_30_14;
wire mem_rdata_30_15;
wire mem_rdata_30_16;
wire mem_rdata_30_17;
wire mem_rdata_30_19;
wire mem_rdata_30_4;
wire mem_rdata_30_5;
wire mem_rdata_30_6;
wire mem_rdata_30_7;
wire mem_rdata_30_8;
wire mem_rdata_30_9;
wire mem_rdata_31_10;
wire mem_rdata_31_11;
wire mem_rdata_31_12;
wire mem_rdata_31_13;
wire mem_rdata_31_14;
wire mem_rdata_31_15;
wire mem_rdata_31_4;
wire mem_rdata_31_5;
wire mem_rdata_31_6;
wire mem_rdata_31_7;
wire mem_rdata_31_8;
wire mem_rdata_31_9;
wire mem_ready;
wire mem_ready_127;
wire mem_ready_128;
wire mem_ready_129;
wire mem_valid;
wire [31:0] mem_wdata;
wire [3:0] mem_wstrb;
wire mem_xfer_11;
wire mem_xfer_12;
wire mem_xfer_14;
wire mem_xfer_7;
wire memory_0_13;
wire memory_0_14;
wire memory_0_15;
wire n1234_5;
wire n1235_5;
wire n1236_5;
wire n1237_5;
wire n301_4;
wire n41_5;
wire n624_5;
wire [0:0] qout_r;
wire [0:0] qout_r_130;
wire [0:0] qout_r_131;
wire [31:1] qout_r_132;
wire [31:0] qout_r_133;
wire [2:0] qout_r_134;
wire [0:0] qout_r_135;
wire [0:0] qout_r_136;
wire [0:0] qout_r_137;
wire [0:0] qout_r_138;
wire [31:0] ram_dout;
wire [31:0] rd_data;
wire [7:0] recv_buf_data;
wire recv_buf_valid;
wire recv_buf_valid_11;
wire recv_buf_valid_12;
wire recv_buf_valid_9;
wire [31:0] reg_csr_set;
wire resetn_in;
wire resetn_in_d;
wire [15:0] rstdly;
wire send_dummy;
wire send_dummy_13;
wire send_pattern_8_9;
wire ser_rx;
wire ser_rx_d;
wire ser_tx;
wire ser_tx_d;
wire [0:0] spi_out_r;
wire vld_set_4;
wire vld_set_6;
wire [31:2] wbm_adr_o;
wire wbm_stb_o;
wire wbm_we_o;
wire wr_cleardebint_ena_11;
wire wr_cleardebint_ena_6;
wire wr_cleardebint_ena_7;
wire wr_cleardebint_ena_8;
wire wr_cleardebint_ena_9;
wire wr_dcsr_ena;
wire wr_dpc_ena;
wire wr_dscratch_ena;
wire wr_sethaltnot_ena_5;
wire \core/last_mem_valid ;
wire \core/mem_la_secondword ;
wire \core/prefetched_high_word ;
wire \core/is_lui_auipc_jal ;
wire \core/is_lui_auipc_jal_jalr_addi_add_sub ;
wire \core/is_slti_blt_slt ;
wire \core/is_sltiu_bltu_sltu ;
wire \core/is_lbu_lhu_lw ;
wire \core/is_compare ;
wire \core/instr_lui ;
wire \core/instr_auipc ;
wire \core/instr_jal ;
wire \core/instr_jalr ;
wire \core/instr_retirq ;
wire \core/instr_waitirq ;
wire \core/instr_dret ;
wire \core/instr_fence ;
wire \core/is_beq_bne_blt_bge_bltu_bgeu ;
wire \core/is_lb_lh_lw_lbu_lhu ;
wire \core/is_sb_sh_sw ;
wire \core/is_alu_reg_imm ;
wire \core/is_alu_reg_reg ;
wire \core/is_csr_ins ;
wire \core/compressed_instr ;
wire \core/instr_beq ;
wire \core/instr_bne ;
wire \core/instr_blt ;
wire \core/instr_bge ;
wire \core/instr_bltu ;
wire \core/instr_bgeu ;
wire \core/instr_lb ;
wire \core/instr_lh ;
wire \core/instr_lw ;
wire \core/instr_lbu ;
wire \core/instr_lhu ;
wire \core/instr_sb ;
wire \core/instr_sh ;
wire \core/instr_sw ;
wire \core/instr_addi ;
wire \core/instr_slti ;
wire \core/instr_sltiu ;
wire \core/instr_xori ;
wire \core/instr_ori ;
wire \core/instr_andi ;
wire \core/instr_slli ;
wire \core/instr_srli ;
wire \core/instr_srai ;
wire \core/instr_add ;
wire \core/instr_sub ;
wire \core/instr_sll ;
wire \core/instr_slt ;
wire \core/instr_sltu ;
wire \core/instr_xor ;
wire \core/instr_srl ;
wire \core/instr_sra ;
wire \core/instr_or ;
wire \core/instr_and ;
wire \core/instr_ecall_ebreak ;
wire \core/instr_csrrc ;
wire \core/instr_csrrci ;
wire \core/instr_csrrs ;
wire \core/instr_csrrsi ;
wire \core/instr_csrrw ;
wire \core/instr_csrrwi ;
wire \core/instr_getq ;
wire \core/instr_setq ;
wire \core/instr_maskirq ;
wire \core/instr_timer ;
wire \core/is_slli_srli_srai ;
wire \core/is_jalr_addi_slti_sltiu_xori_ori_andi ;
wire \core/is_sll_srl_sra ;
wire \core/clear_prefetched_high_word_q ;
wire \core/dbg_mode_r ;
wire \core/csr_mip_meip ;
wire \core/csr_mip_mtip ;
wire \core/trap ;
wire \core/pcpi_timeout ;
wire \core/decoder_trigger ;
wire \core/decoder_pseudo_trigger ;
wire \core/do_waitirq ;
wire \core/pcpi_valid ;
wire \core/irq_delay ;
wire \core/dbg_delay ;
wire \core/cpu_state.cpu_state_trap ;
wire \core/cpu_state.cpu_state_fetch ;
wire \core/latched_compr ;
wire \core/mem_do_prefetch ;
wire \core/mem_do_rdata ;
wire \core/mem_do_wdata ;
wire \core/mem_la_firstword_reg ;
wire \core/mem_do_rinst ;
wire \core/latched_stalu ;
wire \core/latched_branch ;
wire \core/latched_is_lu ;
wire \core/latched_is_lh ;
wire \core/latched_is_lb ;
wire \core/irq_active ;
wire \core/dbg_active ;
wire \core/latched_store ;
wire \core/cpu_state.cpu_state_ld_rs1 ;
wire \core/cpu_state.cpu_state_ld_rs2 ;
wire \core/cpu_state.cpu_state_exec ;
wire \core/cpu_state.cpu_state_shift ;
wire \core/cpu_state.cpu_state_stmem ;
wire \core/cpu_state.cpu_state_ldmem ;
wire \core/alu_lts_67 ;
wire \core/alu_lts_68 ;
wire \core/alu_ltu_67 ;
wire \core/alu_ltu_68 ;
wire \core/alu_lts_69 ;
wire \core/alu_lts_70 ;
wire \core/alu_ltu_69 ;
wire \core/alu_ltu_70 ;
wire \core/alu_lts_71 ;
wire \core/alu_lts_72 ;
wire \core/alu_ltu_71 ;
wire \core/alu_ltu_72 ;
wire \core/alu_lts_73 ;
wire \core/alu_lts_74 ;
wire \core/alu_ltu_73 ;
wire \core/alu_ltu_74 ;
wire \core/alu_lts_75 ;
wire \core/alu_lts_76 ;
wire \core/alu_ltu_75 ;
wire \core/alu_ltu_76 ;
wire \core/alu_lts_77 ;
wire \core/alu_lts_78 ;
wire \core/alu_ltu_77 ;
wire \core/alu_ltu_78 ;
wire \core/alu_lts_79 ;
wire \core/alu_lts_80 ;
wire \core/alu_ltu_79 ;
wire \core/alu_ltu_80 ;
wire \core/alu_lts_81 ;
wire \core/alu_lts_82 ;
wire \core/alu_ltu_81 ;
wire \core/alu_ltu_82 ;
wire \core/alu_lts_83 ;
wire \core/alu_lts_84 ;
wire \core/alu_ltu_83 ;
wire \core/alu_ltu_84 ;
wire \core/alu_lts_85 ;
wire \core/alu_lts_86 ;
wire \core/alu_ltu_85 ;
wire \core/alu_ltu_86 ;
wire \core/alu_lts_87 ;
wire \core/alu_lts_88 ;
wire \core/alu_ltu_87 ;
wire \core/alu_ltu_88 ;
wire \core/alu_lts_89 ;
wire \core/alu_lts_90 ;
wire \core/alu_ltu_89 ;
wire \core/alu_ltu_90 ;
wire \core/alu_lts_91 ;
wire \core/alu_lts_92 ;
wire \core/alu_ltu_91 ;
wire \core/alu_ltu_92 ;
wire \core/alu_lts_93 ;
wire \core/alu_lts_94 ;
wire \core/alu_ltu_93 ;
wire \core/alu_ltu_94 ;
wire \core/alu_lts_95 ;
wire \core/alu_lts_96 ;
wire \core/alu_ltu_95 ;
wire \core/alu_ltu_96 ;
wire \core/alu_add_sub_0_1_0_COUT ;
wire \core/alu_add_sub_1_1_0_COUT ;
wire \core/alu_add_sub_2_1_0_COUT ;
wire \core/alu_add_sub_3_1_0_COUT ;
wire \core/alu_add_sub_4_1_0_COUT ;
wire \core/alu_add_sub_5_1_0_COUT ;
wire \core/alu_add_sub_6_1_0_COUT ;
wire \core/alu_add_sub_7_1_0_COUT ;
wire \core/alu_add_sub_8_1_0_COUT ;
wire \core/alu_add_sub_9_1_0_COUT ;
wire \core/alu_add_sub_10_1_0_COUT ;
wire \core/alu_add_sub_11_1_0_COUT ;
wire \core/alu_add_sub_12_1_0_COUT ;
wire \core/alu_add_sub_13_1_0_COUT ;
wire \core/alu_add_sub_14_1_0_COUT ;
wire \core/alu_add_sub_15_1_0_COUT ;
wire \core/alu_add_sub_16_1_0_COUT ;
wire \core/alu_add_sub_17_1_0_COUT ;
wire \core/alu_add_sub_18_1_0_COUT ;
wire \core/alu_add_sub_19_1_0_COUT ;
wire \core/alu_add_sub_20_1_0_COUT ;
wire \core/alu_add_sub_21_1_0_COUT ;
wire \core/alu_add_sub_22_1_0_COUT ;
wire \core/alu_add_sub_23_1_0_COUT ;
wire \core/alu_add_sub_24_1_0_COUT ;
wire \core/alu_add_sub_25_1_0_COUT ;
wire \core/alu_add_sub_26_1_0_COUT ;
wire \core/alu_add_sub_27_1_0_COUT ;
wire \core/alu_add_sub_28_1_0_COUT ;
wire \core/alu_add_sub_29_1_0_COUT ;
wire \core/alu_add_sub_30_1_0_COUT ;
wire \core/alu_add_sub_31_1_0_COUT ;
wire \core/n1608_1 ;
wire \core/n1608_0_COUT ;
wire \core/n1607_1 ;
wire \core/n1607_0_COUT ;
wire \core/n1606_1 ;
wire \core/n1606_0_COUT ;
wire \core/n1605_1 ;
wire \core/n1605_0_COUT ;
wire \core/n1604_1 ;
wire \core/n1604_0_COUT ;
wire \core/n1603_1 ;
wire \core/n1603_0_COUT ;
wire \core/n1602_1 ;
wire \core/n1602_0_COUT ;
wire \core/n1601_1 ;
wire \core/n1601_0_COUT ;
wire \core/n1600_1 ;
wire \core/n1600_0_COUT ;
wire \core/n1599_1 ;
wire \core/n1599_0_COUT ;
wire \core/n1598_1 ;
wire \core/n1598_0_COUT ;
wire \core/n1597_1 ;
wire \core/n1597_0_COUT ;
wire \core/n1596_1 ;
wire \core/n1596_0_COUT ;
wire \core/n1595_1 ;
wire \core/n1595_0_COUT ;
wire \core/n1594_1 ;
wire \core/n1594_0_COUT ;
wire \core/n1593_1 ;
wire \core/n1593_0_COUT ;
wire \core/n1592_1 ;
wire \core/n1592_0_COUT ;
wire \core/n1591_1 ;
wire \core/n1591_0_COUT ;
wire \core/n1590_1 ;
wire \core/n1590_0_COUT ;
wire \core/n1589_1 ;
wire \core/n1589_0_COUT ;
wire \core/n1588_1 ;
wire \core/n1588_0_COUT ;
wire \core/n1587_1 ;
wire \core/n1587_0_COUT ;
wire \core/n1586_1 ;
wire \core/n1586_0_COUT ;
wire \core/n1585_1 ;
wire \core/n1585_0_COUT ;
wire \core/n1584_1 ;
wire \core/n1584_0_COUT ;
wire \core/n1583_1 ;
wire \core/n1583_0_COUT ;
wire \core/n1582_1 ;
wire \core/n1582_0_COUT ;
wire \core/n1581_1 ;
wire \core/n1581_0_COUT ;
wire \core/n1580_1 ;
wire \core/n1580_0_COUT ;
wire \core/n1579_1 ;
wire \core/n1579_0_COUT ;
wire \core/n7390_1 ;
wire \core/n7390_0_COUT ;
wire \core/n7388_1 ;
wire \core/n7388_0_COUT ;
wire \core/n7387_1 ;
wire \core/n7387_0_COUT ;
wire \core/n7386_1 ;
wire \core/n7386_0_COUT ;
wire \core/n7385_1 ;
wire \core/n7385_0_COUT ;
wire \core/n7384_1 ;
wire \core/n7384_0_COUT ;
wire \core/n7383_1 ;
wire \core/n7383_0_COUT ;
wire \core/n7382_1 ;
wire \core/n7382_0_COUT ;
wire \core/n7381_1 ;
wire \core/n7381_0_COUT ;
wire \core/n7380_1 ;
wire \core/n7380_0_COUT ;
wire \core/n7379_1 ;
wire \core/n7379_0_COUT ;
wire \core/n7378_1 ;
wire \core/n7378_0_COUT ;
wire \core/n7377_1 ;
wire \core/n7377_0_COUT ;
wire \core/n7376_1 ;
wire \core/n7376_0_COUT ;
wire \core/n7375_1 ;
wire \core/n7375_0_COUT ;
wire \core/n7374_1 ;
wire \core/n7374_0_COUT ;
wire \core/n7373_1 ;
wire \core/n7373_0_COUT ;
wire \core/n7372_1 ;
wire \core/n7372_0_COUT ;
wire \core/n7371_1 ;
wire \core/n7371_0_COUT ;
wire \core/n7370_1 ;
wire \core/n7370_0_COUT ;
wire \core/n7369_1 ;
wire \core/n7369_0_COUT ;
wire \core/n7368_1 ;
wire \core/n7368_0_COUT ;
wire \core/n7367_1 ;
wire \core/n7367_0_COUT ;
wire \core/n7366_1 ;
wire \core/n7366_0_COUT ;
wire \core/n7365_1 ;
wire \core/n7365_0_COUT ;
wire \core/n7364_1 ;
wire \core/n7364_0_COUT ;
wire \core/n7363_1 ;
wire \core/n7363_0_COUT ;
wire \core/n7362_1 ;
wire \core/n7362_0_COUT ;
wire \core/n7361_1 ;
wire \core/n7361_0_COUT ;
wire \core/n7360_1 ;
wire \core/n7360_0_COUT ;
wire \core/n12146_1 ;
wire \core/n12146_0_COUT ;
wire \core/n12145_1 ;
wire \core/n12145_0_COUT ;
wire \core/n12144_1 ;
wire \core/n12144_0_COUT ;
wire \core/n12143_1 ;
wire \core/n12143_0_COUT ;
wire \core/n12142_1 ;
wire \core/n12142_0_COUT ;
wire \core/n12141_1 ;
wire \core/n12141_0_COUT ;
wire \core/n12140_1 ;
wire \core/n12140_0_COUT ;
wire \core/n12139_1 ;
wire \core/n12139_0_COUT ;
wire \core/n12138_1 ;
wire \core/n12138_0_COUT ;
wire \core/n12137_1 ;
wire \core/n12137_0_COUT ;
wire \core/n12136_1 ;
wire \core/n12136_0_COUT ;
wire \core/n12135_1 ;
wire \core/n12135_0_COUT ;
wire \core/n12134_1 ;
wire \core/n12134_0_COUT ;
wire \core/n12133_1 ;
wire \core/n12133_0_COUT ;
wire \core/n12132_1 ;
wire \core/n12132_0_COUT ;
wire \core/n12131_1 ;
wire \core/n12131_0_COUT ;
wire \core/n12130_1 ;
wire \core/n12130_0_COUT ;
wire \core/n12129_1 ;
wire \core/n12129_0_COUT ;
wire \core/n12128_1 ;
wire \core/n12128_0_COUT ;
wire \core/n12127_1 ;
wire \core/n12127_0_COUT ;
wire \core/n12126_1 ;
wire \core/n12126_0_COUT ;
wire \core/n12125_1 ;
wire \core/n12125_0_COUT ;
wire \core/n12124_1 ;
wire \core/n12124_0_COUT ;
wire \core/n12123_1 ;
wire \core/n12123_0_COUT ;
wire \core/n12122_1 ;
wire \core/n12122_0_COUT ;
wire \core/n12121_1 ;
wire \core/n12121_0_COUT ;
wire \core/n12120_1 ;
wire \core/n12120_0_COUT ;
wire \core/n12119_1 ;
wire \core/n12119_0_COUT ;
wire \core/n12118_1 ;
wire \core/n12118_0_COUT ;
wire \core/n12117_1 ;
wire \core/n12117_0_COUT ;
wire \core/n12116_1 ;
wire \core/n12116_0_COUT ;
wire \core/n12244_1 ;
wire \core/n12244_0_COUT ;
wire \core/n12243_1 ;
wire \core/n12243_0_COUT ;
wire \core/n12242_1 ;
wire \core/n12242_0_COUT ;
wire \core/n12241_1 ;
wire \core/n12241_0_COUT ;
wire \core/n12240_1 ;
wire \core/n12240_0_COUT ;
wire \core/n12239_1 ;
wire \core/n12239_0_COUT ;
wire \core/n12238_1 ;
wire \core/n12238_0_COUT ;
wire \core/n12237_1 ;
wire \core/n12237_0_COUT ;
wire \core/n12236_1 ;
wire \core/n12236_0_COUT ;
wire \core/n12235_1 ;
wire \core/n12235_0_COUT ;
wire \core/n12234_1 ;
wire \core/n12234_0_COUT ;
wire \core/n12233_1 ;
wire \core/n12233_0_COUT ;
wire \core/n12232_1 ;
wire \core/n12232_0_COUT ;
wire \core/n12231_1 ;
wire \core/n12231_0_COUT ;
wire \core/n12230_1 ;
wire \core/n12230_0_COUT ;
wire \core/n12229_1 ;
wire \core/n12229_0_COUT ;
wire \core/n12228_1 ;
wire \core/n12228_0_COUT ;
wire \core/n12227_1 ;
wire \core/n12227_0_COUT ;
wire \core/n12226_1 ;
wire \core/n12226_0_COUT ;
wire \core/n12225_1 ;
wire \core/n12225_0_COUT ;
wire \core/n12224_1 ;
wire \core/n12224_0_COUT ;
wire \core/n12223_1 ;
wire \core/n12223_0_COUT ;
wire \core/n12222_1 ;
wire \core/n12222_0_COUT ;
wire \core/n12221_1 ;
wire \core/n12221_0_COUT ;
wire \core/n12220_1 ;
wire \core/n12220_0_COUT ;
wire \core/n12219_1 ;
wire \core/n12219_0_COUT ;
wire \core/n12218_1 ;
wire \core/n12218_0_COUT ;
wire \core/n12217_1 ;
wire \core/n12217_0_COUT ;
wire \core/n12216_1 ;
wire \core/n12216_0_COUT ;
wire \core/n12215_1 ;
wire \core/n12215_0_COUT ;
wire \core/n12214_1 ;
wire \core/n12214_0_COUT ;
wire \core/n12728_1 ;
wire \core/n12728_0_COUT ;
wire \core/n12726_1 ;
wire \core/n12726_0_COUT ;
wire \core/n12725_1 ;
wire \core/n12725_0_COUT ;
wire \core/n12724_1 ;
wire \core/n12724_0_COUT ;
wire \core/n12723_1 ;
wire \core/n12723_0_COUT ;
wire \core/n12722_1 ;
wire \core/n12722_0_COUT ;
wire \core/n12721_1 ;
wire \core/n12721_0_COUT ;
wire \core/n12720_1 ;
wire \core/n12720_0_COUT ;
wire \core/n12719_1 ;
wire \core/n12719_0_COUT ;
wire \core/n12718_1 ;
wire \core/n12718_0_COUT ;
wire \core/n12717_1 ;
wire \core/n12717_0_COUT ;
wire \core/n12716_1 ;
wire \core/n12716_0_COUT ;
wire \core/n12715_1 ;
wire \core/n12715_0_COUT ;
wire \core/n12714_1 ;
wire \core/n12714_0_COUT ;
wire \core/n12713_1 ;
wire \core/n12713_0_COUT ;
wire \core/n12712_1 ;
wire \core/n12712_0_COUT ;
wire \core/n12711_1 ;
wire \core/n12711_0_COUT ;
wire \core/n12710_1 ;
wire \core/n12710_0_COUT ;
wire \core/n12709_1 ;
wire \core/n12709_0_COUT ;
wire \core/n12708_1 ;
wire \core/n12708_0_COUT ;
wire \core/n12707_1 ;
wire \core/n12707_0_COUT ;
wire \core/n12706_1 ;
wire \core/n12706_0_COUT ;
wire \core/n12705_1 ;
wire \core/n12705_0_COUT ;
wire \core/n12704_1 ;
wire \core/n12704_0_COUT ;
wire \core/n12703_1 ;
wire \core/n12703_0_COUT ;
wire \core/n12702_1 ;
wire \core/n12702_0_COUT ;
wire \core/n12701_1 ;
wire \core/n12701_0_COUT ;
wire \core/n12700_1 ;
wire \core/n12700_0_COUT ;
wire \core/n12699_1 ;
wire \core/n12699_0_COUT ;
wire \core/n12698_1 ;
wire \core/n12698_0_COUT ;
wire \core/n12828_1 ;
wire \core/n12828_0_COUT ;
wire \core/n12827_1 ;
wire \core/n12827_0_COUT ;
wire \core/n12826_1 ;
wire \core/n12826_0_COUT ;
wire \core/n12825_1 ;
wire \core/n12825_0_COUT ;
wire \core/n12824_1 ;
wire \core/n12824_0_COUT ;
wire \core/n12823_1 ;
wire \core/n12823_0_COUT ;
wire \core/n12822_1 ;
wire \core/n12822_0_COUT ;
wire \core/n12821_1 ;
wire \core/n12821_0_COUT ;
wire \core/n12820_1 ;
wire \core/n12820_0_COUT ;
wire \core/n12819_1 ;
wire \core/n12819_0_COUT ;
wire \core/n12818_1 ;
wire \core/n12818_0_COUT ;
wire \core/n12817_1 ;
wire \core/n12817_0_COUT ;
wire \core/n12816_1 ;
wire \core/n12816_0_COUT ;
wire \core/n12815_1 ;
wire \core/n12815_0_COUT ;
wire \core/n12814_1 ;
wire \core/n12814_0_COUT ;
wire \core/n12813_1 ;
wire \core/n12813_0_COUT ;
wire \core/n12812_1 ;
wire \core/n12812_0_COUT ;
wire \core/n12811_1 ;
wire \core/n12811_0_COUT ;
wire \core/n12810_1 ;
wire \core/n12810_0_COUT ;
wire \core/n12809_1 ;
wire \core/n12809_0_COUT ;
wire \core/n12808_1 ;
wire \core/n12808_0_COUT ;
wire \core/n12807_1 ;
wire \core/n12807_0_COUT ;
wire \core/n12806_1 ;
wire \core/n12806_0_COUT ;
wire \core/n12805_1 ;
wire \core/n12805_0_COUT ;
wire \core/n12804_1 ;
wire \core/n12804_0_COUT ;
wire \core/n12803_1 ;
wire \core/n12803_0_COUT ;
wire \core/n12802_1 ;
wire \core/n12802_0_COUT ;
wire \core/n12801_1 ;
wire \core/n12801_0_COUT ;
wire \core/n12800_1 ;
wire \core/n12800_0_COUT ;
wire \core/n12799_1 ;
wire \core/n12799_0_COUT ;
wire \core/n12798_1 ;
wire \core/n12798_0_COUT ;
wire \core/n12894_1 ;
wire \core/n12894_0_COUT ;
wire \core/n12893_1 ;
wire \core/n12893_0_COUT ;
wire \core/n12892_1 ;
wire \core/n12892_0_COUT ;
wire \core/n12891_1 ;
wire \core/n12891_0_COUT ;
wire \core/n12890_1 ;
wire \core/n12890_0_COUT ;
wire \core/n12889_1 ;
wire \core/n12889_0_COUT ;
wire \core/n12888_1 ;
wire \core/n12888_0_COUT ;
wire \core/n12887_1 ;
wire \core/n12887_0_COUT ;
wire \core/n12886_1 ;
wire \core/n12886_0_COUT ;
wire \core/n12885_1 ;
wire \core/n12885_0_COUT ;
wire \core/n12884_1 ;
wire \core/n12884_0_COUT ;
wire \core/n12883_1 ;
wire \core/n12883_0_COUT ;
wire \core/n12882_1 ;
wire \core/n12882_0_COUT ;
wire \core/n12881_1 ;
wire \core/n12881_0_COUT ;
wire \core/n12880_1 ;
wire \core/n12880_0_COUT ;
wire \core/n12879_1 ;
wire \core/n12879_0_COUT ;
wire \core/n12878_1 ;
wire \core/n12878_0_COUT ;
wire \core/n12877_1 ;
wire \core/n12877_0_COUT ;
wire \core/n12876_1 ;
wire \core/n12876_0_COUT ;
wire \core/n12875_1 ;
wire \core/n12875_0_COUT ;
wire \core/n12874_1 ;
wire \core/n12874_0_COUT ;
wire \core/n12873_1 ;
wire \core/n12873_0_COUT ;
wire \core/n12872_1 ;
wire \core/n12872_0_COUT ;
wire \core/n12871_1 ;
wire \core/n12871_0_COUT ;
wire \core/n12870_1 ;
wire \core/n12870_0_COUT ;
wire \core/n12869_1 ;
wire \core/n12869_0_COUT ;
wire \core/n12868_1 ;
wire \core/n12868_0_COUT ;
wire \core/n12867_1 ;
wire \core/n12867_0_COUT ;
wire \core/n12866_1 ;
wire \core/n12866_0_COUT ;
wire \core/n12865_1 ;
wire \core/n12865_0_COUT ;
wire \core/n12864_1 ;
wire \core/n12864_0_COUT ;
wire \core/n12959_1 ;
wire \core/n12959_0_COUT ;
wire \core/n12958_1 ;
wire \core/n12958_0_COUT ;
wire \core/n12957_1 ;
wire \core/n12957_0_COUT ;
wire \core/n12956_1 ;
wire \core/n12956_0_COUT ;
wire \core/n12955_1 ;
wire \core/n12955_0_COUT ;
wire \core/n12954_1 ;
wire \core/n12954_0_COUT ;
wire \core/n12953_1 ;
wire \core/n12953_0_COUT ;
wire \core/n12952_1 ;
wire \core/n12952_0_COUT ;
wire \core/n12951_1 ;
wire \core/n12951_0_COUT ;
wire \core/n12950_1 ;
wire \core/n12950_0_COUT ;
wire \core/n12949_1 ;
wire \core/n12949_0_COUT ;
wire \core/n12948_1 ;
wire \core/n12948_0_COUT ;
wire \core/n12947_1 ;
wire \core/n12947_0_COUT ;
wire \core/n12946_1 ;
wire \core/n12946_0_COUT ;
wire \core/n12945_1 ;
wire \core/n12945_0_COUT ;
wire \core/n12944_1 ;
wire \core/n12944_0_COUT ;
wire \core/n12943_1 ;
wire \core/n12943_0_COUT ;
wire \core/n12942_1 ;
wire \core/n12942_0_COUT ;
wire \core/n12941_1 ;
wire \core/n12941_0_COUT ;
wire \core/n12940_1 ;
wire \core/n12940_0_COUT ;
wire \core/n12939_1 ;
wire \core/n12939_0_COUT ;
wire \core/n12938_1 ;
wire \core/n12938_0_COUT ;
wire \core/n12937_1 ;
wire \core/n12937_0_COUT ;
wire \core/n12936_1 ;
wire \core/n12936_0_COUT ;
wire \core/n12935_1 ;
wire \core/n12935_0_COUT ;
wire \core/n12934_1 ;
wire \core/n12934_0_COUT ;
wire \core/n12933_1 ;
wire \core/n12933_0_COUT ;
wire \core/n12932_1 ;
wire \core/n12932_0_COUT ;
wire \core/n12931_1 ;
wire \core/n12931_0_COUT ;
wire \core/n12930_1 ;
wire \core/n12930_0_COUT ;
wire \core/n12929_1 ;
wire \core/n12929_0_COUT ;
wire \core/n14316_1 ;
wire \core/n14316_0_COUT ;
wire \core/n14315_1 ;
wire \core/n14315_0_COUT ;
wire \core/n14314_1 ;
wire \core/n14314_0_COUT ;
wire \core/n14313_1 ;
wire \core/n14313_0_COUT ;
wire \core/n14312_1 ;
wire \core/n14312_0_COUT ;
wire \core/n14311_1 ;
wire \core/n14311_0_COUT ;
wire \core/n14310_1 ;
wire \core/n14310_0_COUT ;
wire \core/n14309_1 ;
wire \core/n14309_0_COUT ;
wire \core/n14308_1 ;
wire \core/n14308_0_COUT ;
wire \core/n14307_1 ;
wire \core/n14307_0_COUT ;
wire \core/n14306_1 ;
wire \core/n14306_0_COUT ;
wire \core/n14305_1 ;
wire \core/n14305_0_COUT ;
wire \core/n14304_1 ;
wire \core/n14304_0_COUT ;
wire \core/n14303_1 ;
wire \core/n14303_0_COUT ;
wire \core/n14302_1 ;
wire \core/n14302_0_COUT ;
wire \core/n14301_1 ;
wire \core/n14301_0_COUT ;
wire \core/n14300_1 ;
wire \core/n14300_0_COUT ;
wire \core/n14299_1 ;
wire \core/n14299_0_COUT ;
wire \core/n14298_1 ;
wire \core/n14298_0_COUT ;
wire \core/n14297_1 ;
wire \core/n14297_0_COUT ;
wire \core/n14296_1 ;
wire \core/n14296_0_COUT ;
wire \core/n14295_1 ;
wire \core/n14295_0_COUT ;
wire \core/n14294_1 ;
wire \core/n14294_0_COUT ;
wire \core/n14293_1 ;
wire \core/n14293_0_COUT ;
wire \core/n14292_1 ;
wire \core/n14292_0_COUT ;
wire \core/n14291_1 ;
wire \core/n14291_0_COUT ;
wire \core/n14290_1 ;
wire \core/n14290_0_COUT ;
wire \core/n14289_1 ;
wire \core/n14289_0_COUT ;
wire \core/n14288_1 ;
wire \core/n14288_0_COUT ;
wire \core/n14287_1 ;
wire \core/n14287_0_COUT ;
wire \core/n14286_1 ;
wire \core/n14286_0_COUT ;
wire \core/n14285_1 ;
wire \core/n14285_0_COUT ;
wire \core/n14670_1 ;
wire \core/n14670_0_COUT ;
wire \core/n14669_1 ;
wire \core/n14669_0_COUT ;
wire \core/n14668_1 ;
wire \core/n14668_0_COUT ;
wire \core/n14667_1 ;
wire \core/n14667_0_COUT ;
wire \core/n14666_1 ;
wire \core/n14666_0_COUT ;
wire \core/n14665_1 ;
wire \core/n14665_0_COUT ;
wire \core/n14664_1 ;
wire \core/n14664_0_COUT ;
wire \core/n14663_1 ;
wire \core/n14663_0_COUT ;
wire \core/n14662_1 ;
wire \core/n14662_0_COUT ;
wire \core/n14661_1 ;
wire \core/n14661_0_COUT ;
wire \core/n14660_1 ;
wire \core/n14660_0_COUT ;
wire \core/n14659_1 ;
wire \core/n14659_0_COUT ;
wire \core/n14658_1 ;
wire \core/n14658_0_COUT ;
wire \core/n14657_1 ;
wire \core/n14657_0_COUT ;
wire \core/n14656_1 ;
wire \core/n14656_0_COUT ;
wire \core/n14655_1 ;
wire \core/n14655_0_COUT ;
wire \core/n14654_1 ;
wire \core/n14654_0_COUT ;
wire \core/n14653_1 ;
wire \core/n14653_0_COUT ;
wire \core/n14652_1 ;
wire \core/n14652_0_COUT ;
wire \core/n14651_1 ;
wire \core/n14651_0_COUT ;
wire \core/n14650_1 ;
wire \core/n14650_0_COUT ;
wire \core/n14649_1 ;
wire \core/n14649_0_COUT ;
wire \core/n14648_1 ;
wire \core/n14648_0_COUT ;
wire \core/n14647_1 ;
wire \core/n14647_0_COUT ;
wire \core/n14646_1 ;
wire \core/n14646_0_COUT ;
wire \core/n14645_1 ;
wire \core/n14645_0_COUT ;
wire \core/n14644_1 ;
wire \core/n14644_0_COUT ;
wire \core/n14643_1 ;
wire \core/n14643_0_COUT ;
wire \core/n14642_1 ;
wire \core/n14642_0_COUT ;
wire \core/n14641_1 ;
wire \core/n14641_0_COUT ;
wire \core/n14640_1 ;
wire \core/n14640_0_COUT ;
wire \core/n14639_1 ;
wire \core/n14639_0_COUT ;
wire \core/n12077_2 ;
wire \core/n12077_0_COUT ;
wire \core/n12076_2 ;
wire \core/n12076_0_COUT ;
wire \core/n12075_2 ;
wire \core/n12075_0_COUT ;
wire \core/n7389_4 ;
wire \core/n7389_2_COUT ;
wire \core/n12727_4 ;
wire \core/n12727_2_COUT ;
wire \core/n11898_72 ;
wire \core/n11898_73 ;
wire \core/n11898_74 ;
wire \core/n11898_75 ;
wire \core/n11898_76 ;
wire \core/n11898_77 ;
wire \core/n11898_78 ;
wire \core/n11898_79 ;
wire \core/n11898_80 ;
wire \core/n11898_81 ;
wire \core/n11898_82 ;
wire \core/n11898_83 ;
wire \core/n11898_84 ;
wire \core/n11898_85 ;
wire \core/n11898_86 ;
wire \core/n11898_87 ;
wire \core/n11898_88 ;
wire \core/n11898_89 ;
wire \core/n11899_72 ;
wire \core/n11899_73 ;
wire \core/n11899_74 ;
wire \core/n11899_75 ;
wire \core/n11899_76 ;
wire \core/n11899_77 ;
wire \core/n11899_78 ;
wire \core/n11899_79 ;
wire \core/n11899_80 ;
wire \core/n11899_81 ;
wire \core/n11899_82 ;
wire \core/n11899_83 ;
wire \core/n11899_84 ;
wire \core/n11899_85 ;
wire \core/n11899_86 ;
wire \core/n11899_87 ;
wire \core/n11899_88 ;
wire \core/n11899_89 ;
wire \core/n11900_72 ;
wire \core/n11900_73 ;
wire \core/n11900_74 ;
wire \core/n11900_75 ;
wire \core/n11900_76 ;
wire \core/n11900_77 ;
wire \core/n11900_78 ;
wire \core/n11900_79 ;
wire \core/n11900_80 ;
wire \core/n11900_81 ;
wire \core/n11900_82 ;
wire \core/n11900_83 ;
wire \core/n11900_84 ;
wire \core/n11900_85 ;
wire \core/n11900_86 ;
wire \core/n11900_87 ;
wire \core/n11900_88 ;
wire \core/n11900_89 ;
wire \core/n11901_72 ;
wire \core/n11901_73 ;
wire \core/n11901_74 ;
wire \core/n11901_75 ;
wire \core/n11901_76 ;
wire \core/n11901_77 ;
wire \core/n11901_78 ;
wire \core/n11901_79 ;
wire \core/n11901_80 ;
wire \core/n11901_81 ;
wire \core/n11901_82 ;
wire \core/n11901_83 ;
wire \core/n11901_84 ;
wire \core/n11901_85 ;
wire \core/n11901_86 ;
wire \core/n11901_87 ;
wire \core/n11901_88 ;
wire \core/n11901_89 ;
wire \core/n11902_72 ;
wire \core/n11902_73 ;
wire \core/n11902_74 ;
wire \core/n11902_75 ;
wire \core/n11902_76 ;
wire \core/n11902_77 ;
wire \core/n11902_78 ;
wire \core/n11902_79 ;
wire \core/n11902_80 ;
wire \core/n11902_81 ;
wire \core/n11902_82 ;
wire \core/n11902_83 ;
wire \core/n11902_84 ;
wire \core/n11902_85 ;
wire \core/n11902_86 ;
wire \core/n11902_87 ;
wire \core/n11902_88 ;
wire \core/n11902_89 ;
wire \core/n11903_72 ;
wire \core/n11903_73 ;
wire \core/n11903_74 ;
wire \core/n11903_75 ;
wire \core/n11903_76 ;
wire \core/n11903_77 ;
wire \core/n11903_78 ;
wire \core/n11903_79 ;
wire \core/n11903_80 ;
wire \core/n11903_81 ;
wire \core/n11903_82 ;
wire \core/n11903_83 ;
wire \core/n11903_84 ;
wire \core/n11903_85 ;
wire \core/n11903_86 ;
wire \core/n11903_87 ;
wire \core/n11903_88 ;
wire \core/n11903_89 ;
wire \core/n11904_72 ;
wire \core/n11904_73 ;
wire \core/n11904_74 ;
wire \core/n11904_75 ;
wire \core/n11904_76 ;
wire \core/n11904_77 ;
wire \core/n11904_78 ;
wire \core/n11904_79 ;
wire \core/n11904_80 ;
wire \core/n11904_81 ;
wire \core/n11904_82 ;
wire \core/n11904_83 ;
wire \core/n11904_84 ;
wire \core/n11904_85 ;
wire \core/n11904_86 ;
wire \core/n11904_87 ;
wire \core/n11904_88 ;
wire \core/n11904_89 ;
wire \core/n11905_72 ;
wire \core/n11905_73 ;
wire \core/n11905_74 ;
wire \core/n11905_75 ;
wire \core/n11905_76 ;
wire \core/n11905_77 ;
wire \core/n11905_78 ;
wire \core/n11905_79 ;
wire \core/n11905_80 ;
wire \core/n11905_81 ;
wire \core/n11905_82 ;
wire \core/n11905_83 ;
wire \core/n11905_84 ;
wire \core/n11905_85 ;
wire \core/n11905_86 ;
wire \core/n11905_87 ;
wire \core/n11905_88 ;
wire \core/n11905_89 ;
wire \core/n11906_72 ;
wire \core/n11906_73 ;
wire \core/n11906_74 ;
wire \core/n11906_75 ;
wire \core/n11906_76 ;
wire \core/n11906_77 ;
wire \core/n11906_78 ;
wire \core/n11906_79 ;
wire \core/n11906_80 ;
wire \core/n11906_81 ;
wire \core/n11906_82 ;
wire \core/n11906_83 ;
wire \core/n11906_84 ;
wire \core/n11906_85 ;
wire \core/n11906_86 ;
wire \core/n11906_87 ;
wire \core/n11906_88 ;
wire \core/n11906_89 ;
wire \core/n11907_72 ;
wire \core/n11907_73 ;
wire \core/n11907_74 ;
wire \core/n11907_75 ;
wire \core/n11907_76 ;
wire \core/n11907_77 ;
wire \core/n11907_78 ;
wire \core/n11907_79 ;
wire \core/n11907_80 ;
wire \core/n11907_81 ;
wire \core/n11907_82 ;
wire \core/n11907_83 ;
wire \core/n11907_84 ;
wire \core/n11907_85 ;
wire \core/n11907_86 ;
wire \core/n11907_87 ;
wire \core/n11907_88 ;
wire \core/n11907_89 ;
wire \core/n11908_72 ;
wire \core/n11908_73 ;
wire \core/n11908_74 ;
wire \core/n11908_75 ;
wire \core/n11908_76 ;
wire \core/n11908_77 ;
wire \core/n11908_78 ;
wire \core/n11908_79 ;
wire \core/n11908_80 ;
wire \core/n11908_81 ;
wire \core/n11908_82 ;
wire \core/n11908_83 ;
wire \core/n11908_84 ;
wire \core/n11908_85 ;
wire \core/n11908_86 ;
wire \core/n11908_87 ;
wire \core/n11908_88 ;
wire \core/n11908_89 ;
wire \core/n11909_72 ;
wire \core/n11909_73 ;
wire \core/n11909_74 ;
wire \core/n11909_75 ;
wire \core/n11909_76 ;
wire \core/n11909_77 ;
wire \core/n11909_78 ;
wire \core/n11909_79 ;
wire \core/n11909_80 ;
wire \core/n11909_81 ;
wire \core/n11909_82 ;
wire \core/n11909_83 ;
wire \core/n11909_84 ;
wire \core/n11909_85 ;
wire \core/n11909_86 ;
wire \core/n11909_87 ;
wire \core/n11909_88 ;
wire \core/n11909_89 ;
wire \core/n11910_72 ;
wire \core/n11910_73 ;
wire \core/n11910_74 ;
wire \core/n11910_75 ;
wire \core/n11910_76 ;
wire \core/n11910_77 ;
wire \core/n11910_78 ;
wire \core/n11910_79 ;
wire \core/n11910_80 ;
wire \core/n11910_81 ;
wire \core/n11910_82 ;
wire \core/n11910_83 ;
wire \core/n11910_84 ;
wire \core/n11910_85 ;
wire \core/n11910_86 ;
wire \core/n11910_87 ;
wire \core/n11910_88 ;
wire \core/n11910_89 ;
wire \core/n11911_72 ;
wire \core/n11911_73 ;
wire \core/n11911_74 ;
wire \core/n11911_75 ;
wire \core/n11911_76 ;
wire \core/n11911_77 ;
wire \core/n11911_78 ;
wire \core/n11911_79 ;
wire \core/n11911_80 ;
wire \core/n11911_81 ;
wire \core/n11911_82 ;
wire \core/n11911_83 ;
wire \core/n11911_84 ;
wire \core/n11911_85 ;
wire \core/n11911_86 ;
wire \core/n11911_87 ;
wire \core/n11911_88 ;
wire \core/n11911_89 ;
wire \core/n11912_72 ;
wire \core/n11912_73 ;
wire \core/n11912_74 ;
wire \core/n11912_75 ;
wire \core/n11912_76 ;
wire \core/n11912_77 ;
wire \core/n11912_78 ;
wire \core/n11912_79 ;
wire \core/n11912_80 ;
wire \core/n11912_81 ;
wire \core/n11912_82 ;
wire \core/n11912_83 ;
wire \core/n11912_84 ;
wire \core/n11912_85 ;
wire \core/n11912_86 ;
wire \core/n11912_87 ;
wire \core/n11912_88 ;
wire \core/n11912_89 ;
wire \core/n11913_72 ;
wire \core/n11913_73 ;
wire \core/n11913_74 ;
wire \core/n11913_75 ;
wire \core/n11913_76 ;
wire \core/n11913_77 ;
wire \core/n11913_78 ;
wire \core/n11913_79 ;
wire \core/n11913_80 ;
wire \core/n11913_81 ;
wire \core/n11913_82 ;
wire \core/n11913_83 ;
wire \core/n11913_84 ;
wire \core/n11913_85 ;
wire \core/n11913_86 ;
wire \core/n11913_87 ;
wire \core/n11913_88 ;
wire \core/n11913_89 ;
wire \core/n11914_72 ;
wire \core/n11914_73 ;
wire \core/n11914_74 ;
wire \core/n11914_75 ;
wire \core/n11914_76 ;
wire \core/n11914_77 ;
wire \core/n11914_78 ;
wire \core/n11914_79 ;
wire \core/n11914_80 ;
wire \core/n11914_81 ;
wire \core/n11914_82 ;
wire \core/n11914_83 ;
wire \core/n11914_84 ;
wire \core/n11914_85 ;
wire \core/n11914_86 ;
wire \core/n11914_87 ;
wire \core/n11914_88 ;
wire \core/n11914_89 ;
wire \core/n11915_72 ;
wire \core/n11915_73 ;
wire \core/n11915_74 ;
wire \core/n11915_75 ;
wire \core/n11915_76 ;
wire \core/n11915_77 ;
wire \core/n11915_78 ;
wire \core/n11915_79 ;
wire \core/n11915_80 ;
wire \core/n11915_81 ;
wire \core/n11915_82 ;
wire \core/n11915_83 ;
wire \core/n11915_84 ;
wire \core/n11915_85 ;
wire \core/n11915_86 ;
wire \core/n11915_87 ;
wire \core/n11915_88 ;
wire \core/n11915_89 ;
wire \core/n11916_72 ;
wire \core/n11916_73 ;
wire \core/n11916_74 ;
wire \core/n11916_75 ;
wire \core/n11916_76 ;
wire \core/n11916_77 ;
wire \core/n11916_78 ;
wire \core/n11916_79 ;
wire \core/n11916_80 ;
wire \core/n11916_81 ;
wire \core/n11916_82 ;
wire \core/n11916_83 ;
wire \core/n11916_84 ;
wire \core/n11916_85 ;
wire \core/n11916_86 ;
wire \core/n11916_87 ;
wire \core/n11916_88 ;
wire \core/n11916_89 ;
wire \core/n11917_72 ;
wire \core/n11917_73 ;
wire \core/n11917_74 ;
wire \core/n11917_75 ;
wire \core/n11917_76 ;
wire \core/n11917_77 ;
wire \core/n11917_78 ;
wire \core/n11917_79 ;
wire \core/n11917_80 ;
wire \core/n11917_81 ;
wire \core/n11917_82 ;
wire \core/n11917_83 ;
wire \core/n11917_84 ;
wire \core/n11917_85 ;
wire \core/n11917_86 ;
wire \core/n11917_87 ;
wire \core/n11917_88 ;
wire \core/n11917_89 ;
wire \core/n11918_72 ;
wire \core/n11918_73 ;
wire \core/n11918_74 ;
wire \core/n11918_75 ;
wire \core/n11918_76 ;
wire \core/n11918_77 ;
wire \core/n11918_78 ;
wire \core/n11918_79 ;
wire \core/n11918_80 ;
wire \core/n11918_81 ;
wire \core/n11918_82 ;
wire \core/n11918_83 ;
wire \core/n11918_84 ;
wire \core/n11918_85 ;
wire \core/n11918_86 ;
wire \core/n11918_87 ;
wire \core/n11918_88 ;
wire \core/n11918_89 ;
wire \core/n11919_72 ;
wire \core/n11919_73 ;
wire \core/n11919_74 ;
wire \core/n11919_75 ;
wire \core/n11919_76 ;
wire \core/n11919_77 ;
wire \core/n11919_78 ;
wire \core/n11919_79 ;
wire \core/n11919_80 ;
wire \core/n11919_81 ;
wire \core/n11919_82 ;
wire \core/n11919_83 ;
wire \core/n11919_84 ;
wire \core/n11919_85 ;
wire \core/n11919_86 ;
wire \core/n11919_87 ;
wire \core/n11919_88 ;
wire \core/n11919_89 ;
wire \core/n11920_72 ;
wire \core/n11920_73 ;
wire \core/n11920_74 ;
wire \core/n11920_75 ;
wire \core/n11920_76 ;
wire \core/n11920_77 ;
wire \core/n11920_78 ;
wire \core/n11920_79 ;
wire \core/n11920_80 ;
wire \core/n11920_81 ;
wire \core/n11920_82 ;
wire \core/n11920_83 ;
wire \core/n11920_84 ;
wire \core/n11920_85 ;
wire \core/n11920_86 ;
wire \core/n11920_87 ;
wire \core/n11920_88 ;
wire \core/n11920_89 ;
wire \core/n11921_72 ;
wire \core/n11921_73 ;
wire \core/n11921_74 ;
wire \core/n11921_75 ;
wire \core/n11921_76 ;
wire \core/n11921_77 ;
wire \core/n11921_78 ;
wire \core/n11921_79 ;
wire \core/n11921_80 ;
wire \core/n11921_81 ;
wire \core/n11921_82 ;
wire \core/n11921_83 ;
wire \core/n11921_84 ;
wire \core/n11921_85 ;
wire \core/n11921_86 ;
wire \core/n11921_87 ;
wire \core/n11921_88 ;
wire \core/n11921_89 ;
wire \core/n11922_72 ;
wire \core/n11922_73 ;
wire \core/n11922_74 ;
wire \core/n11922_75 ;
wire \core/n11922_76 ;
wire \core/n11922_77 ;
wire \core/n11922_78 ;
wire \core/n11922_79 ;
wire \core/n11922_80 ;
wire \core/n11922_81 ;
wire \core/n11922_82 ;
wire \core/n11922_83 ;
wire \core/n11922_84 ;
wire \core/n11922_85 ;
wire \core/n11922_86 ;
wire \core/n11922_87 ;
wire \core/n11922_88 ;
wire \core/n11922_89 ;
wire \core/n11923_72 ;
wire \core/n11923_73 ;
wire \core/n11923_74 ;
wire \core/n11923_75 ;
wire \core/n11923_76 ;
wire \core/n11923_77 ;
wire \core/n11923_78 ;
wire \core/n11923_79 ;
wire \core/n11923_80 ;
wire \core/n11923_81 ;
wire \core/n11923_82 ;
wire \core/n11923_83 ;
wire \core/n11923_84 ;
wire \core/n11923_85 ;
wire \core/n11923_86 ;
wire \core/n11923_87 ;
wire \core/n11923_88 ;
wire \core/n11923_89 ;
wire \core/n11924_72 ;
wire \core/n11924_73 ;
wire \core/n11924_74 ;
wire \core/n11924_75 ;
wire \core/n11924_76 ;
wire \core/n11924_77 ;
wire \core/n11924_78 ;
wire \core/n11924_79 ;
wire \core/n11924_80 ;
wire \core/n11924_81 ;
wire \core/n11924_82 ;
wire \core/n11924_83 ;
wire \core/n11924_84 ;
wire \core/n11924_85 ;
wire \core/n11924_86 ;
wire \core/n11924_87 ;
wire \core/n11924_88 ;
wire \core/n11924_89 ;
wire \core/n11925_72 ;
wire \core/n11925_73 ;
wire \core/n11925_74 ;
wire \core/n11925_75 ;
wire \core/n11925_76 ;
wire \core/n11925_77 ;
wire \core/n11925_78 ;
wire \core/n11925_79 ;
wire \core/n11925_80 ;
wire \core/n11925_81 ;
wire \core/n11925_82 ;
wire \core/n11925_83 ;
wire \core/n11925_84 ;
wire \core/n11925_85 ;
wire \core/n11925_86 ;
wire \core/n11925_87 ;
wire \core/n11925_88 ;
wire \core/n11925_89 ;
wire \core/n11926_72 ;
wire \core/n11926_73 ;
wire \core/n11926_74 ;
wire \core/n11926_75 ;
wire \core/n11926_76 ;
wire \core/n11926_77 ;
wire \core/n11926_78 ;
wire \core/n11926_79 ;
wire \core/n11926_80 ;
wire \core/n11926_81 ;
wire \core/n11926_82 ;
wire \core/n11926_83 ;
wire \core/n11926_84 ;
wire \core/n11926_85 ;
wire \core/n11926_86 ;
wire \core/n11926_87 ;
wire \core/n11926_88 ;
wire \core/n11926_89 ;
wire \core/n11927_72 ;
wire \core/n11927_73 ;
wire \core/n11927_74 ;
wire \core/n11927_75 ;
wire \core/n11927_76 ;
wire \core/n11927_77 ;
wire \core/n11927_78 ;
wire \core/n11927_79 ;
wire \core/n11927_80 ;
wire \core/n11927_81 ;
wire \core/n11927_82 ;
wire \core/n11927_83 ;
wire \core/n11927_84 ;
wire \core/n11927_85 ;
wire \core/n11927_86 ;
wire \core/n11927_87 ;
wire \core/n11927_88 ;
wire \core/n11927_89 ;
wire \core/n11928_72 ;
wire \core/n11928_73 ;
wire \core/n11928_74 ;
wire \core/n11928_75 ;
wire \core/n11928_76 ;
wire \core/n11928_77 ;
wire \core/n11928_78 ;
wire \core/n11928_79 ;
wire \core/n11928_80 ;
wire \core/n11928_81 ;
wire \core/n11928_82 ;
wire \core/n11928_83 ;
wire \core/n11928_84 ;
wire \core/n11928_85 ;
wire \core/n11928_86 ;
wire \core/n11928_87 ;
wire \core/n11928_88 ;
wire \core/n11928_89 ;
wire \core/n11929_72 ;
wire \core/n11929_73 ;
wire \core/n11929_74 ;
wire \core/n11929_75 ;
wire \core/n11929_76 ;
wire \core/n11929_77 ;
wire \core/n11929_78 ;
wire \core/n11929_79 ;
wire \core/n11929_80 ;
wire \core/n11929_81 ;
wire \core/n11929_82 ;
wire \core/n11929_83 ;
wire \core/n11929_84 ;
wire \core/n11929_85 ;
wire \core/n11929_86 ;
wire \core/n11929_87 ;
wire \core/n11929_88 ;
wire \core/n11929_89 ;
wire \core/n14556_3 ;
wire \core/n14557_3 ;
wire \core/n14558_3 ;
wire \core/n14559_3 ;
wire \core/n14560_3 ;
wire \core/n14561_3 ;
wire \core/n14562_3 ;
wire \core/n14563_3 ;
wire \core/n14564_3 ;
wire \core/n14565_3 ;
wire \core/n14566_3 ;
wire \core/n14567_3 ;
wire \core/n14568_3 ;
wire \core/n14569_3 ;
wire \core/n14570_3 ;
wire \core/n14571_3 ;
wire \core/n14572_3 ;
wire \core/n14573_3 ;
wire \core/n14574_3 ;
wire \core/n14575_3 ;
wire \core/n14576_3 ;
wire \core/n14577_3 ;
wire \core/n14578_3 ;
wire \core/n14579_3 ;
wire \core/n11898_91 ;
wire \core/n11898_93 ;
wire \core/n11898_95 ;
wire \core/n11898_97 ;
wire \core/n11898_99 ;
wire \core/n11898_101 ;
wire \core/n11898_103 ;
wire \core/n11898_105 ;
wire \core/n11898_107 ;
wire \core/n11899_91 ;
wire \core/n11899_93 ;
wire \core/n11899_95 ;
wire \core/n11899_97 ;
wire \core/n11899_99 ;
wire \core/n11899_101 ;
wire \core/n11899_103 ;
wire \core/n11899_105 ;
wire \core/n11899_107 ;
wire \core/n11900_91 ;
wire \core/n11900_93 ;
wire \core/n11900_95 ;
wire \core/n11900_97 ;
wire \core/n11900_99 ;
wire \core/n11900_101 ;
wire \core/n11900_103 ;
wire \core/n11900_105 ;
wire \core/n11900_107 ;
wire \core/n11901_91 ;
wire \core/n11901_93 ;
wire \core/n11901_95 ;
wire \core/n11901_97 ;
wire \core/n11901_99 ;
wire \core/n11901_101 ;
wire \core/n11901_103 ;
wire \core/n11901_105 ;
wire \core/n11901_107 ;
wire \core/n11902_91 ;
wire \core/n11902_93 ;
wire \core/n11902_95 ;
wire \core/n11902_97 ;
wire \core/n11902_99 ;
wire \core/n11902_101 ;
wire \core/n11902_103 ;
wire \core/n11902_105 ;
wire \core/n11902_107 ;
wire \core/n11903_91 ;
wire \core/n11903_93 ;
wire \core/n11903_95 ;
wire \core/n11903_97 ;
wire \core/n11903_99 ;
wire \core/n11903_101 ;
wire \core/n11903_103 ;
wire \core/n11903_105 ;
wire \core/n11903_107 ;
wire \core/n11904_91 ;
wire \core/n11904_93 ;
wire \core/n11904_95 ;
wire \core/n11904_97 ;
wire \core/n11904_99 ;
wire \core/n11904_101 ;
wire \core/n11904_103 ;
wire \core/n11904_105 ;
wire \core/n11904_107 ;
wire \core/n11905_91 ;
wire \core/n11905_93 ;
wire \core/n11905_95 ;
wire \core/n11905_97 ;
wire \core/n11905_99 ;
wire \core/n11905_101 ;
wire \core/n11905_103 ;
wire \core/n11905_105 ;
wire \core/n11905_107 ;
wire \core/n11906_91 ;
wire \core/n11906_93 ;
wire \core/n11906_95 ;
wire \core/n11906_97 ;
wire \core/n11906_99 ;
wire \core/n11906_101 ;
wire \core/n11906_103 ;
wire \core/n11906_105 ;
wire \core/n11906_107 ;
wire \core/n11907_91 ;
wire \core/n11907_93 ;
wire \core/n11907_95 ;
wire \core/n11907_97 ;
wire \core/n11907_99 ;
wire \core/n11907_101 ;
wire \core/n11907_103 ;
wire \core/n11907_105 ;
wire \core/n11907_107 ;
wire \core/n11908_91 ;
wire \core/n11908_93 ;
wire \core/n11908_95 ;
wire \core/n11908_97 ;
wire \core/n11908_99 ;
wire \core/n11908_101 ;
wire \core/n11908_103 ;
wire \core/n11908_105 ;
wire \core/n11908_107 ;
wire \core/n11909_91 ;
wire \core/n11909_93 ;
wire \core/n11909_95 ;
wire \core/n11909_97 ;
wire \core/n11909_99 ;
wire \core/n11909_101 ;
wire \core/n11909_103 ;
wire \core/n11909_105 ;
wire \core/n11909_107 ;
wire \core/n11910_91 ;
wire \core/n11910_93 ;
wire \core/n11910_95 ;
wire \core/n11910_97 ;
wire \core/n11910_99 ;
wire \core/n11910_101 ;
wire \core/n11910_103 ;
wire \core/n11910_105 ;
wire \core/n11910_107 ;
wire \core/n11911_91 ;
wire \core/n11911_93 ;
wire \core/n11911_95 ;
wire \core/n11911_97 ;
wire \core/n11911_99 ;
wire \core/n11911_101 ;
wire \core/n11911_103 ;
wire \core/n11911_105 ;
wire \core/n11911_107 ;
wire \core/n11912_91 ;
wire \core/n11912_93 ;
wire \core/n11912_95 ;
wire \core/n11912_97 ;
wire \core/n11912_99 ;
wire \core/n11912_101 ;
wire \core/n11912_103 ;
wire \core/n11912_105 ;
wire \core/n11912_107 ;
wire \core/n11913_91 ;
wire \core/n11913_93 ;
wire \core/n11913_95 ;
wire \core/n11913_97 ;
wire \core/n11913_99 ;
wire \core/n11913_101 ;
wire \core/n11913_103 ;
wire \core/n11913_105 ;
wire \core/n11913_107 ;
wire \core/n11914_91 ;
wire \core/n11914_93 ;
wire \core/n11914_95 ;
wire \core/n11914_97 ;
wire \core/n11914_99 ;
wire \core/n11914_101 ;
wire \core/n11914_103 ;
wire \core/n11914_105 ;
wire \core/n11914_107 ;
wire \core/n11915_91 ;
wire \core/n11915_93 ;
wire \core/n11915_95 ;
wire \core/n11915_97 ;
wire \core/n11915_99 ;
wire \core/n11915_101 ;
wire \core/n11915_103 ;
wire \core/n11915_105 ;
wire \core/n11915_107 ;
wire \core/n11916_91 ;
wire \core/n11916_93 ;
wire \core/n11916_95 ;
wire \core/n11916_97 ;
wire \core/n11916_99 ;
wire \core/n11916_101 ;
wire \core/n11916_103 ;
wire \core/n11916_105 ;
wire \core/n11916_107 ;
wire \core/n11917_91 ;
wire \core/n11917_93 ;
wire \core/n11917_95 ;
wire \core/n11917_97 ;
wire \core/n11917_99 ;
wire \core/n11917_101 ;
wire \core/n11917_103 ;
wire \core/n11917_105 ;
wire \core/n11917_107 ;
wire \core/n11918_91 ;
wire \core/n11918_93 ;
wire \core/n11918_95 ;
wire \core/n11918_97 ;
wire \core/n11918_99 ;
wire \core/n11918_101 ;
wire \core/n11918_103 ;
wire \core/n11918_105 ;
wire \core/n11918_107 ;
wire \core/n11919_91 ;
wire \core/n11919_93 ;
wire \core/n11919_95 ;
wire \core/n11919_97 ;
wire \core/n11919_99 ;
wire \core/n11919_101 ;
wire \core/n11919_103 ;
wire \core/n11919_105 ;
wire \core/n11919_107 ;
wire \core/n11920_91 ;
wire \core/n11920_93 ;
wire \core/n11920_95 ;
wire \core/n11920_97 ;
wire \core/n11920_99 ;
wire \core/n11920_101 ;
wire \core/n11920_103 ;
wire \core/n11920_105 ;
wire \core/n11920_107 ;
wire \core/n11921_91 ;
wire \core/n11921_93 ;
wire \core/n11921_95 ;
wire \core/n11921_97 ;
wire \core/n11921_99 ;
wire \core/n11921_101 ;
wire \core/n11921_103 ;
wire \core/n11921_105 ;
wire \core/n11921_107 ;
wire \core/n11922_91 ;
wire \core/n11922_93 ;
wire \core/n11922_95 ;
wire \core/n11922_97 ;
wire \core/n11922_99 ;
wire \core/n11922_101 ;
wire \core/n11922_103 ;
wire \core/n11922_105 ;
wire \core/n11922_107 ;
wire \core/n11923_91 ;
wire \core/n11923_93 ;
wire \core/n11923_95 ;
wire \core/n11923_97 ;
wire \core/n11923_99 ;
wire \core/n11923_101 ;
wire \core/n11923_103 ;
wire \core/n11923_105 ;
wire \core/n11923_107 ;
wire \core/n11924_91 ;
wire \core/n11924_93 ;
wire \core/n11924_95 ;
wire \core/n11924_97 ;
wire \core/n11924_99 ;
wire \core/n11924_101 ;
wire \core/n11924_103 ;
wire \core/n11924_105 ;
wire \core/n11924_107 ;
wire \core/n11925_91 ;
wire \core/n11925_93 ;
wire \core/n11925_95 ;
wire \core/n11925_97 ;
wire \core/n11925_99 ;
wire \core/n11925_101 ;
wire \core/n11925_103 ;
wire \core/n11925_105 ;
wire \core/n11925_107 ;
wire \core/n11926_91 ;
wire \core/n11926_93 ;
wire \core/n11926_95 ;
wire \core/n11926_97 ;
wire \core/n11926_99 ;
wire \core/n11926_101 ;
wire \core/n11926_103 ;
wire \core/n11926_105 ;
wire \core/n11926_107 ;
wire \core/n11927_91 ;
wire \core/n11927_93 ;
wire \core/n11927_95 ;
wire \core/n11927_97 ;
wire \core/n11927_99 ;
wire \core/n11927_101 ;
wire \core/n11927_103 ;
wire \core/n11927_105 ;
wire \core/n11927_107 ;
wire \core/n11928_91 ;
wire \core/n11928_93 ;
wire \core/n11928_95 ;
wire \core/n11928_97 ;
wire \core/n11928_99 ;
wire \core/n11928_101 ;
wire \core/n11928_103 ;
wire \core/n11928_105 ;
wire \core/n11928_107 ;
wire \core/n11929_91 ;
wire \core/n11929_93 ;
wire \core/n11929_95 ;
wire \core/n11929_97 ;
wire \core/n11929_99 ;
wire \core/n11929_101 ;
wire \core/n11929_103 ;
wire \core/n11929_105 ;
wire \core/n11929_107 ;
wire \core/n11898_109 ;
wire \core/n11898_111 ;
wire \core/n11898_113 ;
wire \core/n11898_115 ;
wire \core/n11899_109 ;
wire \core/n11899_111 ;
wire \core/n11899_113 ;
wire \core/n11899_115 ;
wire \core/n11900_109 ;
wire \core/n11900_111 ;
wire \core/n11900_113 ;
wire \core/n11900_115 ;
wire \core/n11901_109 ;
wire \core/n11901_111 ;
wire \core/n11901_113 ;
wire \core/n11901_115 ;
wire \core/n11902_109 ;
wire \core/n11902_111 ;
wire \core/n11902_113 ;
wire \core/n11902_115 ;
wire \core/n11903_109 ;
wire \core/n11903_111 ;
wire \core/n11903_113 ;
wire \core/n11903_115 ;
wire \core/n11904_109 ;
wire \core/n11904_111 ;
wire \core/n11904_113 ;
wire \core/n11904_115 ;
wire \core/n11905_109 ;
wire \core/n11905_111 ;
wire \core/n11905_113 ;
wire \core/n11905_115 ;
wire \core/n11906_109 ;
wire \core/n11906_111 ;
wire \core/n11906_113 ;
wire \core/n11906_115 ;
wire \core/n11907_109 ;
wire \core/n11907_111 ;
wire \core/n11907_113 ;
wire \core/n11907_115 ;
wire \core/n11908_109 ;
wire \core/n11908_111 ;
wire \core/n11908_113 ;
wire \core/n11908_115 ;
wire \core/n11909_109 ;
wire \core/n11909_111 ;
wire \core/n11909_113 ;
wire \core/n11909_115 ;
wire \core/n11910_109 ;
wire \core/n11910_111 ;
wire \core/n11910_113 ;
wire \core/n11910_115 ;
wire \core/n11911_109 ;
wire \core/n11911_111 ;
wire \core/n11911_113 ;
wire \core/n11911_115 ;
wire \core/n11912_109 ;
wire \core/n11912_111 ;
wire \core/n11912_113 ;
wire \core/n11912_115 ;
wire \core/n11913_109 ;
wire \core/n11913_111 ;
wire \core/n11913_113 ;
wire \core/n11913_115 ;
wire \core/n11914_109 ;
wire \core/n11914_111 ;
wire \core/n11914_113 ;
wire \core/n11914_115 ;
wire \core/n11915_109 ;
wire \core/n11915_111 ;
wire \core/n11915_113 ;
wire \core/n11915_115 ;
wire \core/n11916_109 ;
wire \core/n11916_111 ;
wire \core/n11916_113 ;
wire \core/n11916_115 ;
wire \core/n11917_109 ;
wire \core/n11917_111 ;
wire \core/n11917_113 ;
wire \core/n11917_115 ;
wire \core/n11918_109 ;
wire \core/n11918_111 ;
wire \core/n11918_113 ;
wire \core/n11918_115 ;
wire \core/n11919_109 ;
wire \core/n11919_111 ;
wire \core/n11919_113 ;
wire \core/n11919_115 ;
wire \core/n11920_109 ;
wire \core/n11920_111 ;
wire \core/n11920_113 ;
wire \core/n11920_115 ;
wire \core/n11921_109 ;
wire \core/n11921_111 ;
wire \core/n11921_113 ;
wire \core/n11921_115 ;
wire \core/n11922_109 ;
wire \core/n11922_111 ;
wire \core/n11922_113 ;
wire \core/n11922_115 ;
wire \core/n11923_109 ;
wire \core/n11923_111 ;
wire \core/n11923_113 ;
wire \core/n11923_115 ;
wire \core/n11924_109 ;
wire \core/n11924_111 ;
wire \core/n11924_113 ;
wire \core/n11924_115 ;
wire \core/n11925_109 ;
wire \core/n11925_111 ;
wire \core/n11925_113 ;
wire \core/n11925_115 ;
wire \core/n11926_109 ;
wire \core/n11926_111 ;
wire \core/n11926_113 ;
wire \core/n11926_115 ;
wire \core/n11927_109 ;
wire \core/n11927_111 ;
wire \core/n11927_113 ;
wire \core/n11927_115 ;
wire \core/n11928_109 ;
wire \core/n11928_111 ;
wire \core/n11928_113 ;
wire \core/n11928_115 ;
wire \core/n11929_109 ;
wire \core/n11929_111 ;
wire \core/n11929_113 ;
wire \core/n11929_115 ;
wire \core/n11898_117 ;
wire \core/n11898_119 ;
wire \core/n11899_117 ;
wire \core/n11899_119 ;
wire \core/n11900_117 ;
wire \core/n11900_119 ;
wire \core/n11901_117 ;
wire \core/n11901_119 ;
wire \core/n11902_117 ;
wire \core/n11902_119 ;
wire \core/n11903_117 ;
wire \core/n11903_119 ;
wire \core/n11904_117 ;
wire \core/n11904_119 ;
wire \core/n11905_117 ;
wire \core/n11905_119 ;
wire \core/n11906_117 ;
wire \core/n11906_119 ;
wire \core/n11907_117 ;
wire \core/n11907_119 ;
wire \core/n11908_117 ;
wire \core/n11908_119 ;
wire \core/n11909_117 ;
wire \core/n11909_119 ;
wire \core/n11910_117 ;
wire \core/n11910_119 ;
wire \core/n11911_117 ;
wire \core/n11911_119 ;
wire \core/n11912_117 ;
wire \core/n11912_119 ;
wire \core/n11913_117 ;
wire \core/n11913_119 ;
wire \core/n11914_117 ;
wire \core/n11914_119 ;
wire \core/n11915_117 ;
wire \core/n11915_119 ;
wire \core/n11916_117 ;
wire \core/n11916_119 ;
wire \core/n11917_117 ;
wire \core/n11917_119 ;
wire \core/n11918_117 ;
wire \core/n11918_119 ;
wire \core/n11919_117 ;
wire \core/n11919_119 ;
wire \core/n11920_117 ;
wire \core/n11920_119 ;
wire \core/n11921_117 ;
wire \core/n11921_119 ;
wire \core/n11922_117 ;
wire \core/n11922_119 ;
wire \core/n11923_117 ;
wire \core/n11923_119 ;
wire \core/n11924_117 ;
wire \core/n11924_119 ;
wire \core/n11925_117 ;
wire \core/n11925_119 ;
wire \core/n11926_117 ;
wire \core/n11926_119 ;
wire \core/n11927_117 ;
wire \core/n11927_119 ;
wire \core/n11928_117 ;
wire \core/n11928_119 ;
wire \core/n11929_117 ;
wire \core/n11929_119 ;
wire \core/n11898_121 ;
wire \core/n11899_121 ;
wire \core/n11900_121 ;
wire \core/n11901_121 ;
wire \core/n11902_121 ;
wire \core/n11903_121 ;
wire \core/n11904_121 ;
wire \core/n11905_121 ;
wire \core/n11906_121 ;
wire \core/n11907_121 ;
wire \core/n11908_121 ;
wire \core/n11909_121 ;
wire \core/n11910_121 ;
wire \core/n11911_121 ;
wire \core/n11912_121 ;
wire \core/n11913_121 ;
wire \core/n11914_121 ;
wire \core/n11915_121 ;
wire \core/n11916_121 ;
wire \core/n11917_121 ;
wire \core/n11918_121 ;
wire \core/n11919_121 ;
wire \core/n11920_121 ;
wire \core/n11921_121 ;
wire \core/n11922_121 ;
wire \core/n11923_121 ;
wire \core/n11924_121 ;
wire \core/n11925_121 ;
wire \core/n11926_121 ;
wire \core/n11927_121 ;
wire \core/n11928_121 ;
wire \core/n11929_121 ;
wire \core/mem_la_firstword_xfer ;
wire \core/mem_xfer ;
wire \core/n1860_3 ;
wire \core/n1861_3 ;
wire \core/n1862_3 ;
wire \core/n1863_3 ;
wire \core/n1864_3 ;
wire \core/n1952_7 ;
wire \core/n19519_3 ;
wire \core/n2203_3 ;
wire \core/n2204_3 ;
wire \core/n2205_3 ;
wire \core/n2206_3 ;
wire \core/n2207_3 ;
wire \core/n2208_3 ;
wire \core/n2209_3 ;
wire \core/n2210_3 ;
wire \core/n2211_3 ;
wire \core/n2212_3 ;
wire \core/n2213_3 ;
wire \core/n2214_3 ;
wire \core/n2220_3 ;
wire \core/n2221_3 ;
wire \core/n2222_3 ;
wire \core/n2226_5 ;
wire \core/n2227_5 ;
wire \core/n2314_3 ;
wire \core/n2315_3 ;
wire \core/n2316_3 ;
wire \core/n2317_3 ;
wire \core/n19646_3 ;
wire \core/n5300_3 ;
wire \core/n5301_3 ;
wire \core/n5302_3 ;
wire \core/n5303_3 ;
wire \core/n5304_3 ;
wire \core/n5305_3 ;
wire \core/n5306_3 ;
wire \core/n5324_3 ;
wire \core/n5332_3 ;
wire \core/n5407_3 ;
wire \core/n5359_3 ;
wire \core/n5393_3 ;
wire \core/n5707_3 ;
wire \core/n5708_3 ;
wire \core/n5709_3 ;
wire \core/n5710_3 ;
wire \core/n5712_3 ;
wire \core/n5713_3 ;
wire \core/n5714_3 ;
wire \core/n5715_3 ;
wire \core/n5716_3 ;
wire \core/n5719_3 ;
wire \core/n5720_3 ;
wire \core/n5721_3 ;
wire \core/n5722_3 ;
wire \core/n5765_3 ;
wire \core/n5851_3 ;
wire \core/n5859_3 ;
wire \core/n5863_3 ;
wire \core/n5867_3 ;
wire \core/n5872_3 ;
wire \core/n5880_3 ;
wire \core/n5883_3 ;
wire \core/n5887_3 ;
wire \core/n5895_3 ;
wire \core/n5900_3 ;
wire \core/n5904_3 ;
wire \core/n5907_3 ;
wire \core/n5911_3 ;
wire \core/n5916_3 ;
wire \core/n5921_3 ;
wire \core/n5927_3 ;
wire \core/n5934_3 ;
wire \core/n5943_3 ;
wire \core/n5953_3 ;
wire \core/n5959_3 ;
wire \core/n5964_3 ;
wire \core/n5970_3 ;
wire \core/n5977_3 ;
wire \core/n5983_3 ;
wire \core/n5990_3 ;
wire \core/n6005_3 ;
wire \core/n6015_3 ;
wire \core/n6026_3 ;
wire \core/n6035_3 ;
wire \core/n6045_3 ;
wire \core/n6064_3 ;
wire \core/n6070_3 ;
wire \core/n6077_3 ;
wire \core/n6085_3 ;
wire \core/n6093_3 ;
wire \core/n6110_3 ;
wire \core/n6128_3 ;
wire \core/n6145_3 ;
wire \core/n7354_3 ;
wire \core/n21049_3 ;
wire \core/n21081_3 ;
wire \core/n21113_3 ;
wire \core/n21145_3 ;
wire \core/n21177_3 ;
wire \core/n21209_3 ;
wire \core/n21241_3 ;
wire \core/n21273_3 ;
wire \core/n21305_3 ;
wire \core/n21337_3 ;
wire \core/n21369_3 ;
wire \core/n21401_3 ;
wire \core/n21433_3 ;
wire \core/n21465_3 ;
wire \core/n21497_3 ;
wire \core/n21529_3 ;
wire \core/n21561_3 ;
wire \core/n21593_3 ;
wire \core/n21625_3 ;
wire \core/n21657_3 ;
wire \core/n21689_3 ;
wire \core/n21721_3 ;
wire \core/n21753_3 ;
wire \core/n21785_3 ;
wire \core/n21817_3 ;
wire \core/n21849_3 ;
wire \core/n21881_3 ;
wire \core/n21913_3 ;
wire \core/n21945_3 ;
wire \core/n21977_3 ;
wire \core/n22009_3 ;
wire \core/n22041_3 ;
wire \core/n22073_3 ;
wire \core/n22105_3 ;
wire \core/n22137_3 ;
wire \core/n11077_3 ;
wire \core/n11111_3 ;
wire \core/n11117_3 ;
wire \core/n11118_3 ;
wire \core/n11119_3 ;
wire \core/n11120_3 ;
wire \core/n11121_3 ;
wire \core/n11122_3 ;
wire \core/n11123_3 ;
wire \core/n11124_3 ;
wire \core/n11125_3 ;
wire \core/n11126_3 ;
wire \core/n11127_3 ;
wire \core/n11128_3 ;
wire \core/n11129_3 ;
wire \core/n11130_3 ;
wire \core/n11131_3 ;
wire \core/n11132_3 ;
wire \core/n11133_3 ;
wire \core/n11134_3 ;
wire \core/n11135_3 ;
wire \core/n11136_3 ;
wire \core/n11137_3 ;
wire \core/n11138_3 ;
wire \core/n11139_3 ;
wire \core/n11140_3 ;
wire \core/n11141_3 ;
wire \core/n11142_3 ;
wire \core/n11143_3 ;
wire \core/n11144_3 ;
wire \core/n11145_3 ;
wire \core/n11146_3 ;
wire \core/n11147_3 ;
wire \core/n11225_3 ;
wire \core/n11235_3 ;
wire \core/n11317_3 ;
wire \core/n11331_3 ;
wire \core/n11332_3 ;
wire \core/n11333_3 ;
wire \core/n11334_3 ;
wire \core/n11335_3 ;
wire \core/n11336_3 ;
wire \core/n11337_3 ;
wire \core/n11338_3 ;
wire \core/n11339_3 ;
wire \core/n11340_3 ;
wire \core/n11341_3 ;
wire \core/n11342_3 ;
wire \core/n11343_3 ;
wire \core/n11344_3 ;
wire \core/n11345_3 ;
wire \core/n11346_3 ;
wire \core/n11347_3 ;
wire \core/n11348_3 ;
wire \core/n11349_3 ;
wire \core/n11350_3 ;
wire \core/n11351_3 ;
wire \core/n11352_3 ;
wire \core/n11353_3 ;
wire \core/n11354_3 ;
wire \core/n11355_3 ;
wire \core/n11356_3 ;
wire \core/n11357_3 ;
wire \core/n11358_3 ;
wire \core/n11359_3 ;
wire \core/n11360_3 ;
wire \core/n11361_3 ;
wire \core/n11448_3 ;
wire \core/n11530_3 ;
wire \core/n11531_3 ;
wire \core/n11618_4 ;
wire \core/n11619_4 ;
wire \core/n11620_4 ;
wire \core/n11621_4 ;
wire \core/n11622_4 ;
wire \core/n11623_4 ;
wire \core/n11624_4 ;
wire \core/n11625_4 ;
wire \core/n11626_4 ;
wire \core/n11627_4 ;
wire \core/n11628_4 ;
wire \core/n11629_4 ;
wire \core/n11630_4 ;
wire \core/n11631_4 ;
wire \core/n11632_4 ;
wire \core/n11633_4 ;
wire \core/n11634_4 ;
wire \core/n11635_4 ;
wire \core/n11636_4 ;
wire \core/n11637_4 ;
wire \core/n11638_4 ;
wire \core/n11639_4 ;
wire \core/n11640_4 ;
wire \core/n11641_4 ;
wire \core/n11642_4 ;
wire \core/n11643_4 ;
wire \core/n11644_4 ;
wire \core/n11645_4 ;
wire \core/n11646_4 ;
wire \core/n11647_4 ;
wire \core/n11648_4 ;
wire \core/n11649_4 ;
wire \core/n12212_3 ;
wire \core/n12380_3 ;
wire \core/n12381_3 ;
wire \core/n12382_3 ;
wire \core/n12383_3 ;
wire \core/n12384_3 ;
wire \core/n12385_3 ;
wire \core/n12386_3 ;
wire \core/n12387_3 ;
wire \core/n12388_3 ;
wire \core/n12389_3 ;
wire \core/n12390_3 ;
wire \core/n12391_3 ;
wire \core/n12392_3 ;
wire \core/n12393_3 ;
wire \core/n12394_3 ;
wire \core/n12396_3 ;
wire \core/n12397_3 ;
wire \core/n12398_3 ;
wire \core/n12399_3 ;
wire \core/n12400_3 ;
wire \core/n12401_3 ;
wire \core/n12402_3 ;
wire \core/n12403_3 ;
wire \core/n12404_3 ;
wire \core/n12405_3 ;
wire \core/n12406_3 ;
wire \core/n12407_3 ;
wire \core/n12408_3 ;
wire \core/n12409_3 ;
wire \core/n12410_3 ;
wire \core/n14982_3 ;
wire \core/n14983_3 ;
wire \core/n14984_3 ;
wire \core/n14985_3 ;
wire \core/n14986_3 ;
wire \core/n14987_3 ;
wire \core/n14988_3 ;
wire \core/n14989_3 ;
wire \core/n14990_3 ;
wire \core/n14991_3 ;
wire \core/n14992_3 ;
wire \core/n14993_3 ;
wire \core/n14994_3 ;
wire \core/n14995_3 ;
wire \core/n14996_3 ;
wire \core/n14997_3 ;
wire \core/n14998_3 ;
wire \core/n14999_3 ;
wire \core/n15000_3 ;
wire \core/n15001_3 ;
wire \core/n15002_3 ;
wire \core/n15003_3 ;
wire \core/n15004_3 ;
wire \core/n15005_3 ;
wire \core/n15006_3 ;
wire \core/n15007_3 ;
wire \core/n15015_3 ;
wire \core/n12965_3 ;
wire \core/n13359_4 ;
wire \core/n13360_4 ;
wire \core/n13361_4 ;
wire \core/n13362_4 ;
wire \core/n13363_4 ;
wire \core/n13364_4 ;
wire \core/n13365_4 ;
wire \core/n13366_4 ;
wire \core/n13367_4 ;
wire \core/n13368_4 ;
wire \core/n13369_4 ;
wire \core/n13370_4 ;
wire \core/n13371_4 ;
wire \core/n13372_4 ;
wire \core/n13373_4 ;
wire \core/n13374_4 ;
wire \core/n13375_4 ;
wire \core/n13376_4 ;
wire \core/n13377_4 ;
wire \core/n13378_4 ;
wire \core/n13379_4 ;
wire \core/n13380_4 ;
wire \core/n13381_4 ;
wire \core/n13382_4 ;
wire \core/n13383_4 ;
wire \core/n13384_4 ;
wire \core/n13385_4 ;
wire \core/n13386_4 ;
wire \core/n13387_4 ;
wire \core/n13388_4 ;
wire \core/n13389_4 ;
wire \core/n14353_3 ;
wire \core/n23019_3 ;
wire \core/n23081_3 ;
wire \core/n23285_3 ;
wire \core/n23253_3 ;
wire \core/n5416_5 ;
wire \core/mem_la_secondword_6 ;
wire \core/prefetched_high_word_6 ;
wire \core/n2528_10 ;
wire \core/n5772_6 ;
wire \core/n5767_5 ;
wire \core/wr_dcsr_ena_6 ;
wire \core/n15894_7 ;
wire \core/mem_16bit_buffer_15_7 ;
wire \core/csr_mepc_31_8 ;
wire \core/csr_mcause_0_7 ;
wire \core/csr_mtval_31_8 ;
wire \core/timer_31_8 ;
wire \core/n14981_11 ;
wire \core/n15082_15 ;
wire \core/n15222_19 ;
wire \core/reg_op1_31_9 ;
wire \core/n15011_16 ;
wire \core/n6160_9 ;
wire \core/n6163_9 ;
wire \core/n6166_9 ;
wire \core/n6169_9 ;
wire \core/n6172_9 ;
wire \core/n6175_9 ;
wire \core/n6178_9 ;
wire \core/n6181_9 ;
wire \core/n6184_9 ;
wire \core/n6187_9 ;
wire \core/n6190_9 ;
wire \core/n6193_9 ;
wire \core/n6196_9 ;
wire \core/n6199_9 ;
wire \core/n6202_9 ;
wire \core/n6205_9 ;
wire \core/n6208_9 ;
wire \core/n6211_9 ;
wire \core/n6214_9 ;
wire \core/n6217_9 ;
wire \core/n6238_10 ;
wire \core/n6241_10 ;
wire \core/n6244_10 ;
wire \core/n6247_10 ;
wire \core/n6249_10 ;
wire \core/n12558_9 ;
wire \core/n12560_9 ;
wire \core/n12562_9 ;
wire \core/n12564_9 ;
wire \core/n12566_9 ;
wire \core/n12568_9 ;
wire \core/n12570_9 ;
wire \core/n12572_9 ;
wire \core/n12574_9 ;
wire \core/n12576_9 ;
wire \core/n12578_9 ;
wire \core/n12580_9 ;
wire \core/n12582_9 ;
wire \core/n12584_9 ;
wire \core/n12586_9 ;
wire \core/n12588_9 ;
wire \core/n12590_9 ;
wire \core/n12592_9 ;
wire \core/n12594_9 ;
wire \core/n12596_9 ;
wire \core/n12598_9 ;
wire \core/n12600_9 ;
wire \core/n12602_9 ;
wire \core/n12604_9 ;
wire \core/n12606_9 ;
wire \core/n12608_9 ;
wire \core/n12610_9 ;
wire \core/n12612_9 ;
wire \core/n12614_9 ;
wire \core/n12616_9 ;
wire \core/n12618_9 ;
wire \core/n15011_18 ;
wire \core/n15120_11 ;
wire \core/n15121_11 ;
wire \core/n15122_11 ;
wire \core/n15123_11 ;
wire \core/n15124_11 ;
wire \core/n15125_11 ;
wire \core/n15126_11 ;
wire \core/n15127_11 ;
wire \core/n15128_11 ;
wire \core/n15129_11 ;
wire \core/n15130_11 ;
wire \core/n15131_11 ;
wire \core/n15132_11 ;
wire \core/n15133_11 ;
wire \core/n15134_11 ;
wire \core/n15135_11 ;
wire \core/n15136_11 ;
wire \core/n15137_11 ;
wire \core/n15138_11 ;
wire \core/n15139_11 ;
wire \core/n15140_11 ;
wire \core/n15141_11 ;
wire \core/n15142_11 ;
wire \core/n15143_11 ;
wire \core/n15144_11 ;
wire \core/n15145_11 ;
wire \core/n15146_11 ;
wire \core/n15147_11 ;
wire \core/n15148_11 ;
wire \core/n15149_11 ;
wire \core/n15150_11 ;
wire \core/n15151_11 ;
wire \core/n15451_8 ;
wire \core/n15452_8 ;
wire \core/n15453_8 ;
wire \core/n15454_8 ;
wire \core/n15455_8 ;
wire \core/n15086_13 ;
wire \core/n15082_17 ;
wire \core/n15094_11 ;
wire \core/n15104_17 ;
wire \core/n15222_21 ;
wire \core/n15223_19 ;
wire \core/n15224_19 ;
wire \core/n15225_19 ;
wire \core/n15226_19 ;
wire \core/n15227_19 ;
wire \core/n15229_13 ;
wire \core/n15231_13 ;
wire \core/n15233_13 ;
wire \core/n15235_13 ;
wire \core/n15239_13 ;
wire \core/n15243_13 ;
wire \core/n15245_13 ;
wire \core/n15247_13 ;
wire \core/n15249_13 ;
wire \core/n15251_13 ;
wire \core/n15255_13 ;
wire \core/n15257_13 ;
wire \core/n15261_13 ;
wire \core/n15263_13 ;
wire \core/n15265_13 ;
wire \core/n15271_13 ;
wire \core/n15275_13 ;
wire \core/n15277_13 ;
wire \core/n15281_13 ;
wire \core/n15283_13 ;
wire \core/n15285_13 ;
wire \core/n15287_13 ;
wire \core/n15289_13 ;
wire \core/n15291_13 ;
wire \core/n14352_24 ;
wire \core/n6157_10 ;
wire \core/n6220_10 ;
wire \core/n6223_10 ;
wire \core/n6226_10 ;
wire \core/n6229_10 ;
wire \core/n6232_10 ;
wire \core/n6235_10 ;
wire \core/n14981_13 ;
wire \core/n14979_11 ;
wire \core/n14943_13 ;
wire \core/n14945_13 ;
wire \core/n15293_11 ;
wire \core/n15295_11 ;
wire \core/n15297_11 ;
wire \core/n15299_11 ;
wire \core/n15301_11 ;
wire \core/n15303_11 ;
wire \core/n15305_11 ;
wire \core/n15307_11 ;
wire \core/n15309_11 ;
wire \core/n15311_11 ;
wire \core/n15313_11 ;
wire \core/n15315_11 ;
wire \core/n15317_11 ;
wire \core/n15319_11 ;
wire \core/n15321_11 ;
wire \core/n15323_11 ;
wire \core/n15325_11 ;
wire \core/n15327_11 ;
wire \core/n15329_11 ;
wire \core/n15331_11 ;
wire \core/n15333_11 ;
wire \core/n15335_11 ;
wire \core/n15337_11 ;
wire \core/n15339_11 ;
wire \core/n15341_11 ;
wire \core/n15343_11 ;
wire \core/n15345_11 ;
wire \core/n15347_11 ;
wire \core/n15349_11 ;
wire \core/n15351_11 ;
wire \core/n15353_11 ;
wire \core/n15355_11 ;
wire \core/n15457_11 ;
wire \core/n15459_11 ;
wire \core/n15461_11 ;
wire \core/n15463_11 ;
wire \core/n15465_11 ;
wire \core/n15467_11 ;
wire \core/n15469_11 ;
wire \core/n15471_11 ;
wire \core/n15473_11 ;
wire \core/n15475_11 ;
wire \core/n15477_11 ;
wire \core/n15479_11 ;
wire \core/n15481_11 ;
wire \core/n15483_11 ;
wire \core/n15485_11 ;
wire \core/n15487_11 ;
wire \core/n15489_11 ;
wire \core/n15491_11 ;
wire \core/n15493_11 ;
wire \core/n15495_11 ;
wire \core/n15497_11 ;
wire \core/n15499_11 ;
wire \core/n15501_11 ;
wire \core/n15503_11 ;
wire \core/n15505_11 ;
wire \core/n15507_11 ;
wire \core/n15509_11 ;
wire \core/n15511_11 ;
wire \core/n15513_11 ;
wire \core/n15515_11 ;
wire \core/n15517_11 ;
wire \core/n15519_11 ;
wire \core/n15011_20 ;
wire \core/n15014_18 ;
wire \core/mem_state_1_10 ;
wire \core/mem_valid_10 ;
wire \core/n2534_9 ;
wire \core/n2533_9 ;
wire \core/n2532_9 ;
wire \core/n15846_5 ;
wire \core/n11092_6 ;
wire \core/n15837_5 ;
wire \core/n16062_5 ;
wire \core/n16060_5 ;
wire \core/n16059_5 ;
wire \core/n11493_5 ;
wire \core/n11490_5 ;
wire \core/n11489_5 ;
wire \core/n11488_5 ;
wire \core/n11487_5 ;
wire \core/n11486_5 ;
wire \core/n11485_5 ;
wire \core/n11484_5 ;
wire \core/n11483_5 ;
wire \core/n11482_5 ;
wire \core/n11481_5 ;
wire \core/n11480_5 ;
wire \core/n11479_5 ;
wire \core/n11478_5 ;
wire \core/n11477_5 ;
wire \core/n11476_5 ;
wire \core/n11475_5 ;
wire \core/n11474_5 ;
wire \core/n11473_5 ;
wire \core/n11472_5 ;
wire \core/n11471_5 ;
wire \core/n11470_5 ;
wire \core/n11469_5 ;
wire \core/n11468_5 ;
wire \core/n11467_5 ;
wire \core/n11466_5 ;
wire \core/n11465_5 ;
wire \core/csrregs_write ;
wire \core/n5768_6 ;
wire \core/n5770_6 ;
wire \core/n15838_5 ;
wire \core/n5408_5 ;
wire \core/n11492_15 ;
wire \core/n11500_15 ;
wire \core/latched_stalu_9 ;
wire \core/latched_is_lu_9 ;
wire \core/n14887_5 ;
wire \core/n14886_5 ;
wire \core/n14885_5 ;
wire \core/mem_la_firstword_4 ;
wire \core/mem_la_firstword_5 ;
wire \core/mem_xfer_4 ;
wire \core/mem_xfer_5 ;
wire \core/mem_xfer_6 ;
wire \core/mem_la_read_4 ;
wire \core/mem_rdata_latched_31_4 ;
wire \core/mem_rdata_latched_31_5 ;
wire \core/mem_rdata_latched_30_4 ;
wire \core/mem_rdata_latched_30_5 ;
wire \core/mem_rdata_latched_29_4 ;
wire \core/mem_rdata_latched_28_4 ;
wire \core/mem_rdata_latched_27_4 ;
wire \core/mem_rdata_latched_27_5 ;
wire \core/mem_rdata_latched_26_4 ;
wire \core/mem_rdata_latched_26_5 ;
wire \core/mem_rdata_latched_25_4 ;
wire \core/mem_rdata_latched_25_5 ;
wire \core/mem_rdata_latched_25_6 ;
wire \core/mem_rdata_latched_24_4 ;
wire \core/mem_rdata_latched_23_4 ;
wire \core/mem_rdata_latched_22_4 ;
wire \core/mem_rdata_latched_22_5 ;
wire \core/mem_rdata_latched_21_4 ;
wire \core/mem_rdata_latched_20_5 ;
wire \core/mem_rdata_latched_12_5 ;
wire \core/mem_rdata_latched_12_7 ;
wire \core/mem_rdata_latched_11_5 ;
wire \core/mem_rdata_latched_11_6 ;
wire \core/mem_rdata_latched_10_5 ;
wire \core/mem_rdata_latched_10_6 ;
wire \core/mem_rdata_latched_6_5 ;
wire \core/mem_rdata_latched_6_7 ;
wire \core/mem_rdata_latched_5_5 ;
wire \core/mem_rdata_latched_5_6 ;
wire \core/mem_rdata_latched_5_7 ;
wire \core/mem_rdata_latched_4_5 ;
wire \core/mem_rdata_latched_4_6 ;
wire \core/mem_rdata_latched_3_5 ;
wire \core/mem_rdata_latched_3_6 ;
wire \core/mem_rdata_latched_2_5 ;
wire \core/mem_rdata_latched_2_6 ;
wire \core/mem_rdata_latched_1_5 ;
wire \core/mem_rdata_latched_1_6 ;
wire \core/mem_rdata_latched_0_5 ;
wire \core/n1742_4 ;
wire \core/n1860_4 ;
wire \core/n1860_5 ;
wire \core/n1861_4 ;
wire \core/n1862_4 ;
wire \core/n1863_4 ;
wire \core/n1864_4 ;
wire \core/n1952_8 ;
wire \core/n1952_9 ;
wire \core/n1952_10 ;
wire \core/n2203_6 ;
wire \core/n2203_7 ;
wire \core/n2204_4 ;
wire \core/n2204_5 ;
wire \core/n2205_4 ;
wire \core/n2205_5 ;
wire \core/n2205_6 ;
wire \core/n2205_7 ;
wire \core/n2206_4 ;
wire \core/n2206_6 ;
wire \core/n2206_7 ;
wire \core/n2207_4 ;
wire \core/n2207_5 ;
wire \core/n2207_6 ;
wire \core/n2207_7 ;
wire \core/n2208_4 ;
wire \core/n2208_5 ;
wire \core/n2208_6 ;
wire \core/n2208_7 ;
wire \core/n2209_4 ;
wire \core/n2209_5 ;
wire \core/n2209_6 ;
wire \core/n2209_7 ;
wire \core/n2210_4 ;
wire \core/n2210_5 ;
wire \core/n2210_6 ;
wire \core/n2211_4 ;
wire \core/n2211_5 ;
wire \core/n2211_6 ;
wire \core/n2212_4 ;
wire \core/n2212_5 ;
wire \core/n2212_6 ;
wire \core/n2212_7 ;
wire \core/n2213_4 ;
wire \core/n2213_5 ;
wire \core/n2213_6 ;
wire \core/n2214_4 ;
wire \core/n2214_5 ;
wire \core/n2220_5 ;
wire \core/n2220_6 ;
wire \core/n2221_5 ;
wire \core/n2221_6 ;
wire \core/n2222_4 ;
wire \core/n2222_5 ;
wire \core/n2222_6 ;
wire \core/n2226_8 ;
wire \core/n2226_9 ;
wire \core/n2226_10 ;
wire \core/n2227_6 ;
wire \core/n2314_4 ;
wire \core/n2315_4 ;
wire \core/n2316_4 ;
wire \core/n2316_5 ;
wire \core/n2421_4 ;
wire \core/n2421_5 ;
wire \core/n5301_4 ;
wire \core/n5305_4 ;
wire \core/n5306_4 ;
wire \core/n5332_4 ;
wire \core/n5407_4 ;
wire \core/n5407_5 ;
wire \core/n5407_6 ;
wire \core/n5346_4 ;
wire \core/n5346_5 ;
wire \core/n5359_4 ;
wire \core/n5706_4 ;
wire \core/n5706_5 ;
wire \core/n5707_4 ;
wire \core/n5707_5 ;
wire \core/n5708_4 ;
wire \core/n5708_5 ;
wire \core/n5708_6 ;
wire \core/n5709_4 ;
wire \core/n5710_4 ;
wire \core/n5710_5 ;
wire \core/n5710_6 ;
wire \core/n5712_4 ;
wire \core/n5713_4 ;
wire \core/n5713_6 ;
wire \core/n5714_4 ;
wire \core/n5714_5 ;
wire \core/n5714_6 ;
wire \core/n5715_4 ;
wire \core/n5715_5 ;
wire \core/n5715_6 ;
wire \core/n5715_7 ;
wire \core/n5716_4 ;
wire \core/n5718_4 ;
wire \core/n5719_5 ;
wire \core/n5720_4 ;
wire \core/n5751_4 ;
wire \core/n5752_4 ;
wire \core/n5753_4 ;
wire \core/n5757_4 ;
wire \core/n5765_4 ;
wire \core/n5765_5 ;
wire \core/n5853_4 ;
wire \core/n5856_4 ;
wire \core/n5921_4 ;
wire \core/n5927_4 ;
wire \core/n5934_4 ;
wire \core/n5938_4 ;
wire \core/n5943_4 ;
wire \core/n6005_4 ;
wire \core/n6005_5 ;
wire \core/n6005_6 ;
wire \core/n6015_4 ;
wire \core/n6070_4 ;
wire \core/n6093_4 ;
wire \core/n6093_5 ;
wire \core/n6110_4 ;
wire \core/next_pc_31_4 ;
wire \core/n7354_4 ;
wire \core/n21049_4 ;
wire \core/n21273_4 ;
wire \core/n21529_4 ;
wire \core/n21785_4 ;
wire \core/n22041_4 ;
wire \core/n11111_5 ;
wire \core/n11117_4 ;
wire \core/n11225_4 ;
wire \core/n11235_4 ;
wire \core/n11331_4 ;
wire \core/n11448_4 ;
wire \core/n11448_5 ;
wire \core/n11530_4 ;
wire \core/n11530_5 ;
wire \core/n11530_6 ;
wire \core/n11531_4 ;
wire \core/n11531_5 ;
wire \core/n11618_5 ;
wire \core/n11618_6 ;
wire \core/n11619_5 ;
wire \core/n11620_5 ;
wire \core/n11621_5 ;
wire \core/n11622_5 ;
wire \core/n11623_5 ;
wire \core/n11624_5 ;
wire \core/n11625_5 ;
wire \core/n11626_5 ;
wire \core/n11627_5 ;
wire \core/n11628_5 ;
wire \core/n11629_5 ;
wire \core/n11630_5 ;
wire \core/n11631_5 ;
wire \core/n11632_5 ;
wire \core/n11633_5 ;
wire \core/n11634_5 ;
wire \core/n11635_5 ;
wire \core/n11636_5 ;
wire \core/n11637_5 ;
wire \core/n11638_5 ;
wire \core/n11639_5 ;
wire \core/n11640_5 ;
wire \core/n11641_5 ;
wire \core/n11642_5 ;
wire \core/n11643_5 ;
wire \core/n11644_5 ;
wire \core/n11645_5 ;
wire \core/n11646_5 ;
wire \core/n11647_5 ;
wire \core/n11648_5 ;
wire \core/n11649_5 ;
wire \core/n12212_4 ;
wire \core/n12212_5 ;
wire \core/n12212_6 ;
wire \core/n12380_4 ;
wire \core/n12380_5 ;
wire \core/n12382_4 ;
wire \core/n12384_4 ;
wire \core/n12385_4 ;
wire \core/n12386_4 ;
wire \core/n12387_4 ;
wire \core/n12389_4 ;
wire \core/n12390_4 ;
wire \core/n12393_4 ;
wire \core/n12394_4 ;
wire \core/n12395_4 ;
wire \core/n12397_4 ;
wire \core/n12398_4 ;
wire \core/n12399_4 ;
wire \core/n12400_4 ;
wire \core/n12402_4 ;
wire \core/n12403_4 ;
wire \core/n12405_4 ;
wire \core/n12406_4 ;
wire \core/n12407_4 ;
wire \core/n12407_5 ;
wire \core/n12408_4 ;
wire \core/n12409_4 ;
wire \core/n12410_4 ;
wire \core/n14982_4 ;
wire \core/n15015_4 ;
wire \core/n13359_5 ;
wire \core/n13359_6 ;
wire \core/n13360_5 ;
wire \core/n13361_5 ;
wire \core/n13362_5 ;
wire \core/n13363_5 ;
wire \core/n13364_5 ;
wire \core/n13365_5 ;
wire \core/n13366_5 ;
wire \core/n13367_5 ;
wire \core/n13368_5 ;
wire \core/n13369_5 ;
wire \core/n13370_5 ;
wire \core/n13371_5 ;
wire \core/n13372_5 ;
wire \core/n13373_5 ;
wire \core/n13374_5 ;
wire \core/n13375_5 ;
wire \core/n13376_5 ;
wire \core/n13377_5 ;
wire \core/n13378_5 ;
wire \core/n13379_5 ;
wire \core/n13380_5 ;
wire \core/n13381_5 ;
wire \core/n13382_5 ;
wire \core/n13383_5 ;
wire \core/n13384_5 ;
wire \core/n13385_5 ;
wire \core/n13386_5 ;
wire \core/n13387_5 ;
wire \core/n13388_5 ;
wire \core/n13389_5 ;
wire \core/n22885_4 ;
wire \core/n22885_5 ;
wire \core/n22919_4 ;
wire \core/n22919_5 ;
wire \core/n23081_4 ;
wire \core/n23285_5 ;
wire \core/n16058_4 ;
wire \core/mem_la_wdata_31_11 ;
wire \core/mem_la_wdata_30_11 ;
wire \core/mem_la_wdata_29_11 ;
wire \core/mem_la_wdata_28_11 ;
wire \core/mem_la_wdata_27_11 ;
wire \core/mem_la_wdata_26_11 ;
wire \core/mem_la_wdata_25_11 ;
wire \core/mem_la_wdata_24_11 ;
wire \core/n2528_11 ;
wire \core/n5772_7 ;
wire \core/n5771_6 ;
wire \core/n5767_6 ;
wire \core/wr_dcsr_ena_7 ;
wire \core/wr_dcsr_ena_8 ;
wire \core/n15894_8 ;
wire \core/mem_16bit_buffer_15_8 ;
wire \core/csr_mepc_31_9 ;
wire \core/csr_mepc_31_10 ;
wire \core/csr_mcause_30_10 ;
wire \core/timer_31_9 ;
wire \core/mem_wordsize_1_8 ;
wire \core/n6160_10 ;
wire \core/n6193_10 ;
wire \core/n6196_10 ;
wire \core/n6199_10 ;
wire \core/n6202_10 ;
wire \core/n6205_10 ;
wire \core/n6208_10 ;
wire \core/n6211_10 ;
wire \core/n6214_10 ;
wire \core/n6217_10 ;
wire \core/n6217_11 ;
wire \core/n6238_11 ;
wire \core/n6241_11 ;
wire \core/n6244_11 ;
wire \core/n6247_11 ;
wire \core/n6249_11 ;
wire \core/alu_out_31_12 ;
wire \core/alu_out_31_13 ;
wire \core/alu_out_30_12 ;
wire \core/alu_out_30_13 ;
wire \core/alu_out_29_12 ;
wire \core/alu_out_29_13 ;
wire \core/alu_out_28_12 ;
wire \core/alu_out_28_13 ;
wire \core/alu_out_27_12 ;
wire \core/alu_out_27_13 ;
wire \core/alu_out_26_12 ;
wire \core/alu_out_26_13 ;
wire \core/alu_out_25_12 ;
wire \core/alu_out_25_13 ;
wire \core/alu_out_24_12 ;
wire \core/alu_out_24_13 ;
wire \core/alu_out_23_12 ;
wire \core/alu_out_23_13 ;
wire \core/alu_out_22_12 ;
wire \core/alu_out_22_13 ;
wire \core/alu_out_21_12 ;
wire \core/alu_out_21_13 ;
wire \core/alu_out_20_12 ;
wire \core/alu_out_20_13 ;
wire \core/alu_out_19_12 ;
wire \core/alu_out_19_13 ;
wire \core/alu_out_18_12 ;
wire \core/alu_out_18_13 ;
wire \core/alu_out_17_12 ;
wire \core/alu_out_17_13 ;
wire \core/alu_out_16_12 ;
wire \core/alu_out_16_13 ;
wire \core/alu_out_15_12 ;
wire \core/alu_out_15_13 ;
wire \core/alu_out_14_12 ;
wire \core/alu_out_14_13 ;
wire \core/alu_out_13_12 ;
wire \core/alu_out_13_13 ;
wire \core/alu_out_12_12 ;
wire \core/alu_out_12_13 ;
wire \core/alu_out_11_12 ;
wire \core/alu_out_11_13 ;
wire \core/alu_out_10_12 ;
wire \core/alu_out_10_13 ;
wire \core/alu_out_9_12 ;
wire \core/alu_out_9_13 ;
wire \core/alu_out_8_12 ;
wire \core/alu_out_8_13 ;
wire \core/alu_out_7_12 ;
wire \core/alu_out_7_13 ;
wire \core/alu_out_6_12 ;
wire \core/alu_out_6_13 ;
wire \core/alu_out_5_12 ;
wire \core/alu_out_5_13 ;
wire \core/alu_out_4_12 ;
wire \core/alu_out_4_13 ;
wire \core/alu_out_3_12 ;
wire \core/alu_out_3_13 ;
wire \core/alu_out_2_12 ;
wire \core/alu_out_2_13 ;
wire \core/alu_out_1_12 ;
wire \core/alu_out_1_13 ;
wire \core/alu_out_0_12 ;
wire \core/alu_out_0_13 ;
wire \core/alu_out_0_14 ;
wire \core/cpuregs_wrdata_31_10 ;
wire \core/cpuregs_wrdata_31_11 ;
wire \core/cpuregs_wrdata_31_12 ;
wire \core/cpuregs_wrdata_31_13 ;
wire \core/cpuregs_wrdata_30_10 ;
wire \core/cpuregs_wrdata_30_11 ;
wire \core/cpuregs_wrdata_30_12 ;
wire \core/cpuregs_wrdata_29_10 ;
wire \core/cpuregs_wrdata_29_11 ;
wire \core/cpuregs_wrdata_29_12 ;
wire \core/cpuregs_wrdata_28_10 ;
wire \core/cpuregs_wrdata_28_11 ;
wire \core/cpuregs_wrdata_28_12 ;
wire \core/cpuregs_wrdata_27_10 ;
wire \core/cpuregs_wrdata_27_11 ;
wire \core/cpuregs_wrdata_27_12 ;
wire \core/cpuregs_wrdata_26_10 ;
wire \core/cpuregs_wrdata_26_11 ;
wire \core/cpuregs_wrdata_26_12 ;
wire \core/cpuregs_wrdata_25_10 ;
wire \core/cpuregs_wrdata_25_11 ;
wire \core/cpuregs_wrdata_25_12 ;
wire \core/cpuregs_wrdata_24_10 ;
wire \core/cpuregs_wrdata_24_11 ;
wire \core/cpuregs_wrdata_24_12 ;
wire \core/cpuregs_wrdata_23_10 ;
wire \core/cpuregs_wrdata_23_11 ;
wire \core/cpuregs_wrdata_23_12 ;
wire \core/cpuregs_wrdata_22_10 ;
wire \core/cpuregs_wrdata_22_11 ;
wire \core/cpuregs_wrdata_22_12 ;
wire \core/cpuregs_wrdata_21_10 ;
wire \core/cpuregs_wrdata_21_11 ;
wire \core/cpuregs_wrdata_21_12 ;
wire \core/cpuregs_wrdata_20_10 ;
wire \core/cpuregs_wrdata_20_11 ;
wire \core/cpuregs_wrdata_20_12 ;
wire \core/cpuregs_wrdata_19_10 ;
wire \core/cpuregs_wrdata_19_11 ;
wire \core/cpuregs_wrdata_19_12 ;
wire \core/cpuregs_wrdata_18_10 ;
wire \core/cpuregs_wrdata_18_11 ;
wire \core/cpuregs_wrdata_18_12 ;
wire \core/cpuregs_wrdata_17_10 ;
wire \core/cpuregs_wrdata_17_11 ;
wire \core/cpuregs_wrdata_17_12 ;
wire \core/cpuregs_wrdata_16_10 ;
wire \core/cpuregs_wrdata_16_11 ;
wire \core/cpuregs_wrdata_16_12 ;
wire \core/cpuregs_wrdata_15_10 ;
wire \core/cpuregs_wrdata_15_11 ;
wire \core/cpuregs_wrdata_15_12 ;
wire \core/cpuregs_wrdata_14_10 ;
wire \core/cpuregs_wrdata_14_11 ;
wire \core/cpuregs_wrdata_14_12 ;
wire \core/cpuregs_wrdata_13_10 ;
wire \core/cpuregs_wrdata_13_11 ;
wire \core/cpuregs_wrdata_13_12 ;
wire \core/cpuregs_wrdata_12_10 ;
wire \core/cpuregs_wrdata_12_11 ;
wire \core/cpuregs_wrdata_12_12 ;
wire \core/cpuregs_wrdata_11_10 ;
wire \core/cpuregs_wrdata_11_11 ;
wire \core/cpuregs_wrdata_11_12 ;
wire \core/cpuregs_wrdata_10_10 ;
wire \core/cpuregs_wrdata_10_11 ;
wire \core/cpuregs_wrdata_10_12 ;
wire \core/cpuregs_wrdata_9_10 ;
wire \core/cpuregs_wrdata_9_11 ;
wire \core/cpuregs_wrdata_9_12 ;
wire \core/cpuregs_wrdata_8_10 ;
wire \core/cpuregs_wrdata_8_11 ;
wire \core/cpuregs_wrdata_8_12 ;
wire \core/cpuregs_wrdata_7_10 ;
wire \core/cpuregs_wrdata_7_11 ;
wire \core/cpuregs_wrdata_7_12 ;
wire \core/cpuregs_wrdata_6_10 ;
wire \core/cpuregs_wrdata_6_11 ;
wire \core/cpuregs_wrdata_6_12 ;
wire \core/cpuregs_wrdata_5_10 ;
wire \core/cpuregs_wrdata_5_11 ;
wire \core/cpuregs_wrdata_4_10 ;
wire \core/cpuregs_wrdata_4_11 ;
wire \core/cpuregs_wrdata_3_10 ;
wire \core/cpuregs_wrdata_3_12 ;
wire \core/cpuregs_wrdata_2_10 ;
wire \core/cpuregs_wrdata_2_11 ;
wire \core/cpuregs_wrdata_2_12 ;
wire \core/cpuregs_wrdata_1_10 ;
wire \core/cpuregs_wrdata_1_11 ;
wire \core/cpuregs_wrdata_0_10 ;
wire \core/cpuregs_wrdata_0_11 ;
wire \core/n12558_10 ;
wire \core/n12558_11 ;
wire \core/n12560_10 ;
wire \core/n12562_10 ;
wire \core/n12564_11 ;
wire \core/n12566_10 ;
wire \core/n12568_10 ;
wire \core/n12570_10 ;
wire \core/n12572_10 ;
wire \core/n12574_10 ;
wire \core/n12576_10 ;
wire \core/n12578_10 ;
wire \core/n12580_10 ;
wire \core/n12582_10 ;
wire \core/n12584_10 ;
wire \core/n12586_10 ;
wire \core/n12588_10 ;
wire \core/n12590_10 ;
wire \core/n12592_10 ;
wire \core/n12594_10 ;
wire \core/n12596_10 ;
wire \core/n12598_11 ;
wire \core/n12600_10 ;
wire \core/n12602_10 ;
wire \core/n12604_10 ;
wire \core/n12606_10 ;
wire \core/n12608_10 ;
wire \core/n12610_10 ;
wire \core/n12612_10 ;
wire \core/n12614_10 ;
wire \core/n12616_10 ;
wire \core/n12618_10 ;
wire \core/n15011_21 ;
wire \core/n15120_14 ;
wire \core/n15121_13 ;
wire \core/n15122_13 ;
wire \core/n15123_13 ;
wire \core/n15124_12 ;
wire \core/n15124_13 ;
wire \core/n15124_14 ;
wire \core/n15125_13 ;
wire \core/n15126_13 ;
wire \core/n15127_13 ;
wire \core/n15128_13 ;
wire \core/n15129_13 ;
wire \core/n15130_13 ;
wire \core/n15131_13 ;
wire \core/n15132_13 ;
wire \core/n15133_12 ;
wire \core/n15133_13 ;
wire \core/n15133_14 ;
wire \core/n15134_13 ;
wire \core/n15135_13 ;
wire \core/n15136_12 ;
wire \core/n15136_13 ;
wire \core/n15136_14 ;
wire \core/n15137_12 ;
wire \core/n15137_14 ;
wire \core/n15138_12 ;
wire \core/n15138_13 ;
wire \core/n15139_12 ;
wire \core/n15139_13 ;
wire \core/n15140_12 ;
wire \core/n15140_13 ;
wire \core/n15141_12 ;
wire \core/n15141_13 ;
wire \core/n15142_12 ;
wire \core/n15142_13 ;
wire \core/n15143_12 ;
wire \core/n15143_13 ;
wire \core/n15144_12 ;
wire \core/n15144_13 ;
wire \core/n15144_14 ;
wire \core/n15145_12 ;
wire \core/n15145_13 ;
wire \core/n15145_14 ;
wire \core/n15146_12 ;
wire \core/n15146_13 ;
wire \core/n15146_14 ;
wire \core/n15147_12 ;
wire \core/n15147_13 ;
wire \core/n15147_14 ;
wire \core/n15148_12 ;
wire \core/n15148_13 ;
wire \core/n15148_14 ;
wire \core/n15149_12 ;
wire \core/n15149_13 ;
wire \core/n15149_14 ;
wire \core/n15150_12 ;
wire \core/n15150_13 ;
wire \core/n15150_14 ;
wire \core/n15151_12 ;
wire \core/n15151_13 ;
wire \core/n15151_14 ;
wire \core/n15451_9 ;
wire \core/n15452_9 ;
wire \core/n15453_9 ;
wire \core/n15454_9 ;
wire \core/n15454_10 ;
wire \core/n15455_9 ;
wire \core/n15086_14 ;
wire \core/n15086_15 ;
wire \core/n15082_18 ;
wire \core/n15094_12 ;
wire \core/n15222_22 ;
wire \core/n15222_24 ;
wire \core/n15223_21 ;
wire \core/n15224_21 ;
wire \core/n15224_22 ;
wire \core/n15225_20 ;
wire \core/n15225_21 ;
wire \core/n15226_20 ;
wire \core/n15227_20 ;
wire \core/n15229_14 ;
wire \core/n15229_15 ;
wire \core/n15229_16 ;
wire \core/n15231_14 ;
wire \core/n15231_15 ;
wire \core/n15233_14 ;
wire \core/n15233_15 ;
wire \core/n15235_14 ;
wire \core/n15235_15 ;
wire \core/n15237_14 ;
wire \core/n15237_15 ;
wire \core/n15239_14 ;
wire \core/n15239_15 ;
wire \core/n15241_14 ;
wire \core/n15243_14 ;
wire \core/n15243_15 ;
wire \core/n15245_14 ;
wire \core/n15245_15 ;
wire \core/n15247_14 ;
wire \core/n15247_15 ;
wire \core/n15249_14 ;
wire \core/n15249_15 ;
wire \core/n15251_14 ;
wire \core/n15251_15 ;
wire \core/n15253_14 ;
wire \core/n15255_14 ;
wire \core/n15255_15 ;
wire \core/n15257_14 ;
wire \core/n15257_15 ;
wire \core/n15259_14 ;
wire \core/n15261_14 ;
wire \core/n15261_15 ;
wire \core/n15263_14 ;
wire \core/n15263_15 ;
wire \core/n15265_14 ;
wire \core/n15265_15 ;
wire \core/n15267_14 ;
wire \core/n15269_14 ;
wire \core/n15271_14 ;
wire \core/n15271_15 ;
wire \core/n15273_14 ;
wire \core/n15275_14 ;
wire \core/n15275_15 ;
wire \core/n15277_14 ;
wire \core/n15277_15 ;
wire \core/n15279_14 ;
wire \core/n15281_14 ;
wire \core/n15281_15 ;
wire \core/n15283_14 ;
wire \core/n15283_15 ;
wire \core/n15285_14 ;
wire \core/n15285_15 ;
wire \core/n15287_14 ;
wire \core/n15287_15 ;
wire \core/n15289_14 ;
wire \core/n15289_15 ;
wire \core/n15291_14 ;
wire \core/n15291_15 ;
wire \core/n6220_11 ;
wire \core/n14981_14 ;
wire \core/n14979_12 ;
wire \core/n14943_14 ;
wire \core/n14943_15 ;
wire \core/n14945_14 ;
wire \core/n14945_15 ;
wire \core/n15293_12 ;
wire \core/n15295_12 ;
wire \core/n15297_12 ;
wire \core/n15299_12 ;
wire \core/n15301_12 ;
wire \core/n15303_12 ;
wire \core/n15305_12 ;
wire \core/n15307_12 ;
wire \core/n15309_12 ;
wire \core/n15311_12 ;
wire \core/n15313_12 ;
wire \core/n15315_12 ;
wire \core/n15317_12 ;
wire \core/n15319_12 ;
wire \core/n15321_12 ;
wire \core/n15323_12 ;
wire \core/n15325_12 ;
wire \core/n15327_12 ;
wire \core/n15329_12 ;
wire \core/n15331_12 ;
wire \core/n15333_12 ;
wire \core/n15335_12 ;
wire \core/n15337_12 ;
wire \core/n15339_12 ;
wire \core/n15341_12 ;
wire \core/n15343_12 ;
wire \core/n15345_12 ;
wire \core/n15347_12 ;
wire \core/n15349_12 ;
wire \core/n15351_12 ;
wire \core/n15353_12 ;
wire \core/n15355_12 ;
wire \core/n15457_12 ;
wire \core/n15457_13 ;
wire \core/n15459_12 ;
wire \core/n15459_13 ;
wire \core/n15461_12 ;
wire \core/n15461_13 ;
wire \core/n15463_12 ;
wire \core/n15463_13 ;
wire \core/n15465_12 ;
wire \core/n15465_13 ;
wire \core/n15467_12 ;
wire \core/n15467_13 ;
wire \core/n15469_12 ;
wire \core/n15469_13 ;
wire \core/n15471_12 ;
wire \core/n15471_13 ;
wire \core/n15473_12 ;
wire \core/n15473_13 ;
wire \core/n15475_12 ;
wire \core/n15475_13 ;
wire \core/n15477_12 ;
wire \core/n15477_13 ;
wire \core/n15479_12 ;
wire \core/n15479_13 ;
wire \core/n15481_12 ;
wire \core/n15481_13 ;
wire \core/n15483_12 ;
wire \core/n15483_13 ;
wire \core/n15485_12 ;
wire \core/n15485_13 ;
wire \core/n15487_12 ;
wire \core/n15487_13 ;
wire \core/n15489_12 ;
wire \core/n15489_13 ;
wire \core/n15491_12 ;
wire \core/n15491_13 ;
wire \core/n15493_12 ;
wire \core/n15493_13 ;
wire \core/n15495_12 ;
wire \core/n15495_13 ;
wire \core/n15497_12 ;
wire \core/n15497_13 ;
wire \core/n15499_12 ;
wire \core/n15499_13 ;
wire \core/n15501_12 ;
wire \core/n15501_13 ;
wire \core/n15503_12 ;
wire \core/n15503_13 ;
wire \core/n15505_12 ;
wire \core/n15505_13 ;
wire \core/n15507_12 ;
wire \core/n15507_13 ;
wire \core/n15509_12 ;
wire \core/n15509_13 ;
wire \core/n15511_12 ;
wire \core/n15511_13 ;
wire \core/n15513_12 ;
wire \core/n15513_13 ;
wire \core/n15515_12 ;
wire \core/n15515_13 ;
wire \core/n15517_12 ;
wire \core/n15517_13 ;
wire \core/n15519_12 ;
wire \core/n15519_13 ;
wire \core/n15011_22 ;
wire \core/n15011_23 ;
wire \core/n15014_19 ;
wire \core/n15014_20 ;
wire \core/mem_state_1_11 ;
wire \core/mem_state_1_12 ;
wire \core/mem_state_1_13 ;
wire \core/mem_valid_11 ;
wire \core/n2534_10 ;
wire \core/n2533_10 ;
wire \core/n2532_10 ;
wire \core/n15846_6 ;
wire \core/n15846_7 ;
wire \core/n15846_8 ;
wire \core/n15837_6 ;
wire \core/n16062_6 ;
wire \core/cpuregs_rs1_0_6 ;
wire \core/cpuregs_rs1_0_7 ;
wire \core/cpuregs_rs1_0_8 ;
wire \core/cpuregs_rs1_2_6 ;
wire \core/cpuregs_rs1_3_6 ;
wire \core/cpuregs_rs1_5_6 ;
wire \core/cpuregs_rs1_6_6 ;
wire \core/cpuregs_rs1_7_6 ;
wire \core/cpuregs_rs1_8_6 ;
wire \core/cpuregs_rs1_9_6 ;
wire \core/cpuregs_rs1_10_6 ;
wire \core/cpuregs_rs1_11_6 ;
wire \core/cpuregs_rs1_12_6 ;
wire \core/cpuregs_rs1_13_6 ;
wire \core/cpuregs_rs1_14_6 ;
wire \core/cpuregs_rs1_15_6 ;
wire \core/cpuregs_rs1_16_6 ;
wire \core/cpuregs_rs1_17_6 ;
wire \core/cpuregs_rs1_18_6 ;
wire \core/cpuregs_rs1_19_6 ;
wire \core/cpuregs_rs1_20_6 ;
wire \core/cpuregs_rs1_21_6 ;
wire \core/cpuregs_rs1_22_6 ;
wire \core/cpuregs_rs1_23_6 ;
wire \core/cpuregs_rs1_24_6 ;
wire \core/cpuregs_rs1_25_6 ;
wire \core/cpuregs_rs1_26_6 ;
wire \core/cpuregs_rs1_27_6 ;
wire \core/cpuregs_rs1_28_6 ;
wire \core/cpuregs_rs1_29_6 ;
wire \core/cpuregs_rs1_30_6 ;
wire \core/cpuregs_rs1_31_6 ;
wire \core/n5768_7 ;
wire \core/n5768_8 ;
wire \core/n5766_8 ;
wire \core/n15838_6 ;
wire \core/n15838_7 ;
wire \core/n15838_8 ;
wire \core/n11500_16 ;
wire \core/mem_xfer_8 ;
wire \core/mem_xfer_9 ;
wire \core/mem_xfer_10 ;
wire \core/mem_xfer_13 ;
wire \core/mem_la_read_5 ;
wire \core/mem_rdata_latched_31_6 ;
wire \core/mem_rdata_latched_31_7 ;
wire \core/mem_rdata_latched_31_8 ;
wire \core/mem_rdata_latched_30_6 ;
wire \core/mem_rdata_latched_30_7 ;
wire \core/mem_rdata_latched_29_5 ;
wire \core/mem_rdata_latched_28_5 ;
wire \core/mem_rdata_latched_27_6 ;
wire \core/mem_rdata_latched_27_7 ;
wire \core/mem_rdata_latched_26_6 ;
wire \core/mem_rdata_latched_25_7 ;
wire \core/mem_rdata_latched_24_5 ;
wire \core/mem_rdata_latched_23_5 ;
wire \core/mem_rdata_latched_22_6 ;
wire \core/mem_rdata_latched_22_7 ;
wire \core/mem_rdata_latched_22_9 ;
wire \core/mem_rdata_latched_21_5 ;
wire \core/mem_rdata_latched_20_6 ;
wire \core/mem_rdata_latched_20_7 ;
wire \core/mem_rdata_latched_12_8 ;
wire \core/mem_rdata_latched_11_7 ;
wire \core/mem_rdata_latched_11_8 ;
wire \core/mem_rdata_latched_10_8 ;
wire \core/mem_rdata_latched_6_8 ;
wire \core/mem_rdata_latched_6_9 ;
wire \core/mem_rdata_latched_5_8 ;
wire \core/mem_rdata_latched_5_9 ;
wire \core/mem_rdata_latched_4_7 ;
wire \core/mem_rdata_latched_4_8 ;
wire \core/mem_rdata_latched_3_7 ;
wire \core/mem_rdata_latched_3_8 ;
wire \core/mem_rdata_latched_2_7 ;
wire \core/mem_rdata_latched_2_9 ;
wire \core/mem_rdata_latched_2_10 ;
wire \core/mem_rdata_latched_1_8 ;
wire \core/mem_rdata_latched_0_7 ;
wire \core/mem_rdata_latched_0_8 ;
wire \core/mem_rdata_latched_0_9 ;
wire \core/mem_rdata_latched_0_10 ;
wire \core/n1860_6 ;
wire \core/n1861_5 ;
wire \core/n1861_6 ;
wire \core/n1862_5 ;
wire \core/n1863_5 ;
wire \core/n1864_6 ;
wire \core/n1952_12 ;
wire \core/n1952_13 ;
wire \core/n1952_14 ;
wire \core/n2203_8 ;
wire \core/n2203_9 ;
wire \core/n2203_10 ;
wire \core/n2203_12 ;
wire \core/n2203_13 ;
wire \core/n2204_6 ;
wire \core/n2204_7 ;
wire \core/n2204_8 ;
wire \core/n2204_9 ;
wire \core/n2205_8 ;
wire \core/n2205_9 ;
wire \core/n2205_11 ;
wire \core/n2205_12 ;
wire \core/n2206_8 ;
wire \core/n2206_9 ;
wire \core/n2206_10 ;
wire \core/n2206_13 ;
wire \core/n2206_14 ;
wire \core/n2207_9 ;
wire \core/n2207_11 ;
wire \core/n2207_14 ;
wire \core/n2207_15 ;
wire \core/n2207_16 ;
wire \core/n2208_8 ;
wire \core/n2208_10 ;
wire \core/n2208_11 ;
wire \core/n2208_12 ;
wire \core/n2208_14 ;
wire \core/n2208_15 ;
wire \core/n2208_16 ;
wire \core/n2209_9 ;
wire \core/n2209_10 ;
wire \core/n2209_11 ;
wire \core/n2209_12 ;
wire \core/n2209_13 ;
wire \core/n2209_14 ;
wire \core/n2210_8 ;
wire \core/n2210_10 ;
wire \core/n2210_11 ;
wire \core/n2210_12 ;
wire \core/n2210_13 ;
wire \core/n2210_14 ;
wire \core/n2211_8 ;
wire \core/n2211_9 ;
wire \core/n2211_10 ;
wire \core/n2211_11 ;
wire \core/n2211_13 ;
wire \core/n2211_14 ;
wire \core/n2211_15 ;
wire \core/n2211_16 ;
wire \core/n2212_9 ;
wire \core/n2212_10 ;
wire \core/n2212_11 ;
wire \core/n2212_13 ;
wire \core/n2212_14 ;
wire \core/n2213_8 ;
wire \core/n2213_11 ;
wire \core/n2214_7 ;
wire \core/n2214_9 ;
wire \core/n2220_7 ;
wire \core/n2220_8 ;
wire \core/n2220_9 ;
wire \core/n2221_7 ;
wire \core/n2221_8 ;
wire \core/n2221_9 ;
wire \core/n2222_7 ;
wire \core/n2222_8 ;
wire \core/n2222_9 ;
wire \core/n2222_11 ;
wire \core/n2222_12 ;
wire \core/n2226_11 ;
wire \core/n2226_12 ;
wire \core/n2227_7 ;
wire \core/n2421_6 ;
wire \core/n2421_7 ;
wire \core/n2421_8 ;
wire \core/n2421_9 ;
wire \core/n2421_10 ;
wire \core/n5317_5 ;
wire \core/n5346_6 ;
wire \core/n5359_6 ;
wire \core/n5359_7 ;
wire \core/n5359_8 ;
wire \core/n5376_6 ;
wire \core/n5706_6 ;
wire \core/n5708_8 ;
wire \core/n5710_9 ;
wire \core/n5712_8 ;
wire \core/n5712_9 ;
wire \core/n5712_10 ;
wire \core/n5713_7 ;
wire \core/n5713_8 ;
wire \core/n5713_9 ;
wire \core/n5714_7 ;
wire \core/n5714_9 ;
wire \core/n5714_10 ;
wire \core/n5715_8 ;
wire \core/n5718_5 ;
wire \core/n5719_6 ;
wire \core/n5753_5 ;
wire \core/n5753_6 ;
wire \core/n5757_5 ;
wire \core/n5765_8 ;
wire \core/n5921_5 ;
wire \core/n6005_7 ;
wire \core/n6005_8 ;
wire \core/n6005_9 ;
wire \core/n6015_5 ;
wire \core/n6093_6 ;
wire \core/n21049_5 ;
wire \core/n11111_6 ;
wire \core/n11111_7 ;
wire \core/n11235_5 ;
wire \core/n11235_6 ;
wire \core/n11448_6 ;
wire \core/n11448_7 ;
wire \core/n11448_8 ;
wire \core/n11448_9 ;
wire \core/n11530_7 ;
wire \core/n11530_8 ;
wire \core/n11531_6 ;
wire \core/n12212_7 ;
wire \core/n12212_8 ;
wire \core/n12212_9 ;
wire \core/n12212_10 ;
wire \core/n12212_11 ;
wire \core/n12212_12 ;
wire \core/n12212_13 ;
wire \core/n12382_5 ;
wire \core/n12382_6 ;
wire \core/n12386_5 ;
wire \core/n12392_5 ;
wire \core/n12397_5 ;
wire \core/n12401_5 ;
wire \core/n12407_6 ;
wire \core/n12410_5 ;
wire \core/n15015_5 ;
wire \core/n13359_8 ;
wire \core/n22919_6 ;
wire \core/n22919_7 ;
wire \core/n22919_8 ;
wire \core/n22919_9 ;
wire \core/n22919_10 ;
wire \core/n22919_11 ;
wire \core/n22919_12 ;
wire \core/n22919_13 ;
wire \core/n23081_5 ;
wire \core/n23081_6 ;
wire \core/n23081_7 ;
wire \core/n5772_10 ;
wire \core/n5767_8 ;
wire \core/n5767_9 ;
wire \core/wr_dcsr_ena_9 ;
wire \core/wr_dcsr_ena_10 ;
wire \core/mem_do_prefetch_8 ;
wire \core/csr_mepc_31_11 ;
wire \core/n6238_12 ;
wire \core/n6241_12 ;
wire \core/n6244_12 ;
wire \core/n6247_12 ;
wire \core/alu_out_31_14 ;
wire \core/alu_out_31_15 ;
wire \core/alu_out_31_16 ;
wire \core/alu_out_31_17 ;
wire \core/alu_out_0_15 ;
wire \core/alu_out_0_16 ;
wire \core/cpuregs_wrdata_3_13 ;
wire \core/cpuregs_wrdata_0_12 ;
wire \core/n12558_12 ;
wire \core/n12612_11 ;
wire \core/n12618_11 ;
wire \core/n15120_15 ;
wire \core/n15120_16 ;
wire \core/n15120_17 ;
wire \core/n15120_18 ;
wire \core/n15120_19 ;
wire \core/n15121_14 ;
wire \core/n15121_15 ;
wire \core/n15121_16 ;
wire \core/n15122_14 ;
wire \core/n15122_15 ;
wire \core/n15122_16 ;
wire \core/n15123_14 ;
wire \core/n15123_15 ;
wire \core/n15123_16 ;
wire \core/n15124_15 ;
wire \core/n15124_16 ;
wire \core/n15124_17 ;
wire \core/n15125_14 ;
wire \core/n15125_15 ;
wire \core/n15125_16 ;
wire \core/n15126_14 ;
wire \core/n15126_15 ;
wire \core/n15126_16 ;
wire \core/n15127_14 ;
wire \core/n15127_15 ;
wire \core/n15127_16 ;
wire \core/n15128_14 ;
wire \core/n15128_15 ;
wire \core/n15128_16 ;
wire \core/n15129_14 ;
wire \core/n15129_15 ;
wire \core/n15129_16 ;
wire \core/n15130_14 ;
wire \core/n15130_15 ;
wire \core/n15130_16 ;
wire \core/n15131_14 ;
wire \core/n15131_15 ;
wire \core/n15131_16 ;
wire \core/n15132_14 ;
wire \core/n15132_15 ;
wire \core/n15132_16 ;
wire \core/n15133_15 ;
wire \core/n15133_16 ;
wire \core/n15133_17 ;
wire \core/n15134_14 ;
wire \core/n15135_14 ;
wire \core/n15135_15 ;
wire \core/n15135_16 ;
wire \core/n15136_15 ;
wire \core/n15136_16 ;
wire \core/n15136_17 ;
wire \core/n15136_18 ;
wire \core/n15136_19 ;
wire \core/n15137_15 ;
wire \core/n15137_16 ;
wire \core/n15137_17 ;
wire \core/n15137_18 ;
wire \core/n15137_19 ;
wire \core/n15138_14 ;
wire \core/n15138_15 ;
wire \core/n15138_16 ;
wire \core/n15139_14 ;
wire \core/n15139_15 ;
wire \core/n15139_16 ;
wire \core/n15140_14 ;
wire \core/n15140_15 ;
wire \core/n15140_16 ;
wire \core/n15141_14 ;
wire \core/n15141_15 ;
wire \core/n15141_16 ;
wire \core/n15142_14 ;
wire \core/n15142_15 ;
wire \core/n15142_16 ;
wire \core/n15143_14 ;
wire \core/n15143_15 ;
wire \core/n15143_16 ;
wire \core/n15144_15 ;
wire \core/n15144_16 ;
wire \core/n15144_17 ;
wire \core/n15144_18 ;
wire \core/n15144_19 ;
wire \core/n15144_20 ;
wire \core/n15145_15 ;
wire \core/n15145_16 ;
wire \core/n15145_17 ;
wire \core/n15145_18 ;
wire \core/n15146_15 ;
wire \core/n15146_16 ;
wire \core/n15146_17 ;
wire \core/n15147_15 ;
wire \core/n15147_16 ;
wire \core/n15147_17 ;
wire \core/n15147_18 ;
wire \core/n15147_19 ;
wire \core/n15148_15 ;
wire \core/n15148_16 ;
wire \core/n15148_17 ;
wire \core/n15149_15 ;
wire \core/n15149_16 ;
wire \core/n15149_18 ;
wire \core/n15149_19 ;
wire \core/n15149_20 ;
wire \core/n15149_21 ;
wire \core/n15150_16 ;
wire \core/n15150_17 ;
wire \core/n15150_18 ;
wire \core/n15150_19 ;
wire \core/n15151_15 ;
wire \core/n15151_16 ;
wire \core/n15151_17 ;
wire \core/n15151_18 ;
wire \core/n15151_19 ;
wire \core/n15451_10 ;
wire \core/n15452_10 ;
wire \core/n15453_10 ;
wire \core/n15086_16 ;
wire \core/n15082_19 ;
wire \core/n15222_25 ;
wire \core/n15223_22 ;
wire \core/n15224_24 ;
wire \core/n15224_25 ;
wire \core/n15229_17 ;
wire \core/n15229_18 ;
wire \core/n15229_20 ;
wire \core/n15229_21 ;
wire \core/n15231_18 ;
wire \core/n15233_18 ;
wire \core/n15235_18 ;
wire \core/n15237_17 ;
wire \core/n15239_16 ;
wire \core/n15239_17 ;
wire \core/n15239_18 ;
wire \core/n15241_15 ;
wire \core/n15243_16 ;
wire \core/n15243_17 ;
wire \core/n15245_16 ;
wire \core/n15245_17 ;
wire \core/n15247_16 ;
wire \core/n15247_17 ;
wire \core/n15249_16 ;
wire \core/n15249_17 ;
wire \core/n15251_16 ;
wire \core/n15251_17 ;
wire \core/n15253_15 ;
wire \core/n15255_16 ;
wire \core/n15255_17 ;
wire \core/n15257_16 ;
wire \core/n15257_17 ;
wire \core/n15259_15 ;
wire \core/n15261_16 ;
wire \core/n15261_17 ;
wire \core/n15263_16 ;
wire \core/n15263_17 ;
wire \core/n15265_16 ;
wire \core/n15265_17 ;
wire \core/n15267_15 ;
wire \core/n15269_15 ;
wire \core/n15271_16 ;
wire \core/n15271_17 ;
wire \core/n15273_15 ;
wire \core/n15275_16 ;
wire \core/n15275_17 ;
wire \core/n15277_16 ;
wire \core/n15279_15 ;
wire \core/n15281_16 ;
wire \core/n15283_16 ;
wire \core/n15285_16 ;
wire \core/n15285_17 ;
wire \core/n15287_16 ;
wire \core/n15287_17 ;
wire \core/n15289_16 ;
wire \core/n15289_17 ;
wire \core/n15291_16 ;
wire \core/n15291_17 ;
wire \core/n14943_16 ;
wire \core/n14945_16 ;
wire \core/n15293_13 ;
wire \core/n15295_13 ;
wire \core/n15297_13 ;
wire \core/n15299_13 ;
wire \core/n15301_13 ;
wire \core/n15303_13 ;
wire \core/n15305_13 ;
wire \core/n15307_13 ;
wire \core/n15309_13 ;
wire \core/n15311_13 ;
wire \core/n15313_13 ;
wire \core/n15315_13 ;
wire \core/n15317_13 ;
wire \core/n15319_13 ;
wire \core/n15321_13 ;
wire \core/n15323_13 ;
wire \core/n15325_13 ;
wire \core/n15327_13 ;
wire \core/n15329_13 ;
wire \core/n15331_13 ;
wire \core/n15333_13 ;
wire \core/n15335_13 ;
wire \core/n15337_13 ;
wire \core/n15339_13 ;
wire \core/n15341_13 ;
wire \core/n15343_13 ;
wire \core/n15345_13 ;
wire \core/n15347_13 ;
wire \core/n15349_13 ;
wire \core/n15351_13 ;
wire \core/n15353_13 ;
wire \core/n15355_13 ;
wire \core/n15457_14 ;
wire \core/n15457_16 ;
wire \core/n15457_17 ;
wire \core/n15457_18 ;
wire \core/n15459_14 ;
wire \core/n15459_15 ;
wire \core/n15461_14 ;
wire \core/n15461_15 ;
wire \core/n15463_14 ;
wire \core/n15463_15 ;
wire \core/n15465_14 ;
wire \core/n15465_15 ;
wire \core/n15467_14 ;
wire \core/n15467_15 ;
wire \core/n15469_14 ;
wire \core/n15469_15 ;
wire \core/n15471_14 ;
wire \core/n15471_15 ;
wire \core/n15473_14 ;
wire \core/n15473_15 ;
wire \core/n15475_14 ;
wire \core/n15475_15 ;
wire \core/n15477_14 ;
wire \core/n15477_15 ;
wire \core/n15479_14 ;
wire \core/n15479_15 ;
wire \core/n15481_14 ;
wire \core/n15481_15 ;
wire \core/n15483_14 ;
wire \core/n15483_15 ;
wire \core/n15485_14 ;
wire \core/n15485_15 ;
wire \core/n15487_14 ;
wire \core/n15487_15 ;
wire \core/n15489_14 ;
wire \core/n15489_15 ;
wire \core/n15491_14 ;
wire \core/n15491_15 ;
wire \core/n15493_14 ;
wire \core/n15493_15 ;
wire \core/n15495_14 ;
wire \core/n15495_15 ;
wire \core/n15497_14 ;
wire \core/n15497_15 ;
wire \core/n15499_14 ;
wire \core/n15499_15 ;
wire \core/n15501_14 ;
wire \core/n15501_15 ;
wire \core/n15503_14 ;
wire \core/n15503_15 ;
wire \core/n15505_14 ;
wire \core/n15505_15 ;
wire \core/n15507_14 ;
wire \core/n15507_15 ;
wire \core/n15509_14 ;
wire \core/n15509_15 ;
wire \core/n15511_14 ;
wire \core/n15511_15 ;
wire \core/n15513_14 ;
wire \core/n15513_15 ;
wire \core/n15515_14 ;
wire \core/n15515_15 ;
wire \core/n15517_14 ;
wire \core/n15517_15 ;
wire \core/n15519_14 ;
wire \core/n15519_15 ;
wire \core/n15846_9 ;
wire \core/n15846_10 ;
wire \core/n15846_11 ;
wire \core/n15846_12 ;
wire \core/n15846_13 ;
wire \core/n16062_7 ;
wire \core/cpuregs_rs1_0_10 ;
wire \core/n15838_9 ;
wire \core/n15838_10 ;
wire \core/mem_xfer_15 ;
wire \core/mem_xfer_16 ;
wire \core/mem_rdata_latched_31_9 ;
wire \core/mem_rdata_latched_31_10 ;
wire \core/mem_rdata_latched_30_9 ;
wire \core/mem_rdata_latched_30_10 ;
wire \core/mem_rdata_latched_30_11 ;
wire \core/mem_rdata_latched_29_6 ;
wire \core/mem_rdata_latched_29_7 ;
wire \core/mem_rdata_latched_28_6 ;
wire \core/mem_rdata_latched_28_7 ;
wire \core/mem_rdata_latched_28_8 ;
wire \core/mem_rdata_latched_27_8 ;
wire \core/mem_rdata_latched_27_9 ;
wire \core/mem_rdata_latched_27_10 ;
wire \core/mem_rdata_latched_27_11 ;
wire \core/mem_rdata_latched_27_12 ;
wire \core/mem_rdata_latched_26_7 ;
wire \core/mem_rdata_latched_26_8 ;
wire \core/mem_rdata_latched_26_9 ;
wire \core/mem_rdata_latched_25_8 ;
wire \core/mem_rdata_latched_25_9 ;
wire \core/mem_rdata_latched_24_6 ;
wire \core/mem_rdata_latched_24_7 ;
wire \core/mem_rdata_latched_24_8 ;
wire \core/mem_rdata_latched_23_6 ;
wire \core/mem_rdata_latched_23_7 ;
wire \core/mem_rdata_latched_23_8 ;
wire \core/mem_rdata_latched_23_9 ;
wire \core/mem_rdata_latched_22_10 ;
wire \core/mem_rdata_latched_22_11 ;
wire \core/mem_rdata_latched_22_12 ;
wire \core/mem_rdata_latched_22_13 ;
wire \core/mem_rdata_latched_21_6 ;
wire \core/mem_rdata_latched_21_7 ;
wire \core/mem_rdata_latched_21_8 ;
wire \core/mem_rdata_latched_21_9 ;
wire \core/mem_rdata_latched_20_8 ;
wire \core/mem_rdata_latched_20_9 ;
wire \core/mem_rdata_latched_20_10 ;
wire \core/mem_rdata_latched_20_11 ;
wire \core/mem_rdata_latched_20_12 ;
wire \core/mem_rdata_latched_12_9 ;
wire \core/mem_rdata_latched_11_9 ;
wire \core/mem_rdata_latched_11_10 ;
wire \core/mem_rdata_latched_10_10 ;
wire \core/mem_rdata_latched_6_10 ;
wire \core/mem_rdata_latched_3_9 ;
wire \core/mem_rdata_latched_3_10 ;
wire \core/mem_rdata_latched_3_11 ;
wire \core/mem_rdata_latched_2_11 ;
wire \core/mem_rdata_latched_2_12 ;
wire \core/mem_rdata_latched_2_13 ;
wire \core/mem_rdata_latched_2_14 ;
wire \core/mem_rdata_latched_2_15 ;
wire \core/mem_rdata_latched_2_16 ;
wire \core/mem_rdata_latched_1_9 ;
wire \core/mem_rdata_latched_0_11 ;
wire \core/mem_rdata_latched_0_12 ;
wire \core/mem_rdata_latched_0_13 ;
wire \core/mem_rdata_latched_0_14 ;
wire \core/n1864_7 ;
wire \core/n1864_8 ;
wire \core/n1952_15 ;
wire \core/n1952_16 ;
wire \core/n2203_14 ;
wire \core/n2203_15 ;
wire \core/n2203_16 ;
wire \core/n2204_12 ;
wire \core/n2206_15 ;
wire \core/n2206_16 ;
wire \core/n2207_17 ;
wire \core/n2207_18 ;
wire \core/n2207_19 ;
wire \core/n2207_20 ;
wire \core/n2207_21 ;
wire \core/n2208_18 ;
wire \core/n2208_19 ;
wire \core/n2209_15 ;
wire \core/n2210_15 ;
wire \core/n2210_16 ;
wire \core/n2210_17 ;
wire \core/n2210_18 ;
wire \core/n2211_17 ;
wire \core/n2211_18 ;
wire \core/n2212_15 ;
wire \core/n2212_16 ;
wire \core/n2214_11 ;
wire \core/n2221_11 ;
wire \core/n2221_12 ;
wire \core/n2221_13 ;
wire \core/n2221_14 ;
wire \core/n2226_13 ;
wire \core/n2227_9 ;
wire \core/n2421_11 ;
wire \core/n2421_12 ;
wire \core/n2421_13 ;
wire \core/n5359_9 ;
wire \core/n5359_10 ;
wire \core/n5706_8 ;
wire \core/n5707_9 ;
wire \core/n5714_11 ;
wire \core/n5720_7 ;
wire \core/n5753_9 ;
wire \core/n5757_7 ;
wire \core/n6005_10 ;
wire \core/n6005_11 ;
wire \core/n6093_7 ;
wire \core/n11448_10 ;
wire \core/n11448_11 ;
wire \core/n15015_6 ;
wire \core/n15015_7 ;
wire \core/n13359_10 ;
wire \core/n23081_8 ;
wire \core/n23081_9 ;
wire \core/n23081_10 ;
wire \core/n23081_11 ;
wire \core/n23081_12 ;
wire \core/alu_out_0_18 ;
wire \core/alu_out_0_19 ;
wire \core/alu_out_0_20 ;
wire \core/alu_out_0_21 ;
wire \core/alu_out_0_22 ;
wire \core/alu_out_0_23 ;
wire \core/n15120_20 ;
wire \core/n15120_21 ;
wire \core/n15121_17 ;
wire \core/n15121_18 ;
wire \core/n15122_17 ;
wire \core/n15122_18 ;
wire \core/n15123_17 ;
wire \core/n15123_18 ;
wire \core/n15124_18 ;
wire \core/n15125_17 ;
wire \core/n15125_18 ;
wire \core/n15126_17 ;
wire \core/n15126_18 ;
wire \core/n15127_17 ;
wire \core/n15127_18 ;
wire \core/n15128_17 ;
wire \core/n15128_18 ;
wire \core/n15129_17 ;
wire \core/n15129_18 ;
wire \core/n15130_17 ;
wire \core/n15130_18 ;
wire \core/n15131_17 ;
wire \core/n15131_18 ;
wire \core/n15132_17 ;
wire \core/n15132_18 ;
wire \core/n15133_18 ;
wire \core/n15134_15 ;
wire \core/n15134_16 ;
wire \core/n15134_17 ;
wire \core/n15135_17 ;
wire \core/n15135_18 ;
wire \core/n15136_20 ;
wire \core/n15136_21 ;
wire \core/n15137_20 ;
wire \core/n15137_21 ;
wire \core/n15138_17 ;
wire \core/n15138_18 ;
wire \core/n15139_17 ;
wire \core/n15139_18 ;
wire \core/n15140_17 ;
wire \core/n15140_18 ;
wire \core/n15141_17 ;
wire \core/n15141_18 ;
wire \core/n15142_17 ;
wire \core/n15142_18 ;
wire \core/n15143_17 ;
wire \core/n15143_18 ;
wire \core/n15144_21 ;
wire \core/n15145_19 ;
wire \core/n15145_20 ;
wire \core/n15146_18 ;
wire \core/n15146_19 ;
wire \core/n15147_20 ;
wire \core/n15148_18 ;
wire \core/n15148_19 ;
wire \core/n15149_22 ;
wire \core/n15150_20 ;
wire \core/n15151_20 ;
wire \core/n15451_11 ;
wire \core/n15082_20 ;
wire \core/n15223_23 ;
wire \core/n15229_22 ;
wire \core/n15229_23 ;
wire \core/n15229_24 ;
wire \core/n15231_20 ;
wire \core/n15233_20 ;
wire \core/n15235_20 ;
wire \core/n15237_18 ;
wire \core/n15239_19 ;
wire \core/n15239_20 ;
wire \core/n15239_21 ;
wire \core/n15239_22 ;
wire \core/n15241_16 ;
wire \core/n15253_16 ;
wire \core/n15259_16 ;
wire \core/n15267_16 ;
wire \core/n15269_16 ;
wire \core/n15273_16 ;
wire \core/n15277_17 ;
wire \core/n15279_16 ;
wire \core/n15281_17 ;
wire \core/n15283_17 ;
wire \core/n15285_18 ;
wire \core/n15287_18 ;
wire \core/n15289_18 ;
wire \core/n15291_18 ;
wire \core/n15293_15 ;
wire \core/n15293_16 ;
wire \core/n15293_17 ;
wire \core/n15295_14 ;
wire \core/n15295_15 ;
wire \core/n15295_16 ;
wire \core/n15295_17 ;
wire \core/n15297_14 ;
wire \core/n15297_15 ;
wire \core/n15297_16 ;
wire \core/n15299_14 ;
wire \core/n15299_15 ;
wire \core/n15299_16 ;
wire \core/n15299_17 ;
wire \core/n15301_14 ;
wire \core/n15301_15 ;
wire \core/n15301_16 ;
wire \core/n15301_17 ;
wire \core/n15303_14 ;
wire \core/n15303_15 ;
wire \core/n15303_16 ;
wire \core/n15305_14 ;
wire \core/n15305_15 ;
wire \core/n15305_16 ;
wire \core/n15305_17 ;
wire \core/n15307_14 ;
wire \core/n15307_15 ;
wire \core/n15307_16 ;
wire \core/n15307_17 ;
wire \core/n15309_14 ;
wire \core/n15309_15 ;
wire \core/n15309_16 ;
wire \core/n15309_17 ;
wire \core/n15311_14 ;
wire \core/n15311_15 ;
wire \core/n15311_16 ;
wire \core/n15311_17 ;
wire \core/n15313_14 ;
wire \core/n15313_15 ;
wire \core/n15313_16 ;
wire \core/n15315_14 ;
wire \core/n15315_15 ;
wire \core/n15315_16 ;
wire \core/n15315_17 ;
wire \core/n15317_14 ;
wire \core/n15317_15 ;
wire \core/n15317_16 ;
wire \core/n15319_14 ;
wire \core/n15319_15 ;
wire \core/n15319_16 ;
wire \core/n15319_17 ;
wire \core/n15321_14 ;
wire \core/n15321_15 ;
wire \core/n15321_16 ;
wire \core/n15321_17 ;
wire \core/n15323_14 ;
wire \core/n15323_15 ;
wire \core/n15323_16 ;
wire \core/n15323_17 ;
wire \core/n15325_14 ;
wire \core/n15325_15 ;
wire \core/n15325_16 ;
wire \core/n15325_17 ;
wire \core/n15327_14 ;
wire \core/n15327_15 ;
wire \core/n15327_16 ;
wire \core/n15327_17 ;
wire \core/n15329_14 ;
wire \core/n15329_15 ;
wire \core/n15329_16 ;
wire \core/n15329_17 ;
wire \core/n15331_14 ;
wire \core/n15331_15 ;
wire \core/n15331_16 ;
wire \core/n15331_17 ;
wire \core/n15333_14 ;
wire \core/n15333_15 ;
wire \core/n15333_16 ;
wire \core/n15333_17 ;
wire \core/n15335_15 ;
wire \core/n15335_16 ;
wire \core/n15337_14 ;
wire \core/n15337_15 ;
wire \core/n15337_16 ;
wire \core/n15337_17 ;
wire \core/n15339_14 ;
wire \core/n15339_15 ;
wire \core/n15339_16 ;
wire \core/n15341_14 ;
wire \core/n15341_15 ;
wire \core/n15341_16 ;
wire \core/n15341_17 ;
wire \core/n15343_14 ;
wire \core/n15343_15 ;
wire \core/n15345_14 ;
wire \core/n15345_15 ;
wire \core/n15345_16 ;
wire \core/n15345_17 ;
wire \core/n15347_14 ;
wire \core/n15347_15 ;
wire \core/n15347_16 ;
wire \core/n15347_17 ;
wire \core/n15349_15 ;
wire \core/n15349_16 ;
wire \core/n15349_17 ;
wire \core/n15351_14 ;
wire \core/n15351_15 ;
wire \core/n15351_16 ;
wire \core/n15353_14 ;
wire \core/n15353_15 ;
wire \core/n15353_16 ;
wire \core/n15353_17 ;
wire \core/n15355_14 ;
wire \core/n15355_15 ;
wire \core/n15355_16 ;
wire \core/n15846_14 ;
wire \core/mem_rdata_latched_30_12 ;
wire \core/mem_rdata_latched_29_9 ;
wire \core/mem_rdata_latched_29_10 ;
wire \core/mem_rdata_latched_29_11 ;
wire \core/mem_rdata_latched_29_12 ;
wire \core/mem_rdata_latched_28_9 ;
wire \core/mem_rdata_latched_28_10 ;
wire \core/mem_rdata_latched_28_11 ;
wire \core/mem_rdata_latched_27_13 ;
wire \core/mem_rdata_latched_27_14 ;
wire \core/mem_rdata_latched_26_10 ;
wire \core/mem_rdata_latched_26_11 ;
wire \core/mem_rdata_latched_26_12 ;
wire \core/mem_rdata_latched_26_13 ;
wire \core/mem_rdata_latched_26_14 ;
wire \core/mem_rdata_latched_25_10 ;
wire \core/mem_rdata_latched_25_11 ;
wire \core/mem_rdata_latched_25_12 ;
wire \core/mem_rdata_latched_25_13 ;
wire \core/mem_rdata_latched_25_14 ;
wire \core/mem_rdata_latched_24_9 ;
wire \core/mem_rdata_latched_23_10 ;
wire \core/mem_rdata_latched_23_11 ;
wire \core/mem_rdata_latched_23_12 ;
wire \core/mem_rdata_latched_23_13 ;
wire \core/mem_rdata_latched_23_14 ;
wire \core/mem_rdata_latched_22_14 ;
wire \core/mem_rdata_latched_22_15 ;
wire \core/mem_rdata_latched_22_16 ;
wire \core/mem_rdata_latched_21_10 ;
wire \core/mem_rdata_latched_21_12 ;
wire \core/mem_rdata_latched_21_13 ;
wire \core/mem_rdata_latched_21_14 ;
wire \core/mem_rdata_latched_20_13 ;
wire \core/mem_rdata_latched_20_14 ;
wire \core/mem_rdata_latched_20_15 ;
wire \core/mem_rdata_latched_20_16 ;
wire \core/mem_rdata_latched_20_17 ;
wire \core/mem_rdata_latched_20_18 ;
wire \core/mem_rdata_latched_11_11 ;
wire \core/mem_rdata_latched_3_12 ;
wire \core/mem_rdata_latched_3_13 ;
wire \core/mem_rdata_latched_3_14 ;
wire \core/mem_rdata_latched_3_15 ;
wire \core/mem_rdata_latched_3_16 ;
wire \core/mem_rdata_latched_3_17 ;
wire \core/mem_rdata_latched_2_17 ;
wire \core/mem_rdata_latched_2_18 ;
wire \core/mem_rdata_latched_2_19 ;
wire \core/mem_rdata_latched_0_15 ;
wire \core/mem_rdata_latched_0_16 ;
wire \core/mem_rdata_latched_0_17 ;
wire \core/mem_rdata_latched_0_18 ;
wire \core/mem_rdata_latched_0_19 ;
wire \core/n1864_9 ;
wire \core/n1952_17 ;
wire \core/n2227_10 ;
wire \core/n2421_14 ;
wire \core/n2421_15 ;
wire \core/n5753_10 ;
wire \core/n5757_8 ;
wire \core/n15015_8 ;
wire \core/n23081_13 ;
wire \core/n23081_14 ;
wire \core/n23081_15 ;
wire \core/n23081_16 ;
wire \core/n23081_17 ;
wire \core/alu_out_0_24 ;
wire \core/alu_out_0_25 ;
wire \core/alu_out_0_26 ;
wire \core/alu_out_0_27 ;
wire \core/alu_out_0_28 ;
wire \core/alu_out_0_29 ;
wire \core/n15120_22 ;
wire \core/n15121_19 ;
wire \core/n15122_19 ;
wire \core/n15123_19 ;
wire \core/n15124_19 ;
wire \core/n15125_19 ;
wire \core/n15126_19 ;
wire \core/n15127_19 ;
wire \core/n15128_19 ;
wire \core/n15129_19 ;
wire \core/n15130_19 ;
wire \core/n15131_19 ;
wire \core/n15132_19 ;
wire \core/n15133_19 ;
wire \core/n15134_18 ;
wire \core/n15134_19 ;
wire \core/n15135_19 ;
wire \core/n15137_22 ;
wire \core/n15138_19 ;
wire \core/n15139_19 ;
wire \core/n15140_19 ;
wire \core/n15141_19 ;
wire \core/n15142_19 ;
wire \core/n15143_19 ;
wire \core/n15144_22 ;
wire \core/n15145_21 ;
wire \core/n15146_20 ;
wire \core/n15148_20 ;
wire \core/n15237_19 ;
wire \core/n15241_17 ;
wire \core/n15253_17 ;
wire \core/n15259_17 ;
wire \core/n15267_17 ;
wire \core/n15269_17 ;
wire \core/n15273_17 ;
wire \core/n15279_17 ;
wire \core/n15285_19 ;
wire \core/n15293_18 ;
wire \core/n15293_19 ;
wire \core/n15293_20 ;
wire \core/n15293_21 ;
wire \core/n15293_22 ;
wire \core/n15293_23 ;
wire \core/n15295_18 ;
wire \core/n15295_20 ;
wire \core/n15295_21 ;
wire \core/n15297_17 ;
wire \core/n15297_18 ;
wire \core/n15297_19 ;
wire \core/n15297_20 ;
wire \core/n15299_18 ;
wire \core/n15299_19 ;
wire \core/n15299_20 ;
wire \core/n15301_18 ;
wire \core/n15301_19 ;
wire \core/n15303_17 ;
wire \core/n15303_18 ;
wire \core/n15303_19 ;
wire \core/n15303_20 ;
wire \core/n15303_21 ;
wire \core/n15305_18 ;
wire \core/n15305_19 ;
wire \core/n15305_20 ;
wire \core/n15307_18 ;
wire \core/n15307_19 ;
wire \core/n15309_18 ;
wire \core/n15309_19 ;
wire \core/n15311_18 ;
wire \core/n15311_19 ;
wire \core/n15313_17 ;
wire \core/n15313_18 ;
wire \core/n15313_19 ;
wire \core/n15315_18 ;
wire \core/n15315_19 ;
wire \core/n15317_17 ;
wire \core/n15317_18 ;
wire \core/n15317_19 ;
wire \core/n15319_18 ;
wire \core/n15319_19 ;
wire \core/n15321_18 ;
wire \core/n15321_19 ;
wire \core/n15323_18 ;
wire \core/n15323_19 ;
wire \core/n15325_18 ;
wire \core/n15325_19 ;
wire \core/n15327_18 ;
wire \core/n15327_19 ;
wire \core/n15329_18 ;
wire \core/n15329_19 ;
wire \core/n15331_18 ;
wire \core/n15331_19 ;
wire \core/n15331_20 ;
wire \core/n15331_21 ;
wire \core/n15333_19 ;
wire \core/n15333_20 ;
wire \core/n15333_21 ;
wire \core/n15333_22 ;
wire \core/n15335_17 ;
wire \core/n15335_18 ;
wire \core/n15335_19 ;
wire \core/n15335_20 ;
wire \core/n15335_21 ;
wire \core/n15337_18 ;
wire \core/n15337_19 ;
wire \core/n15339_17 ;
wire \core/n15339_18 ;
wire \core/n15339_19 ;
wire \core/n15339_20 ;
wire \core/n15341_18 ;
wire \core/n15341_19 ;
wire \core/n15341_20 ;
wire \core/n15343_16 ;
wire \core/n15343_17 ;
wire \core/n15343_18 ;
wire \core/n15343_19 ;
wire \core/n15345_18 ;
wire \core/n15345_19 ;
wire \core/n15347_18 ;
wire \core/n15347_19 ;
wire \core/n15349_18 ;
wire \core/n15349_19 ;
wire \core/n15349_20 ;
wire \core/n15349_21 ;
wire \core/n15351_17 ;
wire \core/n15351_18 ;
wire \core/n15351_19 ;
wire \core/n15353_18 ;
wire \core/n15353_19 ;
wire \core/n15355_17 ;
wire \core/n15355_18 ;
wire \core/n15355_19 ;
wire \core/n15355_20 ;
wire \core/n15355_21 ;
wire \core/mem_rdata_latched_29_13 ;
wire \core/mem_rdata_latched_29_14 ;
wire \core/mem_rdata_latched_29_15 ;
wire \core/mem_rdata_latched_28_12 ;
wire \core/mem_rdata_latched_28_13 ;
wire \core/mem_rdata_latched_28_14 ;
wire \core/mem_rdata_latched_26_15 ;
wire \core/mem_rdata_latched_26_16 ;
wire \core/mem_rdata_latched_26_17 ;
wire \core/mem_rdata_latched_25_15 ;
wire \core/mem_rdata_latched_25_16 ;
wire \core/mem_rdata_latched_25_17 ;
wire \core/mem_rdata_latched_24_10 ;
wire \core/mem_rdata_latched_23_15 ;
wire \core/mem_rdata_latched_23_16 ;
wire \core/mem_rdata_latched_21_15 ;
wire \core/mem_rdata_latched_21_16 ;
wire \core/mem_rdata_latched_21_17 ;
wire \core/mem_rdata_latched_21_18 ;
wire \core/mem_rdata_latched_20_19 ;
wire \core/mem_rdata_latched_3_18 ;
wire \core/mem_rdata_latched_3_19 ;
wire \core/mem_rdata_latched_3_20 ;
wire \core/mem_rdata_latched_3_21 ;
wire \core/mem_rdata_latched_2_20 ;
wire \core/mem_rdata_latched_2_21 ;
wire \core/mem_rdata_latched_0_20 ;
wire \core/mem_rdata_latched_0_21 ;
wire \core/mem_rdata_latched_0_22 ;
wire \core/mem_rdata_latched_0_23 ;
wire \core/alu_out_0_30 ;
wire \core/alu_out_0_31 ;
wire \core/alu_out_0_32 ;
wire \core/alu_out_0_33 ;
wire \core/alu_out_0_34 ;
wire \core/alu_out_0_35 ;
wire \core/alu_out_0_36 ;
wire \core/alu_out_0_37 ;
wire \core/alu_out_0_38 ;
wire \core/alu_out_0_39 ;
wire \core/alu_out_0_40 ;
wire \core/alu_out_0_41 ;
wire \core/n15134_20 ;
wire \core/n15293_24 ;
wire \core/n15299_21 ;
wire \core/n15303_22 ;
wire \core/n15333_23 ;
wire \core/n15341_21 ;
wire \core/n15349_22 ;
wire \core/n15351_20 ;
wire \core/cpuregs_wrdata_3_15 ;
wire \core/mem_do_prefetch_10 ;
wire \core/mem_rdata_latched_20_21 ;
wire \core/n12392_7 ;
wire \core/n15014_22 ;
wire \core/n1742_6 ;
wire \core/n2212_18 ;
wire \core/n5346_8 ;
wire \core/n5312_7 ;
wire \core/n5376_10 ;
wire \core/n5706_10 ;
wire \core/n12558_15 ;
wire \core/n12381_6 ;
wire \core/n12383_6 ;
wire \core/n11114_5 ;
wire \core/n15086_18 ;
wire \core/n16058_8 ;
wire \core/n15120_24 ;
wire \core/n15137_24 ;
wire \core/n15293_26 ;
wire \core/n5718_9 ;
wire \core/n13359_13 ;
wire \core/n23285_8 ;
wire \core/n2421_17 ;
wire \core/n5765_11 ;
wire \core/n2222_14 ;
wire \core/n5359_12 ;
wire \core/n5324_8 ;
wire \core/n5712_12 ;
wire \core/n11111_9 ;
wire \core/wr_dscratch_ena_8 ;
wire \core/n15229_26 ;
wire \core/n15333_25 ;
wire \core/n15349_24 ;
wire \core/n15335_23 ;
wire \core/n13359_15 ;
wire \core/n15894_11 ;
wire \core/n2213_13 ;
wire \core/n2214_13 ;
wire \core/n19519_6 ;
wire \core/n5716_9 ;
wire \core/n5710_12 ;
wire \core/n5707_11 ;
wire \core/n15149_24 ;
wire \core/n15132_21 ;
wire \core/n15150_22 ;
wire \core/n15126_21 ;
wire \core/latched_rd_0_11 ;
wire \core/latched_rd_1_11 ;
wire \core/latched_rd_2_11 ;
wire \core/latched_rd_3_11 ;
wire \core/latched_rd_4_12 ;
wire \core/n12404_6 ;
wire \core/n12401_7 ;
wire \core/n15295_23 ;
wire \core/n5772_12 ;
wire \core/n13920_7 ;
wire \core/n5720_9 ;
wire \core/n5720_11 ;
wire \core/n5716_11 ;
wire \core/n5751_6 ;
wire \core/n2208_21 ;
wire \core/n15125_21 ;
wire \core/mem_rdata_latched_30_17 ;
wire \core/n12598_13 ;
wire \core/n12564_13 ;
wire \core/n15894_13 ;
wire \core/n11093_8 ;
wire \core/cmt_dcause_0_9 ;
wire \core/n15235_22 ;
wire \core/n15233_22 ;
wire \core/n15231_22 ;
wire \core/n15225_24 ;
wire \core/n5938_6 ;
wire \core/n5897_5 ;
wire \core/n5889_5 ;
wire \core/n5874_5 ;
wire \core/n5853_6 ;
wire \core/n6054_5 ;
wire \core/n5948_5 ;
wire \core/n5892_5 ;
wire \core/n5877_5 ;
wire \core/n5856_6 ;
wire \core/n6193_13 ;
wire \core/n16058_10 ;
wire \core/n15224_27 ;
wire \core/n15011_26 ;
wire \core/n15224_29 ;
wire \core/n15559_12 ;
wire \core/mem_wordsize_1_10 ;
wire \core/n1952_19 ;
wire \core/n2211_20 ;
wire \core/n2203_19 ;
wire \core/n5753_12 ;
wire \core/n5713_12 ;
wire \core/n5769_8 ;
wire \core/n13359_17 ;
wire \core/n11492_18 ;
wire \core/csr_mtval_31_11 ;
wire \core/csr_mcause_30_12 ;
wire \core/n23294_6 ;
wire \core/n5767_11 ;
wire \core/n5712_14 ;
wire \core/n2208_23 ;
wire \core/n5719_8 ;
wire \core/n5714_13 ;
wire \core/n5766_10 ;
wire \core/n2204_14 ;
wire \core/n5768_11 ;
wire \core/n5707_13 ;
wire \core/n2207_23 ;
wire \core/n5756_5 ;
wire \core/n2221_16 ;
wire \core/n2212_20 ;
wire \core/n2206_18 ;
wire \core/n2203_21 ;
wire \core/n5718_11 ;
wire \core/n2204_16 ;
wire \core/n2203_23 ;
wire \core/n5765_13 ;
wire \core/n5761_5 ;
wire \core/n5706_12 ;
wire \core/n2210_20 ;
wire \core/n5716_13 ;
wire \core/n2211_22 ;
wire \core/n15135_21 ;
wire \core/n15134_22 ;
wire \core/n15131_21 ;
wire \core/n15130_21 ;
wire \core/n15129_21 ;
wire \core/n15128_21 ;
wire \core/n15127_21 ;
wire \core/n15123_21 ;
wire \core/n15122_21 ;
wire \core/n15121_21 ;
wire \core/n15120_26 ;
wire \core/n2214_15 ;
wire \core/n2213_15 ;
wire \core/n2206_20 ;
wire \core/n5710_14 ;
wire \core/n5709_7 ;
wire \core/n5708_10 ;
wire \core/n2203_25 ;
wire \core/n2221_20 ;
wire \core/n5707_17 ;
wire \core/n5715_11 ;
wire \core/mem_rdata_latched_21_20 ;
wire \core/mem_rdata_latched_29_17 ;
wire \core/n5710_16 ;
wire \core/n2214_17 ;
wire \core/n2213_17 ;
wire \core/n2210_22 ;
wire \core/n2205_14 ;
wire \core/n1860_9 ;
wire \core/n2220_11 ;
wire \core/n2206_22 ;
wire \core/n5771_8 ;
wire \core/n2209_17 ;
wire \core/n2207_25 ;
wire \core/n2207_27 ;
wire \core/n2207_29 ;
wire \core/n5772_14 ;
wire \core/n5752_6 ;
wire \core/mem_rdata_latched_2_23 ;
wire \core/mem_rdata_latched_22_18 ;
wire \core/mem_rdata_latched_30_19 ;
wire \core/next_irq_pending_2_10 ;
wire \core/n15009_7 ;
wire \core/n5376_12 ;
wire \core/n5376_14 ;
wire \core/n5757_10 ;
wire \core/n5753_14 ;
wire \core/n2227_12 ;
wire \core/n1864_11 ;
wire \core/mem_rdata_latched_4_11 ;
wire \core/mem_rdata_latched_10_12 ;
wire \core/mem_rdata_latched_10_14 ;
wire \core/mem_rdata_latched_0_25 ;
wire \core/mem_rdata_latched_1_11 ;
wire \core/mem_rdata_latched_6_12 ;
wire \core/mem_rdata_latched_12_11 ;
wire \core/alu_out_0_43 ;
wire \core/n12411_5 ;
wire \core/n12395_6 ;
wire \core/n5750_6 ;
wire \core/n5748_6 ;
wire \core/n5747_7 ;
wire \core/n5722_6 ;
wire \core/n5713_14 ;
wire \core/n5376_16 ;
wire \core/n5324_10 ;
wire \core/n5766_12 ;
wire \core/n5764_5 ;
wire \core/n5763_5 ;
wire \core/n5762_5 ;
wire \core/n5760_5 ;
wire \core/n5759_5 ;
wire \core/n5758_5 ;
wire \core/n5757_12 ;
wire \core/n5755_5 ;
wire \core/n5753_16 ;
wire \core/n5749_5 ;
wire \core/n5735_5 ;
wire \core/n5718_13 ;
wire \core/n15457_20 ;
wire \core/mem_la_firstword ;
wire \core/n15235_24 ;
wire \core/n15233_24 ;
wire \core/n15231_24 ;
wire \core/n15235_26 ;
wire \core/n15233_26 ;
wire \core/n15231_26 ;
wire \core/n14364_4 ;
wire \core/n14366_4 ;
wire \core/n14368_4 ;
wire \core/n14370_4 ;
wire \core/n14372_4 ;
wire \core/n14374_4 ;
wire \core/n14376_4 ;
wire \core/n14378_4 ;
wire \core/n14380_4 ;
wire \core/n14382_4 ;
wire \core/n14384_4 ;
wire \core/n14386_4 ;
wire \core/n14388_4 ;
wire \core/n14390_4 ;
wire \core/n14392_4 ;
wire \core/n14394_4 ;
wire \core/n14396_4 ;
wire \core/n14398_4 ;
wire \core/n14400_4 ;
wire \core/n14402_4 ;
wire \core/n14404_4 ;
wire \core/n14406_4 ;
wire \core/n14408_4 ;
wire \core/n14410_4 ;
wire \core/n14464_4 ;
wire \core/n14466_4 ;
wire \core/n14468_4 ;
wire \core/n14470_4 ;
wire \core/n14472_4 ;
wire \core/n14474_4 ;
wire \core/n14476_4 ;
wire \core/n14478_4 ;
wire \core/n14480_4 ;
wire \core/n14482_4 ;
wire \core/n14484_4 ;
wire \core/n14486_4 ;
wire \core/n14488_4 ;
wire \core/n14490_4 ;
wire \core/n14492_4 ;
wire \core/n14494_4 ;
wire \core/n14496_4 ;
wire \core/n14498_4 ;
wire \core/n14500_4 ;
wire \core/n14502_4 ;
wire \core/n14504_4 ;
wire \core/n14506_4 ;
wire \core/n14508_4 ;
wire \core/n14510_4 ;
wire \core/cpuregs_rs1_0_12 ;
wire \core/mem_rdata_q_11_12 ;
wire \core/mem_rdata_q_19_10 ;
wire \core/n5711_8 ;
wire \core/n5769_10 ;
wire \core/n16058_12 ;
wire \core/n20927_7 ;
wire \core/n5306_7 ;
wire \core/n23253_6 ;
wire \core/n23285_10 ;
wire \core/reg_op2_31_8 ;
wire \core/n12110_6 ;
wire \core/n16146_5 ;
wire \core/n23291_5 ;
wire \core/n23109_5 ;
wire \core/n2306_5 ;
wire \core/mem_la_read ;
wire \core/n11464_17 ;
wire \core/n15223_25 ;
wire \core/n15222_29 ;
wire \core/n5312_9 ;
wire \core/n5317_9 ;
wire \core/n5765_15 ;
wire \core/n5748_8 ;
wire \core/n5754_5 ;
wire \core/n5747_11 ;
wire \core/n5712_16 ;
wire \core/n5750_8 ;
wire \core/n5364_5 ;
wire \core/n5312_11 ;
wire \core/n12396_6 ;
wire \core/n2208_25 ;
wire \core/n22885_9 ;
wire \core/n15102_19 ;
wire \core/n15100_19 ;
wire \core/n15098_19 ;
wire \core/n15096_19 ;
wire \core/n19645_5 ;
wire \core/n12388_6 ;
wire \core/n12391_6 ;
wire \core/latched_compr_8 ;
wire \core/mem_do_prefetch_12 ;
wire \core/n15222_31 ;
wire \core/n15237_21 ;
wire \core/n12078_11 ;
wire \core/n12072_7 ;
wire \core/n12895_7 ;
wire \core/n22919_15 ;
wire \core/n12669_8 ;
wire \core/n12669_10 ;
wire \core/n23294_9 ;
wire \core/n15119_7 ;
wire \core/n15119_9 ;
wire \core/n15279_19 ;
wire \core/n15273_19 ;
wire \core/n15269_19 ;
wire \core/n15267_19 ;
wire \core/n15259_19 ;
wire \core/n15253_19 ;
wire \core/n15241_19 ;
wire \core/n15237_23 ;
wire \core/clear_prefetched_high_word_q_7 ;
wire \core/mem_la_firstword_reg_7 ;
wire \core/instr_sub_3_3 ;
wire \core/n12147_5 ;
wire \core/n12245_5 ;
wire \core/n12829_5 ;
wire \core/shift_out ;
wire \core/instr_any_mulh_4 ;
wire \core/pcpi_wait ;
wire \core/pcpi_ready ;
wire [31:0] \core/mem_rdata_q ;
wire [15:0] \core/mem_16bit_buffer ;
wire [31:1] \core/decoded_imm_uj ;
wire [4:0] \core/decoded_rd ;
wire [5:0] \core/decoded_rs1 ;
wire [4:0] \core/decoded_rs2 ;
wire [11:0] \core/decoded_csr ;
wire [31:0] \core/pcpi_insn ;
wire [31:0] \core/decoded_imm ;
wire [31:0] \core/cpuregs[0] ;
wire [31:0] \core/cpuregs[1] ;
wire [31:0] \core/cpuregs[2] ;
wire [31:0] \core/cpuregs[3] ;
wire [31:0] \core/cpuregs[4] ;
wire [31:0] \core/cpuregs[5] ;
wire [31:0] \core/cpuregs[6] ;
wire [31:0] \core/cpuregs[7] ;
wire [31:0] \core/cpuregs[8] ;
wire [31:0] \core/cpuregs[9] ;
wire [31:0] \core/cpuregs[10] ;
wire [31:0] \core/cpuregs[11] ;
wire [31:0] \core/cpuregs[12] ;
wire [31:0] \core/cpuregs[13] ;
wire [31:0] \core/cpuregs[14] ;
wire [31:0] \core/cpuregs[15] ;
wire [31:0] \core/cpuregs[16] ;
wire [31:0] \core/cpuregs[17] ;
wire [31:0] \core/cpuregs[18] ;
wire [31:0] \core/cpuregs[19] ;
wire [31:0] \core/cpuregs[20] ;
wire [31:0] \core/cpuregs[21] ;
wire [31:0] \core/cpuregs[22] ;
wire [31:0] \core/cpuregs[23] ;
wire [31:0] \core/cpuregs[24] ;
wire [31:0] \core/cpuregs[25] ;
wire [31:0] \core/cpuregs[26] ;
wire [31:0] \core/cpuregs[27] ;
wire [31:0] \core/cpuregs[28] ;
wire [31:0] \core/cpuregs[29] ;
wire [31:0] \core/cpuregs[30] ;
wire [31:0] \core/cpuregs[31] ;
wire [31:0] \core/cpuregs[32] ;
wire [31:0] \core/cpuregs[33] ;
wire [31:0] \core/cpuregs[34] ;
wire [31:0] \core/cpuregs[35] ;
wire [31:0] \core/csr_mscratch ;
wire [31:0] \core/csr_mcause ;
wire [4:0] \core/reg_sh ;
wire [31:0] \core/reg_out ;
wire [31:0] \core/alu_out_q ;
wire [3:0] \core/pcpi_timeout_counter ;
wire [31:0] \core/csr_cycle ;
wire [31:0] \core/csr_cycleh ;
wire [31:0] \core/next_irq_pending ;
wire [31:0] \core/reg_pc ;
wire [31:1] \core/reg_next_pc ;
wire [31:0] \core/csr_instret ;
wire [31:0] \core/csr_instreth ;
wire [31:0] \core/irq_mask ;
wire [1:0] \core/mem_wordsize ;
wire [11:0] \core/latched_csr ;
wire [31:0] \core/reg_op1 ;
wire [31:0] \core/reg_op2 ;
wire [31:1] \core/csr_mepc ;
wire [31:0] \core/csr_mtval ;
wire [31:0] \core/timer ;
wire [5:0] \core/latched_rd ;
wire [3:1] \core/irq_pending ;
wire [31:0] \core/alu_add_sub ;
wire [1:0] \core/mem_state ;
wire [31:0] \core/mem_rdata_latched ;
wire [31:8] \core/mem_la_wdata ;
wire [4:0] \core/decoded_rs ;
wire [31:0] \core/alu_out ;
wire [31:0] \core/cpuregs_wrdata ;
wire [31:0] \core/cpuregs_rs1 ;
wire [31:2] \core/mem_la_addr ;
wire [31:2] \core/next_pc ;
wire [1:0] \core/irq_state ;
wire [1:1] \core/active ;
wire [63:0] \core/rd ;
wire [31:0] \core/pcpi_rd ;
wire \core/pcpi_mul/mult_35_3_DOUT71 ;
wire \core/pcpi_mul/mult_35_3_DOUT70 ;
wire \core/pcpi_mul/mult_35_3_DOUT69 ;
wire \core/pcpi_mul/mult_35_3_DOUT68 ;
wire \core/pcpi_mul/mult_35_3_DOUT67 ;
wire \core/pcpi_mul/mult_35_3_DOUT66 ;
wire \core/pcpi_mul/mult_35_3_DOUT65 ;
wire \core/pcpi_mul/mult_35_3_DOUT64 ;
wire \core/pcpi_mul/instr_any_mulh ;
wire \core/pcpi_mul/n299_3 ;
wire \core/pcpi_mul/n300_4 ;
wire \core/pcpi_mul/n301_4 ;
wire \core/pcpi_mul/instr_any_mulh_5 ;
wire \core/pcpi_mul/instr_any_mulh_6 ;
wire \core/pcpi_mul/instr_any_mulh_7 ;
wire \core/pcpi_mul/instr_any_mulh_8 ;
wire \core/pcpi_mul/instr_any_mulh_9 ;
wire [32:0] \core/pcpi_mul/rs1 ;
wire [32:0] \core/pcpi_mul/rs2 ;
wire [0:0] \core/pcpi_mul/active_0 ;
wire \core/pcpi_div/instr_divu ;
wire \core/pcpi_div/instr_rem ;
wire \core/pcpi_div/instr_remu ;
wire \core/pcpi_div/pcpi_wait_q ;
wire \core/pcpi_div/outsign ;
wire \core/pcpi_div/instr_div ;
wire \core/pcpi_div/n546_129 ;
wire \core/pcpi_div/n546_130 ;
wire \core/pcpi_div/n546_131 ;
wire \core/pcpi_div/n546_132 ;
wire \core/pcpi_div/n546_133 ;
wire \core/pcpi_div/n546_134 ;
wire \core/pcpi_div/n546_135 ;
wire \core/pcpi_div/n546_136 ;
wire \core/pcpi_div/n546_137 ;
wire \core/pcpi_div/n546_138 ;
wire \core/pcpi_div/n546_139 ;
wire \core/pcpi_div/n546_140 ;
wire \core/pcpi_div/n546_141 ;
wire \core/pcpi_div/n546_142 ;
wire \core/pcpi_div/n546_143 ;
wire \core/pcpi_div/n546_144 ;
wire \core/pcpi_div/n546_145 ;
wire \core/pcpi_div/n546_146 ;
wire \core/pcpi_div/n546_147 ;
wire \core/pcpi_div/n546_148 ;
wire \core/pcpi_div/n546_149 ;
wire \core/pcpi_div/n546_150 ;
wire \core/pcpi_div/n546_151 ;
wire \core/pcpi_div/n546_152 ;
wire \core/pcpi_div/n546_153 ;
wire \core/pcpi_div/n546_154 ;
wire \core/pcpi_div/n546_155 ;
wire \core/pcpi_div/n546_156 ;
wire \core/pcpi_div/n546_157 ;
wire \core/pcpi_div/n546_158 ;
wire \core/pcpi_div/n546_159 ;
wire \core/pcpi_div/n546_160 ;
wire \core/pcpi_div/n546_161 ;
wire \core/pcpi_div/n546_162 ;
wire \core/pcpi_div/n546_163 ;
wire \core/pcpi_div/n546_164 ;
wire \core/pcpi_div/n546_165 ;
wire \core/pcpi_div/n546_166 ;
wire \core/pcpi_div/n546_167 ;
wire \core/pcpi_div/n546_168 ;
wire \core/pcpi_div/n546_169 ;
wire \core/pcpi_div/n546_170 ;
wire \core/pcpi_div/n546_171 ;
wire \core/pcpi_div/n546_172 ;
wire \core/pcpi_div/n546_173 ;
wire \core/pcpi_div/n546_174 ;
wire \core/pcpi_div/n546_175 ;
wire \core/pcpi_div/n546_176 ;
wire \core/pcpi_div/n546_177 ;
wire \core/pcpi_div/n546_178 ;
wire \core/pcpi_div/n546_179 ;
wire \core/pcpi_div/n546_180 ;
wire \core/pcpi_div/n546_181 ;
wire \core/pcpi_div/n546_182 ;
wire \core/pcpi_div/n546_183 ;
wire \core/pcpi_div/n546_184 ;
wire \core/pcpi_div/n546_185 ;
wire \core/pcpi_div/n546_186 ;
wire \core/pcpi_div/n546_187 ;
wire \core/pcpi_div/n546_188 ;
wire \core/pcpi_div/n546_189 ;
wire \core/pcpi_div/n546_190 ;
wire \core/pcpi_div/n546_191 ;
wire \core/pcpi_div/n546_192 ;
wire \core/pcpi_div/n673_3 ;
wire \core/pcpi_div/n673_0_COUT ;
wire \core/pcpi_div/n672_3 ;
wire \core/pcpi_div/n672_0_COUT ;
wire \core/pcpi_div/n671_3 ;
wire \core/pcpi_div/n671_0_COUT ;
wire \core/pcpi_div/n670_3 ;
wire \core/pcpi_div/n670_0_COUT ;
wire \core/pcpi_div/n669_3 ;
wire \core/pcpi_div/n669_0_COUT ;
wire \core/pcpi_div/n668_3 ;
wire \core/pcpi_div/n668_0_COUT ;
wire \core/pcpi_div/n667_3 ;
wire \core/pcpi_div/n667_0_COUT ;
wire \core/pcpi_div/n666_3 ;
wire \core/pcpi_div/n666_0_COUT ;
wire \core/pcpi_div/n665_3 ;
wire \core/pcpi_div/n665_0_COUT ;
wire \core/pcpi_div/n664_3 ;
wire \core/pcpi_div/n664_0_COUT ;
wire \core/pcpi_div/n663_3 ;
wire \core/pcpi_div/n663_0_COUT ;
wire \core/pcpi_div/n662_3 ;
wire \core/pcpi_div/n662_0_COUT ;
wire \core/pcpi_div/n661_3 ;
wire \core/pcpi_div/n661_0_COUT ;
wire \core/pcpi_div/n660_3 ;
wire \core/pcpi_div/n660_0_COUT ;
wire \core/pcpi_div/n659_3 ;
wire \core/pcpi_div/n659_0_COUT ;
wire \core/pcpi_div/n658_3 ;
wire \core/pcpi_div/n658_0_COUT ;
wire \core/pcpi_div/n657_3 ;
wire \core/pcpi_div/n657_0_COUT ;
wire \core/pcpi_div/n656_3 ;
wire \core/pcpi_div/n656_0_COUT ;
wire \core/pcpi_div/n655_3 ;
wire \core/pcpi_div/n655_0_COUT ;
wire \core/pcpi_div/n654_3 ;
wire \core/pcpi_div/n654_0_COUT ;
wire \core/pcpi_div/n653_3 ;
wire \core/pcpi_div/n653_0_COUT ;
wire \core/pcpi_div/n652_3 ;
wire \core/pcpi_div/n652_0_COUT ;
wire \core/pcpi_div/n651_3 ;
wire \core/pcpi_div/n651_0_COUT ;
wire \core/pcpi_div/n650_3 ;
wire \core/pcpi_div/n650_0_COUT ;
wire \core/pcpi_div/n649_3 ;
wire \core/pcpi_div/n649_0_COUT ;
wire \core/pcpi_div/n648_3 ;
wire \core/pcpi_div/n648_0_COUT ;
wire \core/pcpi_div/n647_3 ;
wire \core/pcpi_div/n647_0_COUT ;
wire \core/pcpi_div/n646_3 ;
wire \core/pcpi_div/n646_0_COUT ;
wire \core/pcpi_div/n645_3 ;
wire \core/pcpi_div/n645_0_COUT ;
wire \core/pcpi_div/n644_3 ;
wire \core/pcpi_div/n644_0_COUT ;
wire \core/pcpi_div/n643_3 ;
wire \core/pcpi_div/n643_0_COUT ;
wire \core/pcpi_div/n642_3 ;
wire \core/pcpi_div/n642_0_COUT ;
wire \core/pcpi_div/n33_3 ;
wire \core/pcpi_div/n34_3 ;
wire \core/pcpi_div/n35_3 ;
wire \core/pcpi_div/n36_3 ;
wire \core/pcpi_div/n316_3 ;
wire \core/pcpi_div/n318_3 ;
wire \core/pcpi_div/n514_3 ;
wire \core/pcpi_div/n515_3 ;
wire \core/pcpi_div/n516_3 ;
wire \core/pcpi_div/n517_3 ;
wire \core/pcpi_div/n518_3 ;
wire \core/pcpi_div/n519_3 ;
wire \core/pcpi_div/n520_3 ;
wire \core/pcpi_div/n521_3 ;
wire \core/pcpi_div/n522_3 ;
wire \core/pcpi_div/n523_3 ;
wire \core/pcpi_div/n524_3 ;
wire \core/pcpi_div/n525_3 ;
wire \core/pcpi_div/n526_3 ;
wire \core/pcpi_div/n527_3 ;
wire \core/pcpi_div/n528_3 ;
wire \core/pcpi_div/n529_3 ;
wire \core/pcpi_div/n530_3 ;
wire \core/pcpi_div/n531_3 ;
wire \core/pcpi_div/n532_3 ;
wire \core/pcpi_div/n533_3 ;
wire \core/pcpi_div/n534_3 ;
wire \core/pcpi_div/n535_3 ;
wire \core/pcpi_div/n536_3 ;
wire \core/pcpi_div/n537_3 ;
wire \core/pcpi_div/n538_3 ;
wire \core/pcpi_div/n539_3 ;
wire \core/pcpi_div/n540_3 ;
wire \core/pcpi_div/n541_3 ;
wire \core/pcpi_div/n542_3 ;
wire \core/pcpi_div/n543_3 ;
wire \core/pcpi_div/n544_3 ;
wire \core/pcpi_div/n773_3 ;
wire \core/pcpi_div/n774_3 ;
wire \core/pcpi_div/n775_3 ;
wire \core/pcpi_div/n776_3 ;
wire \core/pcpi_div/n777_3 ;
wire \core/pcpi_div/n778_3 ;
wire \core/pcpi_div/n779_3 ;
wire \core/pcpi_div/n780_3 ;
wire \core/pcpi_div/n781_3 ;
wire \core/pcpi_div/n782_3 ;
wire \core/pcpi_div/n783_3 ;
wire \core/pcpi_div/n784_3 ;
wire \core/pcpi_div/n785_3 ;
wire \core/pcpi_div/n786_3 ;
wire \core/pcpi_div/n787_3 ;
wire \core/pcpi_div/n788_3 ;
wire \core/pcpi_div/n789_3 ;
wire \core/pcpi_div/n790_3 ;
wire \core/pcpi_div/n791_3 ;
wire \core/pcpi_div/n792_3 ;
wire \core/pcpi_div/n793_3 ;
wire \core/pcpi_div/n794_3 ;
wire \core/pcpi_div/n795_3 ;
wire \core/pcpi_div/n796_3 ;
wire \core/pcpi_div/n797_3 ;
wire \core/pcpi_div/n798_3 ;
wire \core/pcpi_div/n799_3 ;
wire \core/pcpi_div/n800_3 ;
wire \core/pcpi_div/n801_3 ;
wire \core/pcpi_div/n802_3 ;
wire \core/pcpi_div/n803_3 ;
wire \core/pcpi_div/n838_3 ;
wire \core/pcpi_div/n839_3 ;
wire \core/pcpi_div/n840_3 ;
wire \core/pcpi_div/n841_3 ;
wire \core/pcpi_div/n842_3 ;
wire \core/pcpi_div/n843_3 ;
wire \core/pcpi_div/n844_3 ;
wire \core/pcpi_div/n845_3 ;
wire \core/pcpi_div/n846_3 ;
wire \core/pcpi_div/n847_3 ;
wire \core/pcpi_div/n848_3 ;
wire \core/pcpi_div/n849_3 ;
wire \core/pcpi_div/n850_3 ;
wire \core/pcpi_div/n851_3 ;
wire \core/pcpi_div/n852_3 ;
wire \core/pcpi_div/n853_3 ;
wire \core/pcpi_div/n854_3 ;
wire \core/pcpi_div/n855_3 ;
wire \core/pcpi_div/n856_3 ;
wire \core/pcpi_div/n857_3 ;
wire \core/pcpi_div/n858_3 ;
wire \core/pcpi_div/n859_3 ;
wire \core/pcpi_div/n860_3 ;
wire \core/pcpi_div/n861_3 ;
wire \core/pcpi_div/n862_3 ;
wire \core/pcpi_div/n863_3 ;
wire \core/pcpi_div/n864_3 ;
wire \core/pcpi_div/n865_3 ;
wire \core/pcpi_div/n866_3 ;
wire \core/pcpi_div/n867_3 ;
wire \core/pcpi_div/n38_4 ;
wire \core/pcpi_div/n837_5 ;
wire \core/pcpi_div/instr_any_div_rem_4 ;
wire \core/pcpi_div/n316_4 ;
wire \core/pcpi_div/n316_5 ;
wire \core/pcpi_div/n318_4 ;
wire \core/pcpi_div/n318_5 ;
wire \core/pcpi_div/n514_4 ;
wire \core/pcpi_div/n514_5 ;
wire \core/pcpi_div/n515_4 ;
wire \core/pcpi_div/n515_5 ;
wire \core/pcpi_div/n516_4 ;
wire \core/pcpi_div/n516_5 ;
wire \core/pcpi_div/n517_4 ;
wire \core/pcpi_div/n517_5 ;
wire \core/pcpi_div/n518_4 ;
wire \core/pcpi_div/n518_5 ;
wire \core/pcpi_div/n519_4 ;
wire \core/pcpi_div/n519_5 ;
wire \core/pcpi_div/n520_4 ;
wire \core/pcpi_div/n521_4 ;
wire \core/pcpi_div/n521_5 ;
wire \core/pcpi_div/n522_4 ;
wire \core/pcpi_div/n522_5 ;
wire \core/pcpi_div/n523_4 ;
wire \core/pcpi_div/n524_4 ;
wire \core/pcpi_div/n524_5 ;
wire \core/pcpi_div/n525_4 ;
wire \core/pcpi_div/n525_5 ;
wire \core/pcpi_div/n526_4 ;
wire \core/pcpi_div/n527_4 ;
wire \core/pcpi_div/n527_5 ;
wire \core/pcpi_div/n528_4 ;
wire \core/pcpi_div/n528_5 ;
wire \core/pcpi_div/n529_4 ;
wire \core/pcpi_div/n530_4 ;
wire \core/pcpi_div/n530_5 ;
wire \core/pcpi_div/n531_4 ;
wire \core/pcpi_div/n531_5 ;
wire \core/pcpi_div/n532_4 ;
wire \core/pcpi_div/n533_4 ;
wire \core/pcpi_div/n533_5 ;
wire \core/pcpi_div/n534_4 ;
wire \core/pcpi_div/n534_5 ;
wire \core/pcpi_div/n535_4 ;
wire \core/pcpi_div/n536_4 ;
wire \core/pcpi_div/n536_5 ;
wire \core/pcpi_div/n537_4 ;
wire \core/pcpi_div/n537_5 ;
wire \core/pcpi_div/n538_4 ;
wire \core/pcpi_div/n539_4 ;
wire \core/pcpi_div/n539_5 ;
wire \core/pcpi_div/n540_4 ;
wire \core/pcpi_div/n540_5 ;
wire \core/pcpi_div/n541_4 ;
wire \core/pcpi_div/n542_4 ;
wire \core/pcpi_div/n543_4 ;
wire \core/pcpi_div/n543_5 ;
wire \core/pcpi_div/n773_4 ;
wire \core/pcpi_div/n775_4 ;
wire \core/pcpi_div/n776_4 ;
wire \core/pcpi_div/n777_4 ;
wire \core/pcpi_div/n778_4 ;
wire \core/pcpi_div/n780_4 ;
wire \core/pcpi_div/n782_4 ;
wire \core/pcpi_div/n783_4 ;
wire \core/pcpi_div/n785_4 ;
wire \core/pcpi_div/n786_4 ;
wire \core/pcpi_div/n788_4 ;
wire \core/pcpi_div/n789_4 ;
wire \core/pcpi_div/n791_4 ;
wire \core/pcpi_div/n792_4 ;
wire \core/pcpi_div/n794_4 ;
wire \core/pcpi_div/n795_4 ;
wire \core/pcpi_div/n797_4 ;
wire \core/pcpi_div/n798_4 ;
wire \core/pcpi_div/n800_4 ;
wire \core/pcpi_div/n838_4 ;
wire \core/pcpi_div/n839_4 ;
wire \core/pcpi_div/n840_4 ;
wire \core/pcpi_div/n841_4 ;
wire \core/pcpi_div/n842_4 ;
wire \core/pcpi_div/n844_4 ;
wire \core/pcpi_div/n845_4 ;
wire \core/pcpi_div/n847_4 ;
wire \core/pcpi_div/n848_4 ;
wire \core/pcpi_div/n850_4 ;
wire \core/pcpi_div/n851_4 ;
wire \core/pcpi_div/n853_4 ;
wire \core/pcpi_div/n854_4 ;
wire \core/pcpi_div/n856_4 ;
wire \core/pcpi_div/n857_4 ;
wire \core/pcpi_div/n859_4 ;
wire \core/pcpi_div/n860_4 ;
wire \core/pcpi_div/n862_4 ;
wire \core/pcpi_div/n863_4 ;
wire \core/pcpi_div/n865_4 ;
wire \core/pcpi_div/n866_4 ;
wire \core/pcpi_div/n837_6 ;
wire \core/pcpi_div/n316_6 ;
wire \core/pcpi_div/n316_7 ;
wire \core/pcpi_div/n318_6 ;
wire \core/pcpi_div/n318_7 ;
wire \core/pcpi_div/n318_8 ;
wire \core/pcpi_div/n514_6 ;
wire \core/pcpi_div/n514_7 ;
wire \core/pcpi_div/n516_6 ;
wire \core/pcpi_div/n516_7 ;
wire \core/pcpi_div/n517_6 ;
wire \core/pcpi_div/n519_6 ;
wire \core/pcpi_div/n521_6 ;
wire \core/pcpi_div/n524_6 ;
wire \core/pcpi_div/n525_6 ;
wire \core/pcpi_div/n527_6 ;
wire \core/pcpi_div/n528_6 ;
wire \core/pcpi_div/n530_6 ;
wire \core/pcpi_div/n531_6 ;
wire \core/pcpi_div/n533_6 ;
wire \core/pcpi_div/n534_6 ;
wire \core/pcpi_div/n536_6 ;
wire \core/pcpi_div/n537_6 ;
wire \core/pcpi_div/n539_6 ;
wire \core/pcpi_div/n540_6 ;
wire \core/pcpi_div/n542_5 ;
wire \core/pcpi_div/n542_6 ;
wire \core/pcpi_div/n773_5 ;
wire \core/pcpi_div/n774_5 ;
wire \core/pcpi_div/n775_5 ;
wire \core/pcpi_div/n775_6 ;
wire \core/pcpi_div/n777_6 ;
wire \core/pcpi_div/n778_5 ;
wire \core/pcpi_div/n785_5 ;
wire \core/pcpi_div/n788_5 ;
wire \core/pcpi_div/n791_5 ;
wire \core/pcpi_div/n794_5 ;
wire \core/pcpi_div/n797_5 ;
wire \core/pcpi_div/n800_5 ;
wire \core/pcpi_div/n840_5 ;
wire \core/pcpi_div/n844_5 ;
wire \core/pcpi_div/n847_5 ;
wire \core/pcpi_div/n850_5 ;
wire \core/pcpi_div/n853_5 ;
wire \core/pcpi_div/n856_5 ;
wire \core/pcpi_div/n859_5 ;
wire \core/pcpi_div/n862_5 ;
wire \core/pcpi_div/dividend_31_8 ;
wire \core/pcpi_div/dividend_31_9 ;
wire \core/pcpi_div/n318_9 ;
wire \core/pcpi_div/n318_10 ;
wire \core/pcpi_div/n318_11 ;
wire \core/pcpi_div/n318_12 ;
wire \core/pcpi_div/n318_13 ;
wire \core/pcpi_div/n775_7 ;
wire \core/pcpi_div/dividend_31_10 ;
wire \core/pcpi_div/dividend_31_11 ;
wire \core/pcpi_div/dividend_31_12 ;
wire \core/pcpi_div/dividend_31_13 ;
wire \core/pcpi_div/dividend_31_14 ;
wire \core/pcpi_div/dividend_31_15 ;
wire \core/pcpi_div/dividend_31_16 ;
wire \core/pcpi_div/dividend_31_17 ;
wire \core/pcpi_div/n515_8 ;
wire \core/pcpi_div/n520_7 ;
wire \core/pcpi_div/n777_8 ;
wire \core/pcpi_div/n779_6 ;
wire \core/pcpi_div/n802_6 ;
wire \core/pcpi_div/n801_6 ;
wire \core/pcpi_div/n803_6 ;
wire \core/pcpi_div/n799_6 ;
wire \core/pcpi_div/n796_6 ;
wire \core/pcpi_div/n793_6 ;
wire \core/pcpi_div/n790_6 ;
wire \core/pcpi_div/n787_6 ;
wire \core/pcpi_div/n784_6 ;
wire \core/pcpi_div/n781_6 ;
wire \core/pcpi_div/n774_7 ;
wire \core/pcpi_div/n867_6 ;
wire \core/pcpi_div/n864_6 ;
wire \core/pcpi_div/n861_6 ;
wire \core/pcpi_div/n858_6 ;
wire \core/pcpi_div/n855_6 ;
wire \core/pcpi_div/n852_6 ;
wire \core/pcpi_div/n849_6 ;
wire \core/pcpi_div/n846_6 ;
wire \core/pcpi_div/n843_6 ;
wire \core/pcpi_div/n544_6 ;
wire \core/pcpi_div/n545_5 ;
wire \core/pcpi_div/instr_any_div_rem ;
wire \core/pcpi_div/n868_5 ;
wire \core/pcpi_div/n804_5 ;
wire \core/pcpi_div/n1784_7 ;
wire \core/pcpi_div/n1783_7 ;
wire \core/pcpi_div/divisor_30_8 ;
wire \core/pcpi_div/quotient_0_9 ;
wire \core/pcpi_div/quotient_1_9 ;
wire \core/pcpi_div/quotient_2_9 ;
wire \core/pcpi_div/quotient_3_9 ;
wire \core/pcpi_div/quotient_4_9 ;
wire \core/pcpi_div/quotient_5_9 ;
wire \core/pcpi_div/quotient_6_9 ;
wire \core/pcpi_div/quotient_7_9 ;
wire \core/pcpi_div/quotient_8_9 ;
wire \core/pcpi_div/quotient_9_9 ;
wire \core/pcpi_div/quotient_10_9 ;
wire \core/pcpi_div/quotient_11_9 ;
wire \core/pcpi_div/quotient_12_9 ;
wire \core/pcpi_div/quotient_13_9 ;
wire \core/pcpi_div/quotient_14_9 ;
wire \core/pcpi_div/quotient_15_9 ;
wire \core/pcpi_div/quotient_16_9 ;
wire \core/pcpi_div/quotient_17_9 ;
wire \core/pcpi_div/quotient_18_9 ;
wire \core/pcpi_div/quotient_19_9 ;
wire \core/pcpi_div/quotient_20_9 ;
wire \core/pcpi_div/quotient_21_9 ;
wire \core/pcpi_div/quotient_22_9 ;
wire \core/pcpi_div/quotient_23_9 ;
wire \core/pcpi_div/quotient_24_9 ;
wire \core/pcpi_div/quotient_25_9 ;
wire \core/pcpi_div/quotient_26_9 ;
wire \core/pcpi_div/quotient_27_9 ;
wire \core/pcpi_div/quotient_28_9 ;
wire \core/pcpi_div/quotient_29_9 ;
wire \core/pcpi_div/quotient_30_9 ;
wire \core/pcpi_div/quotient_31_9 ;
wire \core/pcpi_div/dividend_31_19 ;
wire \core/pcpi_div/divisor_62_8 ;
wire \core/pcpi_div/running ;
wire \core/pcpi_div/start_6 ;
wire \core/pcpi_div/start ;
wire [31:0] \core/pcpi_div/dividend ;
wire [62:0] \core/pcpi_div/divisor ;
wire [31:0] \core/pcpi_div/quotient ;
wire [31:0] \core/pcpi_div/quotient_msk ;
wire \itcm/memory_0_memory_0_0_0_0_DO31 ;
wire \itcm/memory_0_memory_0_0_0_0_DO30 ;
wire \itcm/memory_0_memory_0_0_0_0_DO29 ;
wire \itcm/memory_0_memory_0_0_0_0_DO28 ;
wire \itcm/memory_0_memory_0_0_0_0_DO27 ;
wire \itcm/memory_0_memory_0_0_0_0_DO26 ;
wire \itcm/memory_0_memory_0_0_0_0_DO25 ;
wire \itcm/memory_0_memory_0_0_0_0_DO24 ;
wire \itcm/memory_0_memory_0_0_0_0_DO23 ;
wire \itcm/memory_0_memory_0_0_0_0_DO22 ;
wire \itcm/memory_0_memory_0_0_0_0_DO21 ;
wire \itcm/memory_0_memory_0_0_0_0_DO20 ;
wire \itcm/memory_0_memory_0_0_0_0_DO19 ;
wire \itcm/memory_0_memory_0_0_0_0_DO18 ;
wire \itcm/memory_0_memory_0_0_0_0_DO17 ;
wire \itcm/memory_0_memory_0_0_0_0_DO16 ;
wire \itcm/memory_0_memory_0_0_0_0_DO15 ;
wire \itcm/memory_0_memory_0_0_0_0_DO14 ;
wire \itcm/memory_0_memory_0_0_0_0_DO13 ;
wire \itcm/memory_0_memory_0_0_0_0_DO12 ;
wire \itcm/memory_0_memory_0_0_0_0_DO11 ;
wire \itcm/memory_0_memory_0_0_0_0_DO10 ;
wire \itcm/memory_0_memory_0_0_0_0_DO9 ;
wire \itcm/memory_0_memory_0_0_0_0_DO8 ;
wire \itcm/memory_0_memory_0_0_0_0_DO7 ;
wire \itcm/memory_0_memory_0_0_0_0_DO6 ;
wire \itcm/memory_0_memory_0_0_0_0_DO5 ;
wire \itcm/memory_0_memory_0_0_0_0_DO4 ;
wire \itcm/memory_0_memory_0_0_1_0_DO31 ;
wire \itcm/memory_0_memory_0_0_1_0_DO30 ;
wire \itcm/memory_0_memory_0_0_1_0_DO29 ;
wire \itcm/memory_0_memory_0_0_1_0_DO28 ;
wire \itcm/memory_0_memory_0_0_1_0_DO27 ;
wire \itcm/memory_0_memory_0_0_1_0_DO26 ;
wire \itcm/memory_0_memory_0_0_1_0_DO25 ;
wire \itcm/memory_0_memory_0_0_1_0_DO24 ;
wire \itcm/memory_0_memory_0_0_1_0_DO23 ;
wire \itcm/memory_0_memory_0_0_1_0_DO22 ;
wire \itcm/memory_0_memory_0_0_1_0_DO21 ;
wire \itcm/memory_0_memory_0_0_1_0_DO20 ;
wire \itcm/memory_0_memory_0_0_1_0_DO19 ;
wire \itcm/memory_0_memory_0_0_1_0_DO18 ;
wire \itcm/memory_0_memory_0_0_1_0_DO17 ;
wire \itcm/memory_0_memory_0_0_1_0_DO16 ;
wire \itcm/memory_0_memory_0_0_1_0_DO15 ;
wire \itcm/memory_0_memory_0_0_1_0_DO14 ;
wire \itcm/memory_0_memory_0_0_1_0_DO13 ;
wire \itcm/memory_0_memory_0_0_1_0_DO12 ;
wire \itcm/memory_0_memory_0_0_1_0_DO11 ;
wire \itcm/memory_0_memory_0_0_1_0_DO10 ;
wire \itcm/memory_0_memory_0_0_1_0_DO9 ;
wire \itcm/memory_0_memory_0_0_1_0_DO8 ;
wire \itcm/memory_0_memory_0_0_1_0_DO7 ;
wire \itcm/memory_0_memory_0_0_1_0_DO6 ;
wire \itcm/memory_0_memory_0_0_1_0_DO5 ;
wire \itcm/memory_0_memory_0_0_1_0_DO4 ;
wire \itcm/memory_1_memory_1_0_0_0_DO31 ;
wire \itcm/memory_1_memory_1_0_0_0_DO30 ;
wire \itcm/memory_1_memory_1_0_0_0_DO29 ;
wire \itcm/memory_1_memory_1_0_0_0_DO28 ;
wire \itcm/memory_1_memory_1_0_0_0_DO27 ;
wire \itcm/memory_1_memory_1_0_0_0_DO26 ;
wire \itcm/memory_1_memory_1_0_0_0_DO25 ;
wire \itcm/memory_1_memory_1_0_0_0_DO24 ;
wire \itcm/memory_1_memory_1_0_0_0_DO23 ;
wire \itcm/memory_1_memory_1_0_0_0_DO22 ;
wire \itcm/memory_1_memory_1_0_0_0_DO21 ;
wire \itcm/memory_1_memory_1_0_0_0_DO20 ;
wire \itcm/memory_1_memory_1_0_0_0_DO19 ;
wire \itcm/memory_1_memory_1_0_0_0_DO18 ;
wire \itcm/memory_1_memory_1_0_0_0_DO17 ;
wire \itcm/memory_1_memory_1_0_0_0_DO16 ;
wire \itcm/memory_1_memory_1_0_0_0_DO15 ;
wire \itcm/memory_1_memory_1_0_0_0_DO14 ;
wire \itcm/memory_1_memory_1_0_0_0_DO13 ;
wire \itcm/memory_1_memory_1_0_0_0_DO12 ;
wire \itcm/memory_1_memory_1_0_0_0_DO11 ;
wire \itcm/memory_1_memory_1_0_0_0_DO10 ;
wire \itcm/memory_1_memory_1_0_0_0_DO9 ;
wire \itcm/memory_1_memory_1_0_0_0_DO8 ;
wire \itcm/memory_1_memory_1_0_0_0_DO7 ;
wire \itcm/memory_1_memory_1_0_0_0_DO6 ;
wire \itcm/memory_1_memory_1_0_0_0_DO5 ;
wire \itcm/memory_1_memory_1_0_0_0_DO4 ;
wire \itcm/memory_1_memory_1_0_1_0_DO31 ;
wire \itcm/memory_1_memory_1_0_1_0_DO30 ;
wire \itcm/memory_1_memory_1_0_1_0_DO29 ;
wire \itcm/memory_1_memory_1_0_1_0_DO28 ;
wire \itcm/memory_1_memory_1_0_1_0_DO27 ;
wire \itcm/memory_1_memory_1_0_1_0_DO26 ;
wire \itcm/memory_1_memory_1_0_1_0_DO25 ;
wire \itcm/memory_1_memory_1_0_1_0_DO24 ;
wire \itcm/memory_1_memory_1_0_1_0_DO23 ;
wire \itcm/memory_1_memory_1_0_1_0_DO22 ;
wire \itcm/memory_1_memory_1_0_1_0_DO21 ;
wire \itcm/memory_1_memory_1_0_1_0_DO20 ;
wire \itcm/memory_1_memory_1_0_1_0_DO19 ;
wire \itcm/memory_1_memory_1_0_1_0_DO18 ;
wire \itcm/memory_1_memory_1_0_1_0_DO17 ;
wire \itcm/memory_1_memory_1_0_1_0_DO16 ;
wire \itcm/memory_1_memory_1_0_1_0_DO15 ;
wire \itcm/memory_1_memory_1_0_1_0_DO14 ;
wire \itcm/memory_1_memory_1_0_1_0_DO13 ;
wire \itcm/memory_1_memory_1_0_1_0_DO12 ;
wire \itcm/memory_1_memory_1_0_1_0_DO11 ;
wire \itcm/memory_1_memory_1_0_1_0_DO10 ;
wire \itcm/memory_1_memory_1_0_1_0_DO9 ;
wire \itcm/memory_1_memory_1_0_1_0_DO8 ;
wire \itcm/memory_1_memory_1_0_1_0_DO7 ;
wire \itcm/memory_1_memory_1_0_1_0_DO6 ;
wire \itcm/memory_1_memory_1_0_1_0_DO5 ;
wire \itcm/memory_1_memory_1_0_1_0_DO4 ;
wire \itcm/memory_2_memory_2_0_0_0_DO31 ;
wire \itcm/memory_2_memory_2_0_0_0_DO30 ;
wire \itcm/memory_2_memory_2_0_0_0_DO29 ;
wire \itcm/memory_2_memory_2_0_0_0_DO28 ;
wire \itcm/memory_2_memory_2_0_0_0_DO27 ;
wire \itcm/memory_2_memory_2_0_0_0_DO26 ;
wire \itcm/memory_2_memory_2_0_0_0_DO25 ;
wire \itcm/memory_2_memory_2_0_0_0_DO24 ;
wire \itcm/memory_2_memory_2_0_0_0_DO23 ;
wire \itcm/memory_2_memory_2_0_0_0_DO22 ;
wire \itcm/memory_2_memory_2_0_0_0_DO21 ;
wire \itcm/memory_2_memory_2_0_0_0_DO20 ;
wire \itcm/memory_2_memory_2_0_0_0_DO19 ;
wire \itcm/memory_2_memory_2_0_0_0_DO18 ;
wire \itcm/memory_2_memory_2_0_0_0_DO17 ;
wire \itcm/memory_2_memory_2_0_0_0_DO16 ;
wire \itcm/memory_2_memory_2_0_0_0_DO15 ;
wire \itcm/memory_2_memory_2_0_0_0_DO14 ;
wire \itcm/memory_2_memory_2_0_0_0_DO13 ;
wire \itcm/memory_2_memory_2_0_0_0_DO12 ;
wire \itcm/memory_2_memory_2_0_0_0_DO11 ;
wire \itcm/memory_2_memory_2_0_0_0_DO10 ;
wire \itcm/memory_2_memory_2_0_0_0_DO9 ;
wire \itcm/memory_2_memory_2_0_0_0_DO8 ;
wire \itcm/memory_2_memory_2_0_0_0_DO7 ;
wire \itcm/memory_2_memory_2_0_0_0_DO6 ;
wire \itcm/memory_2_memory_2_0_0_0_DO5 ;
wire \itcm/memory_2_memory_2_0_0_0_DO4 ;
wire \itcm/memory_2_memory_2_0_1_0_DO31 ;
wire \itcm/memory_2_memory_2_0_1_0_DO30 ;
wire \itcm/memory_2_memory_2_0_1_0_DO29 ;
wire \itcm/memory_2_memory_2_0_1_0_DO28 ;
wire \itcm/memory_2_memory_2_0_1_0_DO27 ;
wire \itcm/memory_2_memory_2_0_1_0_DO26 ;
wire \itcm/memory_2_memory_2_0_1_0_DO25 ;
wire \itcm/memory_2_memory_2_0_1_0_DO24 ;
wire \itcm/memory_2_memory_2_0_1_0_DO23 ;
wire \itcm/memory_2_memory_2_0_1_0_DO22 ;
wire \itcm/memory_2_memory_2_0_1_0_DO21 ;
wire \itcm/memory_2_memory_2_0_1_0_DO20 ;
wire \itcm/memory_2_memory_2_0_1_0_DO19 ;
wire \itcm/memory_2_memory_2_0_1_0_DO18 ;
wire \itcm/memory_2_memory_2_0_1_0_DO17 ;
wire \itcm/memory_2_memory_2_0_1_0_DO16 ;
wire \itcm/memory_2_memory_2_0_1_0_DO15 ;
wire \itcm/memory_2_memory_2_0_1_0_DO14 ;
wire \itcm/memory_2_memory_2_0_1_0_DO13 ;
wire \itcm/memory_2_memory_2_0_1_0_DO12 ;
wire \itcm/memory_2_memory_2_0_1_0_DO11 ;
wire \itcm/memory_2_memory_2_0_1_0_DO10 ;
wire \itcm/memory_2_memory_2_0_1_0_DO9 ;
wire \itcm/memory_2_memory_2_0_1_0_DO8 ;
wire \itcm/memory_2_memory_2_0_1_0_DO7 ;
wire \itcm/memory_2_memory_2_0_1_0_DO6 ;
wire \itcm/memory_2_memory_2_0_1_0_DO5 ;
wire \itcm/memory_2_memory_2_0_1_0_DO4 ;
wire \itcm/memory_3_memory_3_0_0_0_DO31 ;
wire \itcm/memory_3_memory_3_0_0_0_DO30 ;
wire \itcm/memory_3_memory_3_0_0_0_DO29 ;
wire \itcm/memory_3_memory_3_0_0_0_DO28 ;
wire \itcm/memory_3_memory_3_0_0_0_DO27 ;
wire \itcm/memory_3_memory_3_0_0_0_DO26 ;
wire \itcm/memory_3_memory_3_0_0_0_DO25 ;
wire \itcm/memory_3_memory_3_0_0_0_DO24 ;
wire \itcm/memory_3_memory_3_0_0_0_DO23 ;
wire \itcm/memory_3_memory_3_0_0_0_DO22 ;
wire \itcm/memory_3_memory_3_0_0_0_DO21 ;
wire \itcm/memory_3_memory_3_0_0_0_DO20 ;
wire \itcm/memory_3_memory_3_0_0_0_DO19 ;
wire \itcm/memory_3_memory_3_0_0_0_DO18 ;
wire \itcm/memory_3_memory_3_0_0_0_DO17 ;
wire \itcm/memory_3_memory_3_0_0_0_DO16 ;
wire \itcm/memory_3_memory_3_0_0_0_DO15 ;
wire \itcm/memory_3_memory_3_0_0_0_DO14 ;
wire \itcm/memory_3_memory_3_0_0_0_DO13 ;
wire \itcm/memory_3_memory_3_0_0_0_DO12 ;
wire \itcm/memory_3_memory_3_0_0_0_DO11 ;
wire \itcm/memory_3_memory_3_0_0_0_DO10 ;
wire \itcm/memory_3_memory_3_0_0_0_DO9 ;
wire \itcm/memory_3_memory_3_0_0_0_DO8 ;
wire \itcm/memory_3_memory_3_0_0_0_DO7 ;
wire \itcm/memory_3_memory_3_0_0_0_DO6 ;
wire \itcm/memory_3_memory_3_0_0_0_DO5 ;
wire \itcm/memory_3_memory_3_0_0_0_DO4 ;
wire \itcm/memory_3_memory_3_0_1_0_DO31 ;
wire \itcm/memory_3_memory_3_0_1_0_DO30 ;
wire \itcm/memory_3_memory_3_0_1_0_DO29 ;
wire \itcm/memory_3_memory_3_0_1_0_DO28 ;
wire \itcm/memory_3_memory_3_0_1_0_DO27 ;
wire \itcm/memory_3_memory_3_0_1_0_DO26 ;
wire \itcm/memory_3_memory_3_0_1_0_DO25 ;
wire \itcm/memory_3_memory_3_0_1_0_DO24 ;
wire \itcm/memory_3_memory_3_0_1_0_DO23 ;
wire \itcm/memory_3_memory_3_0_1_0_DO22 ;
wire \itcm/memory_3_memory_3_0_1_0_DO21 ;
wire \itcm/memory_3_memory_3_0_1_0_DO20 ;
wire \itcm/memory_3_memory_3_0_1_0_DO19 ;
wire \itcm/memory_3_memory_3_0_1_0_DO18 ;
wire \itcm/memory_3_memory_3_0_1_0_DO17 ;
wire \itcm/memory_3_memory_3_0_1_0_DO16 ;
wire \itcm/memory_3_memory_3_0_1_0_DO15 ;
wire \itcm/memory_3_memory_3_0_1_0_DO14 ;
wire \itcm/memory_3_memory_3_0_1_0_DO13 ;
wire \itcm/memory_3_memory_3_0_1_0_DO12 ;
wire \itcm/memory_3_memory_3_0_1_0_DO11 ;
wire \itcm/memory_3_memory_3_0_1_0_DO10 ;
wire \itcm/memory_3_memory_3_0_1_0_DO9 ;
wire \itcm/memory_3_memory_3_0_1_0_DO8 ;
wire \itcm/memory_3_memory_3_0_1_0_DO7 ;
wire \itcm/memory_3_memory_3_0_1_0_DO6 ;
wire \itcm/memory_3_memory_3_0_1_0_DO5 ;
wire \itcm/memory_3_memory_3_0_1_0_DO4 ;
wire \itcm/memory_0_9 ;
wire \itcm/memory_1_9 ;
wire \itcm/memory_2_9 ;
wire \itcm/memory_3_9 ;
wire \itcm/memory_3_11 ;
wire \itcm/memory_2_11 ;
wire \itcm/memory_1_11 ;
wire \itcm/memory_0_11 ;
wire \itcm/memory_0_17 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO31 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO30 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO29 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO28 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO27 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO26 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO25 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO24 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO23 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO22 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO21 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO20 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO19 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO18 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO17 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO16 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO15 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO14 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO13 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO12 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO11 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO10 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO9 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO8 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO7 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO6 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO5 ;
wire \dtcm/mem_0_mem_0_0_0_0_DO4 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO31 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO30 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO29 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO28 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO27 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO26 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO25 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO24 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO23 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO22 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO21 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO20 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO19 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO18 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO17 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO16 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO15 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO14 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO13 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO12 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO11 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO10 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO9 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO8 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO7 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO6 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO5 ;
wire \dtcm/mem_0_mem_0_0_1_0_DO4 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO31 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO30 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO29 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO28 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO27 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO26 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO25 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO24 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO23 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO22 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO21 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO20 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO19 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO18 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO17 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO16 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO15 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO14 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO13 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO12 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO11 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO10 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO9 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO8 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO7 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO6 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO5 ;
wire \dtcm/mem_1_mem_1_0_0_0_DO4 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO31 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO30 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO29 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO28 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO27 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO26 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO25 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO24 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO23 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO22 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO21 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO20 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO19 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO18 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO17 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO16 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO15 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO14 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO13 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO12 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO11 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO10 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO9 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO8 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO7 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO6 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO5 ;
wire \dtcm/mem_1_mem_1_0_1_0_DO4 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO31 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO30 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO29 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO28 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO27 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO26 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO25 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO24 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO23 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO22 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO21 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO20 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO19 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO18 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO17 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO16 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO15 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO14 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO13 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO12 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO11 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO10 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO9 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO8 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO7 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO6 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO5 ;
wire \dtcm/mem_2_mem_2_0_0_0_DO4 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO31 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO30 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO29 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO28 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO27 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO26 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO25 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO24 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO23 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO22 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO21 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO20 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO19 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO18 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO17 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO16 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO15 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO14 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO13 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO12 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO11 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO10 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO9 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO8 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO7 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO6 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO5 ;
wire \dtcm/mem_2_mem_2_0_1_0_DO4 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO31 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO30 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO29 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO28 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO27 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO26 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO25 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO24 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO23 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO22 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO21 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO20 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO19 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO18 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO17 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO16 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO15 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO14 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO13 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO12 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO11 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO10 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO9 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO8 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO7 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO6 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO5 ;
wire \dtcm/mem_3_mem_3_0_0_0_DO4 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO31 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO30 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO29 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO28 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO27 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO26 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO25 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO24 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO23 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO22 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO21 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO20 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO19 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO18 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO17 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO16 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO15 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO14 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO13 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO12 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO11 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO10 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO9 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO8 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO7 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO6 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO5 ;
wire \dtcm/mem_3_mem_3_0_1_0_DO4 ;
wire \dtcm/n6_4 ;
wire \dtcm/mem_3_9 ;
wire \dtcm/mem_2_9 ;
wire \dtcm/mem_1_9 ;
wire \dtcm/mem_0_9 ;
wire \simpleuart/n210_67 ;
wire \simpleuart/n210_68 ;
wire \simpleuart/n210_69 ;
wire \simpleuart/n210_70 ;
wire \simpleuart/n210_71 ;
wire \simpleuart/n210_72 ;
wire \simpleuart/n210_73 ;
wire \simpleuart/n210_74 ;
wire \simpleuart/n210_75 ;
wire \simpleuart/n210_76 ;
wire \simpleuart/n210_77 ;
wire \simpleuart/n210_78 ;
wire \simpleuart/n210_79 ;
wire \simpleuart/n210_80 ;
wire \simpleuart/n210_81 ;
wire \simpleuart/n210_82 ;
wire \simpleuart/n210_83 ;
wire \simpleuart/n210_84 ;
wire \simpleuart/n210_85 ;
wire \simpleuart/n210_86 ;
wire \simpleuart/n210_87 ;
wire \simpleuart/n210_88 ;
wire \simpleuart/n210_89 ;
wire \simpleuart/n210_90 ;
wire \simpleuart/n210_91 ;
wire \simpleuart/n210_92 ;
wire \simpleuart/n210_93 ;
wire \simpleuart/n210_94 ;
wire \simpleuart/n210_95 ;
wire \simpleuart/n210_96 ;
wire \simpleuart/n210_97 ;
wire \simpleuart/n210_98 ;
wire \simpleuart/n210_99 ;
wire \simpleuart/n210_100 ;
wire \simpleuart/n210_101 ;
wire \simpleuart/n210_102 ;
wire \simpleuart/n210_103 ;
wire \simpleuart/n210_104 ;
wire \simpleuart/n210_105 ;
wire \simpleuart/n210_106 ;
wire \simpleuart/n210_107 ;
wire \simpleuart/n210_108 ;
wire \simpleuart/n210_109 ;
wire \simpleuart/n210_110 ;
wire \simpleuart/n210_111 ;
wire \simpleuart/n210_112 ;
wire \simpleuart/n210_113 ;
wire \simpleuart/n210_114 ;
wire \simpleuart/n210_115 ;
wire \simpleuart/n210_116 ;
wire \simpleuart/n210_117 ;
wire \simpleuart/n210_118 ;
wire \simpleuart/n210_119 ;
wire \simpleuart/n210_120 ;
wire \simpleuart/n210_121 ;
wire \simpleuart/n210_122 ;
wire \simpleuart/n210_123 ;
wire \simpleuart/n210_124 ;
wire \simpleuart/n210_125 ;
wire \simpleuart/n210_126 ;
wire \simpleuart/n261_67 ;
wire \simpleuart/n261_68 ;
wire \simpleuart/n261_69 ;
wire \simpleuart/n261_70 ;
wire \simpleuart/n261_71 ;
wire \simpleuart/n261_72 ;
wire \simpleuart/n261_73 ;
wire \simpleuart/n261_74 ;
wire \simpleuart/n261_75 ;
wire \simpleuart/n261_76 ;
wire \simpleuart/n261_77 ;
wire \simpleuart/n261_78 ;
wire \simpleuart/n261_79 ;
wire \simpleuart/n261_80 ;
wire \simpleuart/n261_81 ;
wire \simpleuart/n261_82 ;
wire \simpleuart/n261_83 ;
wire \simpleuart/n261_84 ;
wire \simpleuart/n261_85 ;
wire \simpleuart/n261_86 ;
wire \simpleuart/n261_87 ;
wire \simpleuart/n261_88 ;
wire \simpleuart/n261_89 ;
wire \simpleuart/n261_90 ;
wire \simpleuart/n261_91 ;
wire \simpleuart/n261_92 ;
wire \simpleuart/n261_93 ;
wire \simpleuart/n261_94 ;
wire \simpleuart/n261_95 ;
wire \simpleuart/n261_96 ;
wire \simpleuart/n261_97 ;
wire \simpleuart/n261_98 ;
wire \simpleuart/n261_99 ;
wire \simpleuart/n261_100 ;
wire \simpleuart/n261_101 ;
wire \simpleuart/n261_102 ;
wire \simpleuart/n261_103 ;
wire \simpleuart/n261_104 ;
wire \simpleuart/n261_105 ;
wire \simpleuart/n261_106 ;
wire \simpleuart/n261_107 ;
wire \simpleuart/n261_108 ;
wire \simpleuart/n261_109 ;
wire \simpleuart/n261_110 ;
wire \simpleuart/n261_111 ;
wire \simpleuart/n261_112 ;
wire \simpleuart/n261_113 ;
wire \simpleuart/n261_114 ;
wire \simpleuart/n261_115 ;
wire \simpleuart/n261_116 ;
wire \simpleuart/n261_117 ;
wire \simpleuart/n261_118 ;
wire \simpleuart/n261_119 ;
wire \simpleuart/n261_120 ;
wire \simpleuart/n261_121 ;
wire \simpleuart/n261_122 ;
wire \simpleuart/n261_123 ;
wire \simpleuart/n261_124 ;
wire \simpleuart/n261_125 ;
wire \simpleuart/n261_126 ;
wire \simpleuart/n261_127 ;
wire \simpleuart/n261_128 ;
wire \simpleuart/n519_67 ;
wire \simpleuart/n519_68 ;
wire \simpleuart/n519_69 ;
wire \simpleuart/n519_70 ;
wire \simpleuart/n519_71 ;
wire \simpleuart/n519_72 ;
wire \simpleuart/n519_73 ;
wire \simpleuart/n519_74 ;
wire \simpleuart/n519_75 ;
wire \simpleuart/n519_76 ;
wire \simpleuart/n519_77 ;
wire \simpleuart/n519_78 ;
wire \simpleuart/n519_79 ;
wire \simpleuart/n519_80 ;
wire \simpleuart/n519_81 ;
wire \simpleuart/n519_82 ;
wire \simpleuart/n519_83 ;
wire \simpleuart/n519_84 ;
wire \simpleuart/n519_85 ;
wire \simpleuart/n519_86 ;
wire \simpleuart/n519_87 ;
wire \simpleuart/n519_88 ;
wire \simpleuart/n519_89 ;
wire \simpleuart/n519_90 ;
wire \simpleuart/n519_91 ;
wire \simpleuart/n519_92 ;
wire \simpleuart/n519_93 ;
wire \simpleuart/n519_94 ;
wire \simpleuart/n519_95 ;
wire \simpleuart/n519_96 ;
wire \simpleuart/n519_97 ;
wire \simpleuart/n519_98 ;
wire \simpleuart/n519_99 ;
wire \simpleuart/n519_100 ;
wire \simpleuart/n519_101 ;
wire \simpleuart/n519_102 ;
wire \simpleuart/n519_103 ;
wire \simpleuart/n519_104 ;
wire \simpleuart/n519_105 ;
wire \simpleuart/n519_106 ;
wire \simpleuart/n519_107 ;
wire \simpleuart/n519_108 ;
wire \simpleuart/n519_109 ;
wire \simpleuart/n519_110 ;
wire \simpleuart/n519_111 ;
wire \simpleuart/n519_112 ;
wire \simpleuart/n519_113 ;
wire \simpleuart/n519_114 ;
wire \simpleuart/n519_115 ;
wire \simpleuart/n519_116 ;
wire \simpleuart/n519_117 ;
wire \simpleuart/n519_118 ;
wire \simpleuart/n519_119 ;
wire \simpleuart/n519_120 ;
wire \simpleuart/n519_121 ;
wire \simpleuart/n519_122 ;
wire \simpleuart/n519_123 ;
wire \simpleuart/n519_124 ;
wire \simpleuart/n519_125 ;
wire \simpleuart/n519_126 ;
wire \simpleuart/n519_127 ;
wire \simpleuart/n519_128 ;
wire \simpleuart/n519_129 ;
wire \simpleuart/n519_130 ;
wire \simpleuart/n512_1 ;
wire \simpleuart/n512_0_COUT ;
wire \simpleuart/n511_1 ;
wire \simpleuart/n511_0_COUT ;
wire \simpleuart/n510_1 ;
wire \simpleuart/n510_0_COUT ;
wire \simpleuart/n509_1 ;
wire \simpleuart/n509_0_COUT ;
wire \simpleuart/n508_1 ;
wire \simpleuart/n508_0_COUT ;
wire \simpleuart/n507_1 ;
wire \simpleuart/n507_0_COUT ;
wire \simpleuart/n506_1 ;
wire \simpleuart/n506_0_COUT ;
wire \simpleuart/n505_1 ;
wire \simpleuart/n505_0_COUT ;
wire \simpleuart/n504_1 ;
wire \simpleuart/n504_0_COUT ;
wire \simpleuart/n503_1 ;
wire \simpleuart/n503_0_COUT ;
wire \simpleuart/n502_1 ;
wire \simpleuart/n502_0_COUT ;
wire \simpleuart/n501_1 ;
wire \simpleuart/n501_0_COUT ;
wire \simpleuart/n500_1 ;
wire \simpleuart/n500_0_COUT ;
wire \simpleuart/n499_1 ;
wire \simpleuart/n499_0_COUT ;
wire \simpleuart/n498_1 ;
wire \simpleuart/n498_0_COUT ;
wire \simpleuart/n497_1 ;
wire \simpleuart/n497_0_COUT ;
wire \simpleuart/n496_1 ;
wire \simpleuart/n496_0_COUT ;
wire \simpleuart/n495_1 ;
wire \simpleuart/n495_0_COUT ;
wire \simpleuart/n494_1 ;
wire \simpleuart/n494_0_COUT ;
wire \simpleuart/n493_1 ;
wire \simpleuart/n493_0_COUT ;
wire \simpleuart/n492_1 ;
wire \simpleuart/n492_0_COUT ;
wire \simpleuart/n491_1 ;
wire \simpleuart/n491_0_COUT ;
wire \simpleuart/n490_1 ;
wire \simpleuart/n490_0_COUT ;
wire \simpleuart/n489_1 ;
wire \simpleuart/n489_0_COUT ;
wire \simpleuart/n488_1 ;
wire \simpleuart/n488_0_COUT ;
wire \simpleuart/n487_1 ;
wire \simpleuart/n487_0_COUT ;
wire \simpleuart/n486_1 ;
wire \simpleuart/n486_0_COUT ;
wire \simpleuart/n485_1 ;
wire \simpleuart/n485_0_COUT ;
wire \simpleuart/n484_1 ;
wire \simpleuart/n484_0_COUT ;
wire \simpleuart/n483_1 ;
wire \simpleuart/n483_0_COUT ;
wire \simpleuart/n482_1 ;
wire \simpleuart/n482_0_COUT ;
wire \simpleuart/n966_3 ;
wire \simpleuart/n557_3 ;
wire \simpleuart/n558_3 ;
wire \simpleuart/n559_3 ;
wire \simpleuart/n560_3 ;
wire \simpleuart/n561_3 ;
wire \simpleuart/n562_3 ;
wire \simpleuart/n563_3 ;
wire \simpleuart/recv_buf_valid_8 ;
wire \simpleuart/send_pattern_8_8 ;
wire \simpleuart/n318_9 ;
wire \simpleuart/n319_9 ;
wire \simpleuart/n320_9 ;
wire \simpleuart/n321_9 ;
wire \simpleuart/n322_9 ;
wire \simpleuart/n323_9 ;
wire \simpleuart/n324_9 ;
wire \simpleuart/n325_9 ;
wire \simpleuart/n326_9 ;
wire \simpleuart/n327_9 ;
wire \simpleuart/n328_9 ;
wire \simpleuart/n329_9 ;
wire \simpleuart/n330_9 ;
wire \simpleuart/n331_9 ;
wire \simpleuart/n332_9 ;
wire \simpleuart/n333_9 ;
wire \simpleuart/n334_9 ;
wire \simpleuart/n335_9 ;
wire \simpleuart/n336_9 ;
wire \simpleuart/n337_9 ;
wire \simpleuart/n338_9 ;
wire \simpleuart/n339_9 ;
wire \simpleuart/n340_9 ;
wire \simpleuart/n341_9 ;
wire \simpleuart/n342_9 ;
wire \simpleuart/n343_9 ;
wire \simpleuart/n344_9 ;
wire \simpleuart/n346_9 ;
wire \simpleuart/n347_9 ;
wire \simpleuart/n348_9 ;
wire \simpleuart/n349_9 ;
wire \simpleuart/n350_9 ;
wire \simpleuart/n351_9 ;
wire \simpleuart/n352_9 ;
wire \simpleuart/n353_9 ;
wire \simpleuart/n564_5 ;
wire \simpleuart/n556_5 ;
wire \simpleuart/n567_5 ;
wire \simpleuart/n612_6 ;
wire \simpleuart/n565_5 ;
wire \simpleuart/n958_4 ;
wire \simpleuart/n958_5 ;
wire \simpleuart/n966_4 ;
wire \simpleuart/n557_4 ;
wire \simpleuart/recv_buf_valid_10 ;
wire \simpleuart/n318_10 ;
wire \simpleuart/n320_10 ;
wire \simpleuart/n320_11 ;
wire \simpleuart/n321_10 ;
wire \simpleuart/n321_11 ;
wire \simpleuart/n322_10 ;
wire \simpleuart/n322_11 ;
wire \simpleuart/n322_12 ;
wire \simpleuart/n323_10 ;
wire \simpleuart/n324_10 ;
wire \simpleuart/n326_10 ;
wire \simpleuart/n329_10 ;
wire \simpleuart/n330_10 ;
wire \simpleuart/n332_10 ;
wire \simpleuart/n333_10 ;
wire \simpleuart/n335_10 ;
wire \simpleuart/n336_10 ;
wire \simpleuart/n338_10 ;
wire \simpleuart/n339_10 ;
wire \simpleuart/n341_10 ;
wire \simpleuart/n344_10 ;
wire \simpleuart/n346_10 ;
wire \simpleuart/n347_10 ;
wire \simpleuart/n348_10 ;
wire \simpleuart/n350_10 ;
wire \simpleuart/n612_7 ;
wire \simpleuart/n557_5 ;
wire \simpleuart/n322_15 ;
wire \simpleuart/n342_12 ;
wire \simpleuart/n345_11 ;
wire \simpleuart/n320_14 ;
wire \simpleuart/n614_8 ;
wire \simpleuart/send_bitcnt_2_9 ;
wire \simpleuart/n958_7 ;
wire \simpleuart/n1042_5 ;
wire \simpleuart/n1043_7 ;
wire \simpleuart/n324_13 ;
wire \simpleuart/n480_9 ;
wire \simpleuart/n480_11 ;
wire \simpleuart/n513_5 ;
wire [3:0] \simpleuart/recv_state ;
wire [31:0] \simpleuart/recv_divcnt ;
wire [7:0] \simpleuart/recv_pattern ;
wire [31:0] \simpleuart/send_divcnt ;
wire [8:1] \simpleuart/send_pattern ;
wire [3:0] \simpleuart/send_bitcnt ;
wire \wb/wbm_stb_o_6 ;
wire \wb/mem_ready_6 ;
wire \wb/n157_9 ;
wire \wb/n300_5 ;
wire \wb/wbm_adr_o_30_7 ;
wire \wb/mem_ready_7 ;
wire \wb/wbm_adr_o_30_9 ;
wire \wb/n300_7 ;
wire \wb/n117_7 ;
wire \wb/n79_8 ;
wire \wb/n79_10 ;
wire \wb/n80_8 ;
wire [1:0] \wb/state ;
wire \ahb_interface/flag ;
wire \ahb_interface/hsel_5 ;
wire \ahb_interface/mem_ready_6 ;
wire \ahb_interface/n110_5 ;
wire \ahb_interface/n150_9 ;
wire \ahb_interface/n290_5 ;
wire \ahb_interface/n290_7 ;
wire \ahb_interface/haddr_30_7 ;
wire \ahb_interface/n433_11 ;
wire \ahb_interface/n74_8 ;
wire \ahb_interface/n74_10 ;
wire \ahb_interface/n75_8 ;
wire \ahb_interface/n433_12 ;
wire [1:0] \ahb_interface/state ;
wire \u_dm/n403_3 ;
wire \u_dm/n433_3 ;
wire \u_dm/n434_3 ;
wire \u_dm/dtm_wr_hartid_ena ;
wire \u_dm/wr_cleardebint_ena ;
wire \u_dm/wr_sethaltnot_ena ;
wire \u_dm/n334_4 ;
wire \u_dm/n403_4 ;
wire \u_dm/dtm_resp_bits_data_5_4 ;
wire \u_dm/dtm_resp_bits_data_0_4 ;
wire \u_dm/dtm_resp_bits_data_0_5 ;
wire \u_dm/wr_cleardebint_ena_4 ;
wire \u_dm/wr_sethaltnot_ena_4 ;
wire \u_dm/n334_5 ;
wire \u_dm/wr_sethaltnot_ena_6 ;
wire \u_dm/dm_haltnot_ena_6 ;
wire \u_dm/dm_haltnot_ena_7 ;
wire \u_dm/dm_debint_ena ;
wire \u_dm/dm_debint_nxt ;
wire \u_dm/dm_haltnot_ena_11 ;
wire \u_dm/ram_addr_2_6 ;
wire \u_dm/n433_6 ;
wire \u_dm/n364_5 ;
wire \u_dm/n363_5 ;
wire \u_dm/n362_5 ;
wire \u_dm/n361_5 ;
wire \u_dm/n360_5 ;
wire \u_dm/n359_5 ;
wire \u_dm/n358_5 ;
wire \u_dm/n357_5 ;
wire \u_dm/n356_5 ;
wire \u_dm/n355_5 ;
wire \u_dm/n354_5 ;
wire \u_dm/n353_5 ;
wire \u_dm/n352_5 ;
wire \u_dm/n351_5 ;
wire \u_dm/n350_5 ;
wire \u_dm/n349_5 ;
wire \u_dm/n348_5 ;
wire \u_dm/n347_5 ;
wire \u_dm/n346_5 ;
wire \u_dm/n343_5 ;
wire \u_dm/n342_5 ;
wire \u_dm/n341_5 ;
wire \u_dm/n340_5 ;
wire \u_dm/n339_5 ;
wire \u_dm/n337_5 ;
wire \u_dm/n336_5 ;
wire \u_dm/n334_7 ;
wire \u_dm/dm_haltnot_nxt_8 ;
wire \u_dm/n6_6 ;
wire \u_dm/vld_set ;
wire \u_dm/vld_set_5 ;
wire \u_dm/io_sync_reset_6 ;
wire \u_dm/q ;
wire [12:0] \u_dm/dtm_resp_bits_data ;
wire [2:0] \u_dm/ram_addr ;
wire [31:0] \u_dm/ram_wdat ;
wire [40:0] \u_dm/qout_r_0 ;
wire [0:0] \u_dm/qout_r_1 ;
wire [0:0] \u_dm/qout_r_2 ;
wire [0:0] \u_dm/qout_r_3 ;
wire [35:2] \u_dm/qout_r_4 ;
wire [0:0] \u_dm/qout_r_5 ;
wire [40:0] \u_dm/qout_r_6 ;
wire [0:0] \u_dm/qout_r_7 ;
wire [0:0] \u_dm/qout_r_8 ;
wire [0:0] \u_dm/qout_r_9 ;
wire \u_dm/u_s_jtag_dtm/skipOpReg ;
wire \u_dm/u_s_jtag_dtm/busyReg ;
wire \u_dm/u_s_jtag_dtm/stickyBusyReg ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg ;
wire \u_dm/u_s_jtag_dtm/n252_39 ;
wire \u_dm/u_s_jtag_dtm/n680_3 ;
wire \u_dm/u_s_jtag_dtm/n250_31 ;
wire \u_dm/u_s_jtag_dtm/n251_29 ;
wire \u_dm/u_s_jtag_dtm/n252_41 ;
wire \u_dm/u_s_jtag_dtm/n252_43 ;
wire \u_dm/u_s_jtag_dtm/n253_22 ;
wire \u_dm/u_s_jtag_dtm/dbusReg_40_6 ;
wire \u_dm/u_s_jtag_dtm/irReg_4_10 ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg_8 ;
wire \u_dm/u_s_jtag_dtm/n591_12 ;
wire \u_dm/u_s_jtag_dtm/skipOpReg_6 ;
wire \u_dm/u_s_jtag_dtm/n591_14 ;
wire \u_dm/u_s_jtag_dtm/n592_13 ;
wire \u_dm/u_s_jtag_dtm/n593_13 ;
wire \u_dm/u_s_jtag_dtm/n594_13 ;
wire \u_dm/u_s_jtag_dtm/n595_13 ;
wire \u_dm/u_s_jtag_dtm/n520_15 ;
wire \u_dm/u_s_jtag_dtm/n522_13 ;
wire \u_dm/u_s_jtag_dtm/n524_13 ;
wire \u_dm/u_s_jtag_dtm/n526_13 ;
wire \u_dm/u_s_jtag_dtm/n528_13 ;
wire \u_dm/u_s_jtag_dtm/n530_13 ;
wire \u_dm/u_s_jtag_dtm/n532_13 ;
wire \u_dm/u_s_jtag_dtm/n534_13 ;
wire \u_dm/u_s_jtag_dtm/n536_13 ;
wire \u_dm/u_s_jtag_dtm/n538_13 ;
wire \u_dm/u_s_jtag_dtm/n540_13 ;
wire \u_dm/u_s_jtag_dtm/n542_13 ;
wire \u_dm/u_s_jtag_dtm/n544_13 ;
wire \u_dm/u_s_jtag_dtm/n546_13 ;
wire \u_dm/u_s_jtag_dtm/n548_13 ;
wire \u_dm/u_s_jtag_dtm/n550_13 ;
wire \u_dm/u_s_jtag_dtm/n552_13 ;
wire \u_dm/u_s_jtag_dtm/n554_13 ;
wire \u_dm/u_s_jtag_dtm/n556_13 ;
wire \u_dm/u_s_jtag_dtm/n558_13 ;
wire \u_dm/u_s_jtag_dtm/n560_13 ;
wire \u_dm/u_s_jtag_dtm/n562_13 ;
wire \u_dm/u_s_jtag_dtm/n564_13 ;
wire \u_dm/u_s_jtag_dtm/n566_13 ;
wire \u_dm/u_s_jtag_dtm/n568_13 ;
wire \u_dm/u_s_jtag_dtm/n570_13 ;
wire \u_dm/u_s_jtag_dtm/n572_13 ;
wire \u_dm/u_s_jtag_dtm/n574_13 ;
wire \u_dm/u_s_jtag_dtm/n576_13 ;
wire \u_dm/u_s_jtag_dtm/n578_13 ;
wire \u_dm/u_s_jtag_dtm/n580_13 ;
wire \u_dm/u_s_jtag_dtm/n582_13 ;
wire \u_dm/u_s_jtag_dtm/n584_13 ;
wire \u_dm/u_s_jtag_dtm/n586_13 ;
wire \u_dm/u_s_jtag_dtm/n588_13 ;
wire \u_dm/u_s_jtag_dtm/n590_13 ;
wire \u_dm/u_s_jtag_dtm/n648_5 ;
wire \u_dm/u_s_jtag_dtm/n647_5 ;
wire \u_dm/u_s_jtag_dtm/n646_5 ;
wire \u_dm/u_s_jtag_dtm/n645_5 ;
wire \u_dm/u_s_jtag_dtm/n927_5 ;
wire \u_dm/u_s_jtag_dtm/n649_5 ;
wire \u_dm/u_s_jtag_dtm/jtagStateReg_1_8 ;
wire \u_dm/u_s_jtag_dtm/n252_45 ;
wire \u_dm/u_s_jtag_dtm/n252_47 ;
wire \u_dm/u_s_jtag_dtm/n680_4 ;
wire \u_dm/u_s_jtag_dtm/n680_5 ;
wire \u_dm/u_s_jtag_dtm/n250_32 ;
wire \u_dm/u_s_jtag_dtm/n251_30 ;
wire \u_dm/u_s_jtag_dtm/n252_48 ;
wire \u_dm/u_s_jtag_dtm/n253_23 ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg_9 ;
wire \u_dm/u_s_jtag_dtm/n384_12 ;
wire \u_dm/u_s_jtag_dtm/n591_15 ;
wire \u_dm/u_s_jtag_dtm/n591_16 ;
wire \u_dm/u_s_jtag_dtm/n592_15 ;
wire \u_dm/u_s_jtag_dtm/n592_16 ;
wire \u_dm/u_s_jtag_dtm/n595_14 ;
wire \u_dm/u_s_jtag_dtm/n595_15 ;
wire \u_dm/u_s_jtag_dtm/n538_14 ;
wire \u_dm/u_s_jtag_dtm/n540_14 ;
wire \u_dm/u_s_jtag_dtm/n544_14 ;
wire \u_dm/u_s_jtag_dtm/n576_15 ;
wire \u_dm/u_s_jtag_dtm/n578_14 ;
wire \u_dm/u_s_jtag_dtm/n584_14 ;
wire \u_dm/u_s_jtag_dtm/n927_6 ;
wire \u_dm/u_s_jtag_dtm/n591_18 ;
wire \u_dm/u_s_jtag_dtm/n592_17 ;
wire \u_dm/u_s_jtag_dtm/n595_16 ;
wire \u_dm/u_s_jtag_dtm/n648_8 ;
wire \u_dm/u_s_jtag_dtm/n704_5 ;
wire \u_dm/u_s_jtag_dtm/busyReg_10 ;
wire \u_dm/u_s_jtag_dtm/n591_20 ;
wire \u_dm/u_s_jtag_dtm/n538_17 ;
wire \u_dm/u_s_jtag_dtm/n520_18 ;
wire \u_dm/u_s_jtag_dtm/n384_14 ;
wire \u_dm/u_s_jtag_dtm/n677_11 ;
wire \u_dm/u_s_jtag_dtm/n588_16 ;
wire \u_dm/u_s_jtag_dtm/n580_16 ;
wire \u_dm/u_s_jtag_dtm/n576_17 ;
wire \u_dm/u_s_jtag_dtm/n592_19 ;
wire \u_dm/u_s_jtag_dtm/n594_16 ;
wire \u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ;
wire \u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ;
wire [3:0] \u_dm/u_s_jtag_dtm/jtagStateReg ;
wire [40:0] \u_dm/u_s_jtag_dtm/dbusReg ;
wire [40:0] \u_dm/u_s_jtag_dtm/shiftReg ;
wire [4:0] \u_dm/u_s_jtag_dtm/irReg ;
wire [0:0] \u_dm/u_s_jtag_dtm/qout_r_0 ;
wire [0:0] \u_dm/u_s_jtag_dtm/qout_r_1 ;
wire [0:0] \u_dm/u_s_jtag_dtm/qout_r_2 ;
wire [35:2] \u_dm/u_s_jtag_dtm/qout_r_3 ;
wire [0:0] \u_dm/u_s_jtag_dtm/qout_r_4 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/qout_r_0 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_8 ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_0 ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_1 ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/qout_r_0 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_23 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_27 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_29 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_33 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_33 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_5 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_6 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_37 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_37 ;
wire \u_dm/u_s_debug_ram/ram_wen_4_6 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_8 ;
wire [6:0] \u_dm/u_s_debug_ram/ram_wen ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_2 ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_3 ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_4 ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_5 ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_6 ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_7 ;
wire [31:0] \u_dm/u_s_debug_ram/qout_r_8 ;
wire \u_dm/u_s_debug_csr/dpc_ena ;
wire [31:1] \u_dm/u_s_debug_csr/dpc_nxt ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_ena ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_4 ;
wire \u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_tx/qout_r_0 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_tx/qout_r_1 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_tx/qout_r_2 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/qout_r_0 ;
wire \u_dm/u_dm2dtm_cdc_rx/i_rdy_set ;
wire \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt ;
wire \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena ;
wire \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_rx/qout_r_0 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_rx/qout_r_1 ;
wire [0:0] \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/qout_r_0 ;
wire \u_dm/u_jtag_RstSync_3_1/q ;
wire \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/q_62 ;
wire \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/q_63 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_83 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_84 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_85 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_86 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_87 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_88 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_89 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_90 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_91 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_92 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_93 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_94 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_95 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_96 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_97 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_98 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_99 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_100 ;
wire \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_101 ;
wire \u_dualportspi/n301_5 ;
wire \u_dualportspi/arb_rxf_rd ;
wire [1:0] \u_dualportspi/ahb_cs_r ;
wire [1:1] \u_dualportspi/spi_oe_r ;
wire \u_dualportspi/wb2ahb_0/n301_6 ;
wire \u_dualportspi/wb2ahb_0/n301_7 ;
wire \u_dualportspi/wb2ahb_0/n74_7 ;
wire \u_dualportspi/u_atcspi/arb_req_sysclk ;
wire \u_dualportspi/u_atcspi/n72_3 ;
wire \u_dualportspi/u_atcspi/arb_rxf_rd_8 ;
wire \u_dualportspi/u_atcspi/n223_5 ;
wire \u_dualportspi/u_atcspi/arb_busy_sclk ;
wire \u_dualportspi/u_atcspi/tx_ready ;
wire \u_dualportspi/u_atcspi/rx_shift_reg_full_r ;
wire \u_dualportspi/u_atcspi/arb_req_invalid ;
wire \u_dualportspi/u_atcspi/txf_rd ;
wire \u_dualportspi/u_atcspi/rxf_wr ;
wire \u_dualportspi/u_atcspi/arb_trans_end_sclk_4 ;
wire \u_dualportspi/u_atcspi/arb_trans_end_sclk_5 ;
wire \u_dualportspi/u_atcspi/arb_addr_latched_sclk_4 ;
wire \u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ;
wire \u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ;
wire \u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ;
wire \u_dualportspi/u_atcspi/spi_txdata_rd ;
wire \u_dualportspi/u_atcspi/spi_txdata_rd_4 ;
wire \u_dualportspi/u_atcspi/spi_txdata_rd_5 ;
wire \u_dualportspi/u_atcspi/spi_ns_2_14 ;
wire \u_dualportspi/u_atcspi/spi_ns_2_16 ;
wire \u_dualportspi/u_atcspi/period_cnt_r_0_9 ;
wire \u_dualportspi/u_atcspi/spi_ns_2_17 ;
wire \u_dualportspi/u_atcspi/rxf_clr_level ;
wire \u_dualportspi/u_atcspi/empty ;
wire \u_dualportspi/u_atcspi/full ;
wire \u_dualportspi/u_atcspi/empty_119 ;
wire \u_dualportspi/u_atcspi/b_signal ;
wire \u_dualportspi/u_atcspi/b_signal_120 ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ;
wire \u_dualportspi/u_atcspi/b_signal_121 ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_122 ;
wire \u_dualportspi/u_atcspi/a_level_sync2b_syn3_r_123 ;
wire [31:2] \u_dualportspi/u_atcspi/spi_addr_r ;
wire [1:0] \u_dualportspi/u_atcspi/spi_cs_r ;
wire [2:0] \u_dualportspi/u_atcspi/arb_cs_r ;
wire [3:0] \u_dualportspi/u_atcspi/ctrl_cs_r ;
wire [31:0] \u_dualportspi/u_atcspi/rx_shift_reg_r ;
wire [0:0] \u_dualportspi/u_atcspi/sngl_txdata ;
wire [3:3] \u_dualportspi/u_atcspi/ctrl_ns ;
wire [2:0] \u_dualportspi/u_atcspi/spi_cs_r_0 ;
wire [1:1] \u_dualportspi/u_atcspi/spi_in_r ;
wire [0:0] \u_dualportspi/u_atcspi/period_cnt_r ;
wire [0:0] \u_dualportspi/u_atcspi/spi_ns ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_22 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_21 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_22 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_23 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_24 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_25 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_26 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_27 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_28 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_29 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_30 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_31 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_32 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_33 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_34 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_35 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_36 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_37 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_11 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/n92_5 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_11 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_12 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_11 ;
wire \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_13 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_69 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_70 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_71 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_72 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_73 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_74 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_75 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_76 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_77 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_78 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_79 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_80 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_81 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_82 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_84 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_86 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_88 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_90 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_92 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_94 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_96 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_98 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_100 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_102 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_104 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_108 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n314_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n508_3 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_110 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1063_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1062_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1061_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1060_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1059_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1058_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1057_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1056_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1055_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1054_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1053_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1052_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1051_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1050_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1049_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1048_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1047_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1046_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1045_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1044_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1043_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1042_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1041_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1040_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1039_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1038_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1037_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1036_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n690_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n551_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n550_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n443_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n442_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n441_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n439_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n363_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n362_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n361_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n360_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n359_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n358_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n357_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n356_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n355_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n477_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n476_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n943_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_114 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_116 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_4 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_5 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_118 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n549_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n548_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n439_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n357_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n356_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n355_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n990_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_119 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n363_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n440_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n507_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n548_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n549_9 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n360_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_20 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n508_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_18 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_13 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_16 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_15 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_19 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_22 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n847_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n846_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n845_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n844_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n843_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n842_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n841_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n840_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n855_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n854_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n853_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n852_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n851_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n850_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n849_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n848_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n863_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n862_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n861_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n860_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n859_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n858_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n857_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n856_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n870_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n869_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n868_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n867_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n866_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n864_7 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_121 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_11 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n314_6 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n1262_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/n552_8 ;
wire \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r ;
wire [8:0] \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r ;
wire [4:0] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r ;
wire [4:0] \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r ;
wire [31:1] \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n262_3 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_8 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n137_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n299_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n205_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n204_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n203_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n270_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n262_4 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_15 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_10 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n203_6 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n262_5 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_16 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_18 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_18 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_11 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_19 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_12 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n206_7 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_12 ;
wire \u_dualportspi/u_atcspi/u_spi_spiif/n284_5 ;
wire [3:0] \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r ;
wire [2:1] \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_8 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/b_signal ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/b_signal_114 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n331_3 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index ;
wire [1:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr ;
wire [0:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_0_COUT ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_5 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_6 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_7 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_6 ;
wire \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_7 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr ;
wire [2:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index ;
wire [1:1] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index ;
wire [0:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr ;
wire [0:0] \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_7 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 ;
wire \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_7 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IBUF ser_rx_ibuf (
	.I(ser_rx),
	.O(ser_rx_d)
);
IBUF hrdata_0_ibuf (
	.I(hrdata[0]),
	.O(hrdata_d[0])
);
IBUF hrdata_1_ibuf (
	.I(hrdata[1]),
	.O(hrdata_d[1])
);
IBUF hrdata_2_ibuf (
	.I(hrdata[2]),
	.O(hrdata_d[2])
);
IBUF hrdata_3_ibuf (
	.I(hrdata[3]),
	.O(hrdata_d[3])
);
IBUF hrdata_4_ibuf (
	.I(hrdata[4]),
	.O(hrdata_d[4])
);
IBUF hrdata_5_ibuf (
	.I(hrdata[5]),
	.O(hrdata_d[5])
);
IBUF hrdata_6_ibuf (
	.I(hrdata[6]),
	.O(hrdata_d[6])
);
IBUF hrdata_7_ibuf (
	.I(hrdata[7]),
	.O(hrdata_d[7])
);
IBUF hrdata_8_ibuf (
	.I(hrdata[8]),
	.O(hrdata_d[8])
);
IBUF hrdata_9_ibuf (
	.I(hrdata[9]),
	.O(hrdata_d[9])
);
IBUF hrdata_10_ibuf (
	.I(hrdata[10]),
	.O(hrdata_d[10])
);
IBUF hrdata_11_ibuf (
	.I(hrdata[11]),
	.O(hrdata_d[11])
);
IBUF hrdata_12_ibuf (
	.I(hrdata[12]),
	.O(hrdata_d[12])
);
IBUF hrdata_13_ibuf (
	.I(hrdata[13]),
	.O(hrdata_d[13])
);
IBUF hrdata_14_ibuf (
	.I(hrdata[14]),
	.O(hrdata_d[14])
);
IBUF hrdata_15_ibuf (
	.I(hrdata[15]),
	.O(hrdata_d[15])
);
IBUF hrdata_16_ibuf (
	.I(hrdata[16]),
	.O(hrdata_d[16])
);
IBUF hrdata_17_ibuf (
	.I(hrdata[17]),
	.O(hrdata_d[17])
);
IBUF hrdata_18_ibuf (
	.I(hrdata[18]),
	.O(hrdata_d[18])
);
IBUF hrdata_19_ibuf (
	.I(hrdata[19]),
	.O(hrdata_d[19])
);
IBUF hrdata_20_ibuf (
	.I(hrdata[20]),
	.O(hrdata_d[20])
);
IBUF hrdata_21_ibuf (
	.I(hrdata[21]),
	.O(hrdata_d[21])
);
IBUF hrdata_22_ibuf (
	.I(hrdata[22]),
	.O(hrdata_d[22])
);
IBUF hrdata_23_ibuf (
	.I(hrdata[23]),
	.O(hrdata_d[23])
);
IBUF hrdata_24_ibuf (
	.I(hrdata[24]),
	.O(hrdata_d[24])
);
IBUF hrdata_25_ibuf (
	.I(hrdata[25]),
	.O(hrdata_d[25])
);
IBUF hrdata_26_ibuf (
	.I(hrdata[26]),
	.O(hrdata_d[26])
);
IBUF hrdata_27_ibuf (
	.I(hrdata[27]),
	.O(hrdata_d[27])
);
IBUF hrdata_28_ibuf (
	.I(hrdata[28]),
	.O(hrdata_d[28])
);
IBUF hrdata_29_ibuf (
	.I(hrdata[29]),
	.O(hrdata_d[29])
);
IBUF hrdata_30_ibuf (
	.I(hrdata[30]),
	.O(hrdata_d[30])
);
IBUF hrdata_31_ibuf (
	.I(hrdata[31]),
	.O(hrdata_d[31])
);
IBUF hready_ibuf (
	.I(hready),
	.O(hready_d)
);
IBUF jtag_TDI_ibuf (
	.I(jtag_TDI),
	.O(jtag_TDI_d)
);
IBUF jtag_TCK_ibuf (
	.I(jtag_TCK),
	.O(jtag_TCK_d)
);
IBUF jtag_TMS_ibuf (
	.I(jtag_TMS),
	.O(jtag_TMS_d)
);
IBUF clk_in_ibuf (
	.I(clk_in),
	.O(clk_in_d)
);
IBUF resetn_in_ibuf (
	.I(resetn_in),
	.O(resetn_in_d)
);
IOBUF io_spi_clk_iobuf (
	.I(master_sclk_r),
	.OEN(GND),
	.IO(io_spi_clk),
	.O(io_spi_clk_124)
);
TBUF io_spi_csn_s0 (
	.I(master_cs_r),
	.OEN(GND),
	.O(io_spi_csn)
);
IOBUF io_spi_mosi_iobuf (
	.I(spi_out_r[0]),
	.OEN(GND),
	.IO(io_spi_mosi),
	.O(io_spi_mosi_125)
);
IOBUF io_spi_miso_iobuf (
	.I(VCC),
	.OEN(IO_6),
	.IO(io_spi_miso),
	.O(io_spi_miso_126)
);
OBUF ser_tx_obuf (
	.I(ser_tx_d),
	.O(ser_tx)
);
OBUF haddr_0_obuf (
	.I(GND),
	.O(haddr[0])
);
OBUF haddr_1_obuf (
	.I(GND),
	.O(haddr[1])
);
OBUF haddr_2_obuf (
	.I(haddr_d[2]),
	.O(haddr[2])
);
OBUF haddr_3_obuf (
	.I(haddr_d[3]),
	.O(haddr[3])
);
OBUF haddr_4_obuf (
	.I(haddr_d[4]),
	.O(haddr[4])
);
OBUF haddr_5_obuf (
	.I(haddr_d[5]),
	.O(haddr[5])
);
OBUF haddr_6_obuf (
	.I(haddr_d[6]),
	.O(haddr[6])
);
OBUF haddr_7_obuf (
	.I(haddr_d[7]),
	.O(haddr[7])
);
OBUF haddr_8_obuf (
	.I(haddr_d[8]),
	.O(haddr[8])
);
OBUF haddr_9_obuf (
	.I(haddr_d[9]),
	.O(haddr[9])
);
OBUF haddr_10_obuf (
	.I(haddr_d[10]),
	.O(haddr[10])
);
OBUF haddr_11_obuf (
	.I(haddr_d[11]),
	.O(haddr[11])
);
OBUF haddr_12_obuf (
	.I(haddr_d[12]),
	.O(haddr[12])
);
OBUF haddr_13_obuf (
	.I(haddr_d[13]),
	.O(haddr[13])
);
OBUF haddr_14_obuf (
	.I(haddr_d[14]),
	.O(haddr[14])
);
OBUF haddr_15_obuf (
	.I(haddr_d[15]),
	.O(haddr[15])
);
OBUF haddr_16_obuf (
	.I(haddr_d[16]),
	.O(haddr[16])
);
OBUF haddr_17_obuf (
	.I(haddr_d[17]),
	.O(haddr[17])
);
OBUF haddr_18_obuf (
	.I(haddr_d[18]),
	.O(haddr[18])
);
OBUF haddr_19_obuf (
	.I(haddr_d[19]),
	.O(haddr[19])
);
OBUF haddr_20_obuf (
	.I(haddr_d[20]),
	.O(haddr[20])
);
OBUF haddr_21_obuf (
	.I(haddr_d[21]),
	.O(haddr[21])
);
OBUF haddr_22_obuf (
	.I(haddr_d[22]),
	.O(haddr[22])
);
OBUF haddr_23_obuf (
	.I(haddr_d[23]),
	.O(haddr[23])
);
OBUF haddr_24_obuf (
	.I(haddr_d[24]),
	.O(haddr[24])
);
OBUF haddr_25_obuf (
	.I(haddr_d[25]),
	.O(haddr[25])
);
OBUF haddr_26_obuf (
	.I(haddr_d[26]),
	.O(haddr[26])
);
OBUF haddr_27_obuf (
	.I(haddr_d[27]),
	.O(haddr[27])
);
OBUF haddr_28_obuf (
	.I(haddr_d[28]),
	.O(haddr[28])
);
OBUF haddr_29_obuf (
	.I(haddr_d[29]),
	.O(haddr[29])
);
OBUF haddr_30_obuf (
	.I(haddr_d[30]),
	.O(haddr[30])
);
OBUF haddr_31_obuf (
	.I(haddr_d[31]),
	.O(haddr[31])
);
OBUF hwrite_obuf (
	.I(hwrite_d),
	.O(hwrite)
);
OBUF hsize_0_obuf (
	.I(GND),
	.O(hsize[0])
);
OBUF hsize_1_obuf (
	.I(VCC),
	.O(hsize[1])
);
OBUF hsize_2_obuf (
	.I(GND),
	.O(hsize[2])
);
OBUF hburst_0_obuf (
	.I(GND),
	.O(hburst[0])
);
OBUF hburst_1_obuf (
	.I(GND),
	.O(hburst[1])
);
OBUF hburst_2_obuf (
	.I(GND),
	.O(hburst[2])
);
OBUF hwdata_0_obuf (
	.I(hwdata_d[0]),
	.O(hwdata[0])
);
OBUF hwdata_1_obuf (
	.I(hwdata_d[1]),
	.O(hwdata[1])
);
OBUF hwdata_2_obuf (
	.I(hwdata_d[2]),
	.O(hwdata[2])
);
OBUF hwdata_3_obuf (
	.I(hwdata_d[3]),
	.O(hwdata[3])
);
OBUF hwdata_4_obuf (
	.I(hwdata_d[4]),
	.O(hwdata[4])
);
OBUF hwdata_5_obuf (
	.I(hwdata_d[5]),
	.O(hwdata[5])
);
OBUF hwdata_6_obuf (
	.I(hwdata_d[6]),
	.O(hwdata[6])
);
OBUF hwdata_7_obuf (
	.I(hwdata_d[7]),
	.O(hwdata[7])
);
OBUF hwdata_8_obuf (
	.I(hwdata_d[8]),
	.O(hwdata[8])
);
OBUF hwdata_9_obuf (
	.I(hwdata_d[9]),
	.O(hwdata[9])
);
OBUF hwdata_10_obuf (
	.I(hwdata_d[10]),
	.O(hwdata[10])
);
OBUF hwdata_11_obuf (
	.I(hwdata_d[11]),
	.O(hwdata[11])
);
OBUF hwdata_12_obuf (
	.I(hwdata_d[12]),
	.O(hwdata[12])
);
OBUF hwdata_13_obuf (
	.I(hwdata_d[13]),
	.O(hwdata[13])
);
OBUF hwdata_14_obuf (
	.I(hwdata_d[14]),
	.O(hwdata[14])
);
OBUF hwdata_15_obuf (
	.I(hwdata_d[15]),
	.O(hwdata[15])
);
OBUF hwdata_16_obuf (
	.I(hwdata_d[16]),
	.O(hwdata[16])
);
OBUF hwdata_17_obuf (
	.I(hwdata_d[17]),
	.O(hwdata[17])
);
OBUF hwdata_18_obuf (
	.I(hwdata_d[18]),
	.O(hwdata[18])
);
OBUF hwdata_19_obuf (
	.I(hwdata_d[19]),
	.O(hwdata[19])
);
OBUF hwdata_20_obuf (
	.I(hwdata_d[20]),
	.O(hwdata[20])
);
OBUF hwdata_21_obuf (
	.I(hwdata_d[21]),
	.O(hwdata[21])
);
OBUF hwdata_22_obuf (
	.I(hwdata_d[22]),
	.O(hwdata[22])
);
OBUF hwdata_23_obuf (
	.I(hwdata_d[23]),
	.O(hwdata[23])
);
OBUF hwdata_24_obuf (
	.I(hwdata_d[24]),
	.O(hwdata[24])
);
OBUF hwdata_25_obuf (
	.I(hwdata_d[25]),
	.O(hwdata[25])
);
OBUF hwdata_26_obuf (
	.I(hwdata_d[26]),
	.O(hwdata[26])
);
OBUF hwdata_27_obuf (
	.I(hwdata_d[27]),
	.O(hwdata[27])
);
OBUF hwdata_28_obuf (
	.I(hwdata_d[28]),
	.O(hwdata[28])
);
OBUF hwdata_29_obuf (
	.I(hwdata_d[29]),
	.O(hwdata[29])
);
OBUF hwdata_30_obuf (
	.I(hwdata_d[30]),
	.O(hwdata[30])
);
OBUF hwdata_31_obuf (
	.I(hwdata_d[31]),
	.O(hwdata[31])
);
OBUF hsel_obuf (
	.I(hsel_d),
	.O(hsel)
);
OBUF htrans_0_obuf (
	.I(GND),
	.O(htrans[0])
);
OBUF htrans_1_obuf (
	.I(htrans_d[1]),
	.O(htrans[1])
);
OBUF jtag_TDO_obuf (
	.I(jtag_TDO_d),
	.O(jtag_TDO)
);
DFFC irq_reg_0_4_s0 (
	.D(qout_r_131[0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(irq_reg_0[4])
);
defparam irq_reg_0_4_s0.INIT=1'b0;
DFFC irq_reg_2_4_s0 (
	.D(qout_r_138[0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(irq_reg_2[4])
);
defparam irq_reg_2_4_s0.INIT=1'b0;
DFFNR rstdly_14_s1 (
	.D(rstdly[13]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[14])
);
defparam rstdly_14_s1.INIT=1'b0;
DFFNR rstdly_13_s1 (
	.D(rstdly[12]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[13])
);
defparam rstdly_13_s1.INIT=1'b0;
DFFNR rstdly_12_s1 (
	.D(rstdly[11]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[12])
);
defparam rstdly_12_s1.INIT=1'b0;
DFFNR rstdly_11_s1 (
	.D(rstdly[10]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[11])
);
defparam rstdly_11_s1.INIT=1'b0;
DFFNR rstdly_10_s1 (
	.D(rstdly[9]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[10])
);
defparam rstdly_10_s1.INIT=1'b0;
DFFNR rstdly_9_s1 (
	.D(rstdly[8]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[9])
);
defparam rstdly_9_s1.INIT=1'b0;
DFFNR rstdly_8_s1 (
	.D(rstdly[7]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[8])
);
defparam rstdly_8_s1.INIT=1'b0;
DFFNR rstdly_7_s1 (
	.D(rstdly[6]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[7])
);
defparam rstdly_7_s1.INIT=1'b0;
DFFNR rstdly_6_s1 (
	.D(rstdly[5]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[6])
);
defparam rstdly_6_s1.INIT=1'b0;
DFFNR rstdly_5_s1 (
	.D(rstdly[4]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[5])
);
defparam rstdly_5_s1.INIT=1'b0;
DFFNR rstdly_4_s1 (
	.D(rstdly[3]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[4])
);
defparam rstdly_4_s1.INIT=1'b0;
DFFNR rstdly_3_s1 (
	.D(rstdly[2]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[3])
);
defparam rstdly_3_s1.INIT=1'b0;
DFFNR rstdly_2_s1 (
	.D(rstdly[1]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[2])
);
defparam rstdly_2_s1.INIT=1'b0;
DFFNR rstdly_1_s1 (
	.D(rstdly[0]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[1])
);
defparam rstdly_1_s1.INIT=1'b0;
DFFN rstdly_0_s1 (
	.D(resetn_in_d),
	.CLK(clk_in_d),
	.Q(rstdly[0])
);
defparam rstdly_0_s1.INIT=1'b0;
DFFNR rstdly_15_s1 (
	.D(rstdly[14]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[15])
);
defparam rstdly_15_s1.INIT=1'b0;
LUT3 itcm_valid_s0 (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(itcm_valid_9),
	.F(itcm_valid)
);
defparam itcm_valid_s0.INIT=8'h40;
LUT4 mem_rdata_30_s0 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_30_5),
	.I2(mem_rdata_30_6),
	.I3(mem_rdata_30_7),
	.F(mem_rdata[30])
);
defparam mem_rdata_30_s0.INIT=16'hFFB0;
LUT4 mem_rdata_29_s0 (
	.I0(mem_rdata_29_4),
	.I1(mem_rdata_29_5),
	.I2(mem_rdata_29_6),
	.I3(mem_rdata_29_7),
	.F(mem_rdata[29])
);
defparam mem_rdata_29_s0.INIT=16'h7430;
LUT4 mem_rdata_28_s0 (
	.I0(mem_rdata_28_4),
	.I1(mem_rdata_28_5),
	.I2(mem_rdata_28_18),
	.I3(mem_rdata_28_7),
	.F(mem_rdata[28])
);
defparam mem_rdata_28_s0.INIT=16'h4F00;
LUT3 mem_rdata_26_s0 (
	.I0(mem_rdata_26_4),
	.I1(mem_rdata_26_5),
	.I2(mem_rdata_26_6),
	.F(mem_rdata[26])
);
defparam mem_rdata_26_s0.INIT=8'hB0;
LUT2 mem_rdata_25_s0 (
	.I0(mem_rdata_25_4),
	.I1(mem_rdata_25_5),
	.F(mem_rdata[25])
);
defparam mem_rdata_25_s0.INIT=4'h4;
LUT4 mem_rdata_24_s0 (
	.I0(mem_rdata_24_4),
	.I1(mem_rdata_24_5),
	.I2(mem_rdata_24_6),
	.I3(mem_rdata_24_7),
	.F(mem_rdata[24])
);
defparam mem_rdata_24_s0.INIT=16'h00BF;
LUT4 mem_rdata_23_s0 (
	.I0(mem_rdata_23_4),
	.I1(mem_rdata_23_16),
	.I2(mem_rdata_23_6),
	.I3(mem_rdata_23_7),
	.F(mem_rdata[23])
);
defparam mem_rdata_23_s0.INIT=16'h4F00;
LUT4 mem_rdata_22_s0 (
	.I0(mem_rdata_22_4),
	.I1(mem_rdata_22_5),
	.I2(mem_rdata_22_6),
	.I3(mem_rdata_22_7),
	.F(mem_rdata[22])
);
defparam mem_rdata_22_s0.INIT=16'hB0FF;
LUT4 mem_rdata_21_s0 (
	.I0(mem_rdata_21_4),
	.I1(mem_rdata_21_5),
	.I2(mem_rdata_21_6),
	.I3(mem_rdata_21_7),
	.F(mem_rdata[21])
);
defparam mem_rdata_21_s0.INIT=16'hEF00;
LUT4 mem_rdata_20_s0 (
	.I0(mem_rdata_20_4),
	.I1(mem_rdata_20_13),
	.I2(mem_rdata_20_6),
	.I3(mem_rdata_20_7),
	.F(mem_rdata[20])
);
defparam mem_rdata_20_s0.INIT=16'h4F00;
LUT3 mem_rdata_19_s0 (
	.I0(mem_rdata_19_4),
	.I1(mem_rdata_19_5),
	.I2(mem_rdata_19_6),
	.F(mem_rdata[19])
);
defparam mem_rdata_19_s0.INIT=8'hD0;
LUT3 mem_rdata_18_s0 (
	.I0(mem_rdata_18_4),
	.I1(mem_rdata_18_5),
	.I2(mem_rdata_18_6),
	.F(mem_rdata[18])
);
defparam mem_rdata_18_s0.INIT=8'hB0;
LUT4 mem_rdata_17_s0 (
	.I0(mem_rdata_17_4),
	.I1(mem_rdata_17_5),
	.I2(mem_rdata_17_11),
	.I3(mem_rdata_17_7),
	.F(mem_rdata[17])
);
defparam mem_rdata_17_s0.INIT=16'h4F00;
LUT4 mem_rdata_16_s0 (
	.I0(mem_rdata_16_4),
	.I1(mem_rdata_16_5),
	.I2(mem_rdata_16_6),
	.I3(mem_rdata_16_7),
	.F(mem_rdata[16])
);
defparam mem_rdata_16_s0.INIT=16'h4F00;
LUT2 irq_to_core_4_s1 (
	.I0(irq_reg_2[4]),
	.I1(qout_r_138[0]),
	.F(irq_to_core[4])
);
defparam irq_to_core_4_s1.INIT=4'h4;
LUT2 n624_s1 (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.F(n624_5)
);
defparam n624_s1.INIT=4'h7;
LUT2 n1234_s1 (
	.I0(mem_wstrb[3]),
	.I1(send_dummy_13),
	.F(n1234_5)
);
defparam n1234_s1.INIT=4'h8;
LUT2 n1235_s1 (
	.I0(mem_wstrb[2]),
	.I1(send_dummy_13),
	.F(n1235_5)
);
defparam n1235_s1.INIT=4'h8;
LUT2 n1236_s1 (
	.I0(mem_wstrb[1]),
	.I1(send_dummy_13),
	.F(n1236_5)
);
defparam n1236_s1.INIT=4'h8;
LUT2 n1237_s1 (
	.I0(mem_wstrb[0]),
	.I1(send_dummy_13),
	.F(n1237_5)
);
defparam n1237_s1.INIT=4'h8;
LUT3 dtcm_valid_s1 (
	.I0(mem_addr[24]),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.F(dtcm_valid_4)
);
defparam dtcm_valid_s1.INIT=8'h80;
LUT4 mem_rdata_31_s1 (
	.I0(mem_rdata_31_6),
	.I1(mem_rdata_22_4),
	.I2(mem_rdata_31_7),
	.I3(mem_rdata_31_8),
	.F(mem_rdata_31_4)
);
defparam mem_rdata_31_s1.INIT=16'h0E00;
LUT3 mem_rdata_31_s2 (
	.I0(mem_rdata_130[31]),
	.I1(mem_rdata_31_9),
	.I2(mem_ready),
	.F(mem_rdata_31_5)
);
defparam mem_rdata_31_s2.INIT=8'hA3;
LUT4 mem_rdata_30_s1 (
	.I0(mem_rdata_30_8),
	.I1(send_dummy_13),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(mem_rdata_30_4)
);
defparam mem_rdata_30_s1.INIT=16'hEF00;
LUT4 mem_rdata_30_s2 (
	.I0(mem_rdata_132[30]),
	.I1(mem_rdata_30_11),
	.I2(mem_ready_127),
	.I3(mem_ready_128),
	.F(mem_rdata_30_5)
);
defparam mem_rdata_30_s2.INIT=16'h0503;
LUT3 mem_rdata_30_s3 (
	.I0(mem_rdata_131[30]),
	.I1(mem_ready_127),
	.I2(mem_ready),
	.F(mem_rdata_30_6)
);
defparam mem_rdata_30_s3.INIT=8'h0B;
LUT2 mem_rdata_30_s4 (
	.I0(mem_ready),
	.I1(mem_rdata_130[30]),
	.F(mem_rdata_30_7)
);
defparam mem_rdata_30_s4.INIT=4'h8;
LUT4 mem_rdata_29_s1 (
	.I0(mem_rdata_29_8),
	.I1(mem_rdata_29_9),
	.I2(mem_rdata_29_10),
	.I3(mem_rdata_29_11),
	.F(mem_rdata_29_4)
);
defparam mem_rdata_29_s1.INIT=16'h0001;
LUT4 mem_rdata_29_s2 (
	.I0(mem_rdata_132[29]),
	.I1(mem_rdata_29_12),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_29_5)
);
defparam mem_rdata_29_s2.INIT=16'h5300;
LUT4 mem_rdata_29_s3 (
	.I0(mem_rdata_131[29]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[29]),
	.I3(mem_ready),
	.F(mem_rdata_29_6)
);
defparam mem_rdata_29_s3.INIT=16'hF0BB;
LUT4 mem_rdata_29_s4 (
	.I0(mem_rdata_29_14),
	.I1(cfg_divider[29]),
	.I2(mem_rdata_29_15),
	.I3(mem_rdata_16_5),
	.F(mem_rdata_29_7)
);
defparam mem_rdata_29_s4.INIT=16'h0D00;
LUT4 mem_rdata_28_s1 (
	.I0(mem_rdata_28_8),
	.I1(mem_rdata_28_9),
	.I2(mem_rdata_24_5),
	.I3(mem_rdata_28_10),
	.F(mem_rdata_28_4)
);
defparam mem_rdata_28_s1.INIT=16'h7000;
LUT3 mem_rdata_28_s2 (
	.I0(mem_rdata_133[28]),
	.I1(mem_ready_129),
	.I2(mem_ready_128),
	.F(mem_rdata_28_5)
);
defparam mem_rdata_28_s2.INIT=8'h0B;
LUT4 mem_rdata_28_s4 (
	.I0(mem_rdata_131[28]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[28]),
	.I3(mem_ready),
	.F(mem_rdata_28_7)
);
defparam mem_rdata_28_s4.INIT=16'hF0BB;
LUT4 mem_rdata_27_s1 (
	.I0(mem_rdata_27_6),
	.I1(mem_rdata_22_4),
	.I2(mem_rdata_27_7),
	.I3(mem_rdata_27_8),
	.F(mem_rdata_27_4)
);
defparam mem_rdata_27_s1.INIT=16'h0100;
LUT3 mem_rdata_27_s2 (
	.I0(mem_rdata_27_9),
	.I1(mem_rdata_27_8),
	.I2(mem_rdata_27_10),
	.F(mem_rdata_27_5)
);
defparam mem_rdata_27_s2.INIT=8'hB0;
LUT4 mem_rdata_26_s1 (
	.I0(send_dummy_13),
	.I1(mem_rdata_24_5),
	.I2(mem_rdata_26_7),
	.I3(mem_rdata_26_13),
	.F(mem_rdata_26_4)
);
defparam mem_rdata_26_s1.INIT=16'hBF00;
LUT4 mem_rdata_26_s2 (
	.I0(mem_rdata_132[26]),
	.I1(mem_rdata_26_9),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_26_5)
);
defparam mem_rdata_26_s2.INIT=16'h5300;
LUT4 mem_rdata_26_s3 (
	.I0(mem_rdata_131[26]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[26]),
	.I3(mem_ready),
	.F(mem_rdata_26_6)
);
defparam mem_rdata_26_s3.INIT=16'hF0BB;
LUT4 mem_rdata_25_s1 (
	.I0(mem_rdata_22_4),
	.I1(mem_rdata_25_6),
	.I2(mem_rdata_25_14),
	.I3(mem_rdata_25_8),
	.F(mem_rdata_25_4)
);
defparam mem_rdata_25_s1.INIT=16'h4F00;
LUT4 mem_rdata_25_s2 (
	.I0(mem_rdata_131[25]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[25]),
	.I3(mem_ready),
	.F(mem_rdata_25_5)
);
defparam mem_rdata_25_s2.INIT=16'hF0BB;
LUT4 mem_rdata_24_s1 (
	.I0(mem_rdata_24_8),
	.I1(mem_rdata_24_9),
	.I2(mem_rdata_24_10),
	.I3(wr_cleardebint_ena_11),
	.F(mem_rdata_24_4)
);
defparam mem_rdata_24_s1.INIT=16'hF400;
LUT4 mem_rdata_24_s2 (
	.I0(dtcm_valid_4),
	.I1(mem_rdata_24_11),
	.I2(mem_rdata_24_12),
	.I3(mem_ready_129),
	.F(mem_rdata_24_5)
);
defparam mem_rdata_24_s2.INIT=16'h007F;
LUT4 mem_rdata_24_s3 (
	.I0(mem_rdata_24_13),
	.I1(mem_rdata_24_14),
	.I2(mem_rdata_24_15),
	.I3(mem_rdata_24_24),
	.F(mem_rdata_24_6)
);
defparam mem_rdata_24_s3.INIT=16'h7F00;
LUT3 mem_rdata_24_s4 (
	.I0(mem_rdata_24_17),
	.I1(mem_rdata_130[24]),
	.I2(mem_ready),
	.F(mem_rdata_24_7)
);
defparam mem_rdata_24_s4.INIT=8'h35;
LUT4 mem_rdata_23_s1 (
	.I0(mem_rdata_23_8),
	.I1(mem_rdata_23_9),
	.I2(mem_rdata_23_10),
	.I3(mem_rdata_22_4),
	.F(mem_rdata_23_4)
);
defparam mem_rdata_23_s1.INIT=16'h000B;
LUT4 mem_rdata_23_s3 (
	.I0(mem_rdata_132[23]),
	.I1(mem_rdata_23_11),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_23_6)
);
defparam mem_rdata_23_s3.INIT=16'h5300;
LUT4 mem_rdata_23_s4 (
	.I0(mem_rdata_131[23]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[23]),
	.I3(mem_ready),
	.F(mem_rdata_23_7)
);
defparam mem_rdata_23_s4.INIT=16'hF0BB;
LUT4 mem_rdata_22_s1 (
	.I0(mem_rdata_24_11),
	.I1(mem_rdata_22_8),
	.I2(mem_rdata_22_9),
	.I3(mem_rdata_24_12),
	.F(mem_rdata_22_4)
);
defparam mem_rdata_22_s1.INIT=16'hE000;
LUT4 mem_rdata_22_s2 (
	.I0(mem_rdata_22_10),
	.I1(mem_rdata_22_11),
	.I2(mem_rdata_22_12),
	.I3(mem_rdata_16_5),
	.F(mem_rdata_22_5)
);
defparam mem_rdata_22_s2.INIT=16'h0700;
LUT4 mem_rdata_22_s3 (
	.I0(cfg_divider[22]),
	.I1(mem_rdata_29_14),
	.I2(mem_rdata_16_5),
	.I3(mem_rdata_22_13),
	.F(mem_rdata_22_6)
);
defparam mem_rdata_22_s3.INIT=16'hBF00;
LUT4 mem_rdata_22_s4 (
	.I0(mem_ready_127),
	.I1(mem_rdata_131[22]),
	.I2(mem_rdata_130[22]),
	.I3(mem_ready),
	.F(mem_rdata_22_7)
);
defparam mem_rdata_22_s4.INIT=16'h0F77;
LUT4 mem_rdata_21_s1 (
	.I0(mem_rdata_24_11),
	.I1(mem_rdata_21_8),
	.I2(dtcm_valid_4),
	.I3(mem_rdata_24_12),
	.F(mem_rdata_21_4)
);
defparam mem_rdata_21_s1.INIT=16'hE000;
LUT3 mem_rdata_21_s2 (
	.I0(mem_addr[6]),
	.I1(itcm_valid_9),
	.I2(mem_rdata_21_14),
	.F(mem_rdata_21_5)
);
defparam mem_rdata_21_s2.INIT=8'h40;
LUT3 mem_rdata_21_s3 (
	.I0(vld_set_4),
	.I1(ram_dout[21]),
	.I2(mem_rdata_31_8),
	.F(mem_rdata_21_6)
);
defparam mem_rdata_21_s3.INIT=8'h70;
LUT3 mem_rdata_21_s4 (
	.I0(mem_rdata_21_10),
	.I1(mem_rdata_130[21]),
	.I2(mem_ready),
	.F(mem_rdata_21_7)
);
defparam mem_rdata_21_s4.INIT=8'hCA;
LUT3 mem_rdata_20_s1 (
	.I0(mem_rdata_29_9),
	.I1(mem_rdata_29_11),
	.I2(mem_rdata_20_8),
	.F(mem_rdata_20_4)
);
defparam mem_rdata_20_s1.INIT=8'h10;
LUT4 mem_rdata_20_s3 (
	.I0(mem_rdata_132[20]),
	.I1(mem_rdata_20_9),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_20_6)
);
defparam mem_rdata_20_s3.INIT=16'h5300;
LUT4 mem_rdata_20_s4 (
	.I0(mem_rdata_131[20]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[20]),
	.I3(mem_ready),
	.F(mem_rdata_20_7)
);
defparam mem_rdata_20_s4.INIT=16'hF0BB;
LUT4 mem_rdata_19_s1 (
	.I0(mem_rdata_132[19]),
	.I1(mem_rdata_19_7),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_19_4)
);
defparam mem_rdata_19_s1.INIT=16'h5300;
LUT4 mem_rdata_19_s2 (
	.I0(mem_rdata_19_8),
	.I1(mem_rdata_29_9),
	.I2(mem_rdata_19_9),
	.I3(mem_rdata_16_5),
	.F(mem_rdata_19_5)
);
defparam mem_rdata_19_s2.INIT=16'hFE00;
LUT4 mem_rdata_19_s3 (
	.I0(mem_rdata_131[19]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[19]),
	.I3(mem_ready),
	.F(mem_rdata_19_6)
);
defparam mem_rdata_19_s3.INIT=16'hF0BB;
LUT4 mem_rdata_18_s1 (
	.I0(mem_rdata_30_8),
	.I1(send_dummy_13),
	.I2(mem_rdata_18_7),
	.I3(mem_rdata_18_13),
	.F(mem_rdata_18_4)
);
defparam mem_rdata_18_s1.INIT=16'hEF00;
LUT4 mem_rdata_18_s2 (
	.I0(mem_rdata_132[18]),
	.I1(mem_rdata_18_9),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_18_5)
);
defparam mem_rdata_18_s2.INIT=16'h5300;
LUT4 mem_rdata_18_s3 (
	.I0(mem_rdata_131[18]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[18]),
	.I3(mem_ready),
	.F(mem_rdata_18_6)
);
defparam mem_rdata_18_s3.INIT=16'hF0BB;
LUT4 mem_rdata_17_s1 (
	.I0(mem_rdata_17_8),
	.I1(cfg_divider[17]),
	.I2(mem_rdata_17_9),
	.I3(mem_rdata_24_5),
	.F(mem_rdata_17_4)
);
defparam mem_rdata_17_s1.INIT=16'h0700;
LUT3 mem_rdata_17_s2 (
	.I0(mem_rdata_133[17]),
	.I1(mem_ready_129),
	.I2(mem_ready_128),
	.F(mem_rdata_17_5)
);
defparam mem_rdata_17_s2.INIT=8'h0B;
LUT4 mem_rdata_17_s4 (
	.I0(mem_rdata_131[17]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[17]),
	.I3(mem_ready),
	.F(mem_rdata_17_7)
);
defparam mem_rdata_17_s4.INIT=16'hF0BB;
LUT4 mem_rdata_16_s1 (
	.I0(mem_rdata_16_8),
	.I1(cfg_divider[16]),
	.I2(mem_rdata_29_9),
	.I3(mem_rdata_16_9),
	.F(mem_rdata_16_4)
);
defparam mem_rdata_16_s1.INIT=16'h0007;
LUT2 mem_rdata_16_s2 (
	.I0(mem_ready_128),
	.I1(mem_ready_129),
	.F(mem_rdata_16_5)
);
defparam mem_rdata_16_s2.INIT=4'h1;
LUT4 mem_rdata_16_s3 (
	.I0(mem_rdata_132[16]),
	.I1(mem_rdata_16_10),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_16_6)
);
defparam mem_rdata_16_s3.INIT=16'h5300;
LUT4 mem_rdata_16_s4 (
	.I0(mem_rdata_131[16]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[16]),
	.I3(mem_ready),
	.F(mem_rdata_16_7)
);
defparam mem_rdata_16_s4.INIT=16'hF0BB;
LUT3 itcm_valid_s2 (
	.I0(mem_addr[28]),
	.I1(mem_addr[29]),
	.I2(mem_addr[30]),
	.F(itcm_valid_6)
);
defparam itcm_valid_s2.INIT=8'h01;
LUT4 itcm_valid_s3 (
	.I0(mem_addr[26]),
	.I1(mem_addr[27]),
	.I2(mem_addr[31]),
	.I3(mem_valid),
	.F(itcm_valid_7)
);
defparam itcm_valid_s3.INIT=16'h0100;
LUT4 mem_rdata_31_s3 (
	.I0(vld_set_6),
	.I1(ram_dout[31]),
	.I2(mem_rdata_31_10),
	.I3(wr_cleardebint_ena_11),
	.F(mem_rdata_31_6)
);
defparam mem_rdata_31_s3.INIT=16'hF800;
LUT2 mem_rdata_31_s4 (
	.I0(cfg_divider[31]),
	.I1(mem_rdata_31_11),
	.F(mem_rdata_31_7)
);
defparam mem_rdata_31_s4.INIT=4'h4;
LUT4 mem_rdata_31_s5 (
	.I0(mem_ready),
	.I1(mem_ready_127),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(mem_rdata_31_8)
);
defparam mem_rdata_31_s5.INIT=16'h0001;
LUT3 mem_rdata_31_s6 (
	.I0(mem_rdata_31_12),
	.I1(mem_rdata_131[31]),
	.I2(mem_ready_127),
	.F(mem_rdata_31_9)
);
defparam mem_rdata_31_s6.INIT=8'h3A;
LUT3 mem_rdata_30_s5 (
	.I0(dtcm_valid_4),
	.I1(mem_rdata_24_11),
	.I2(mem_rdata_24_12),
	.F(mem_rdata_30_8)
);
defparam mem_rdata_30_s5.INIT=8'h80;
LUT4 mem_rdata_30_s6 (
	.I0(mem_rdata_30_12),
	.I1(mem_rdata_30_19),
	.I2(mem_rdata_30_14),
	.I3(mem_rdata_22_11),
	.F(mem_rdata_30_9)
);
defparam mem_rdata_30_s6.INIT=16'h0777;
LUT4 mem_rdata_30_s7 (
	.I0(cfg_divider[30]),
	.I1(mem_rdata_30_15),
	.I2(mem_addr[25]),
	.I3(mem_rdata_16_5),
	.F(mem_rdata_30_10)
);
defparam mem_rdata_30_s7.INIT=16'hBF00;
LUT2 mem_rdata_30_s8 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[30]),
	.F(mem_rdata_30_11)
);
defparam mem_rdata_30_s8.INIT=4'h8;
LUT3 mem_rdata_29_s5 (
	.I0(mem_rdata_29_16),
	.I1(mem_rdata_29_17),
	.I2(mem_rdata_22_11),
	.F(mem_rdata_29_8)
);
defparam mem_rdata_29_s5.INIT=8'h10;
LUT4 mem_rdata_29_s6 (
	.I0(recv_buf_valid),
	.I1(mem_rdata_29_18),
	.I2(mem_xfer_11),
	.I3(mem_rdata_29_19),
	.F(mem_rdata_29_9)
);
defparam mem_rdata_29_s6.INIT=16'h4000;
LUT4 mem_rdata_29_s7 (
	.I0(ram_dout[29]),
	.I1(itcm_valid_6),
	.I2(wr_cleardebint_ena_9),
	.I3(mem_rdata_30_12),
	.F(mem_rdata_29_10)
);
defparam mem_rdata_29_s7.INIT=16'h8000;
LUT4 mem_rdata_29_s8 (
	.I0(mem_addr[8]),
	.I1(mem_rdata_29_18),
	.I2(mem_rdata_29_20),
	.I3(mem_rdata_29_21),
	.F(mem_rdata_29_11)
);
defparam mem_rdata_29_s8.INIT=16'h4000;
LUT2 mem_rdata_29_s9 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[29]),
	.F(mem_rdata_29_12)
);
defparam mem_rdata_29_s9.INIT=4'h8;
LUT2 mem_rdata_29_s10 (
	.I0(mem_ready),
	.I1(mem_ready_127),
	.F(mem_rdata_29_13)
);
defparam mem_rdata_29_s10.INIT=4'h1;
LUT4 mem_rdata_29_s11 (
	.I0(mem_rdata_30_15),
	.I1(mem_rdata_29_22),
	.I2(memory_0_15),
	.I3(mem_rdata_29_23),
	.F(mem_rdata_29_14)
);
defparam mem_rdata_29_s11.INIT=16'h8000;
LUT2 mem_rdata_29_s12 (
	.I0(mem_rdata_28_9),
	.I1(mem_rdata_22_11),
	.F(mem_rdata_29_15)
);
defparam mem_rdata_29_s12.INIT=4'h4;
LUT4 mem_rdata_28_s5 (
	.I0(mem_rdata_28_11),
	.I1(mem_rdata_28_12),
	.I2(wr_sethaltnot_ena_5),
	.I3(mem_rdata_23_9),
	.F(mem_rdata_28_8)
);
defparam mem_rdata_28_s5.INIT=16'h0B00;
LUT4 mem_rdata_28_s6 (
	.I0(mem_addr[6]),
	.I1(mem_addr[3]),
	.I2(mem_addr[5]),
	.I3(mem_rdata_28_13),
	.F(mem_rdata_28_9)
);
defparam mem_rdata_28_s6.INIT=16'hBCEA;
LUT4 mem_rdata_28_s7 (
	.I0(mem_xfer_7),
	.I1(mem_rdata_28_14),
	.I2(ram_dout[28]),
	.I3(mem_rdata_28_15),
	.F(mem_rdata_28_10)
);
defparam mem_rdata_28_s7.INIT=16'h0777;
LUT4 mem_rdata_27_s3 (
	.I0(ram_dout[27]),
	.I1(itcm_valid_6),
	.I2(wr_cleardebint_ena_9),
	.I3(mem_rdata_30_12),
	.F(mem_rdata_27_6)
);
defparam mem_rdata_27_s3.INIT=16'h8000;
LUT4 mem_rdata_27_s4 (
	.I0(mem_rdata_27_11),
	.I1(mem_rdata_28_11),
	.I2(mem_addr[6]),
	.I3(mem_rdata_22_11),
	.F(mem_rdata_27_7)
);
defparam mem_rdata_27_s4.INIT=16'h4200;
LUT4 mem_rdata_27_s5 (
	.I0(mem_rdata_132[27]),
	.I1(mem_rdata_27_12),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_27_8)
);
defparam mem_rdata_27_s5.INIT=16'h5300;
LUT4 mem_rdata_27_s6 (
	.I0(cfg_divider[27]),
	.I1(mem_rdata_30_15),
	.I2(mem_addr[25]),
	.I3(mem_rdata_16_5),
	.F(mem_rdata_27_9)
);
defparam mem_rdata_27_s6.INIT=16'hBF00;
LUT4 mem_rdata_27_s7 (
	.I0(mem_rdata_131[27]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[27]),
	.I3(mem_ready),
	.F(mem_rdata_27_10)
);
defparam mem_rdata_27_s7.INIT=16'hF0BB;
LUT4 mem_rdata_26_s4 (
	.I0(mem_rdata_26_10),
	.I1(mem_rdata_22_11),
	.I2(ram_dout[26]),
	.I3(vld_set_4),
	.F(mem_rdata_26_7)
);
defparam mem_rdata_26_s4.INIT=16'h0BBB;
LUT2 mem_rdata_26_s6 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[26]),
	.F(mem_rdata_26_9)
);
defparam mem_rdata_26_s6.INIT=4'h8;
LUT4 mem_rdata_25_s3 (
	.I0(mem_rdata_25_9),
	.I1(mem_rdata_22_11),
	.I2(ram_dout[25]),
	.I3(vld_set_4),
	.F(mem_rdata_25_6)
);
defparam mem_rdata_25_s3.INIT=16'h0BBB;
LUT4 mem_rdata_25_s5 (
	.I0(mem_rdata_132[25]),
	.I1(mem_rdata_25_10),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_25_8)
);
defparam mem_rdata_25_s5.INIT=16'h5300;
LUT4 mem_rdata_24_s5 (
	.I0(mem_addr[2]),
	.I1(mem_rdata_24_18),
	.I2(mem_addr[5]),
	.I3(mem_rdata_24_19),
	.F(mem_rdata_24_8)
);
defparam mem_rdata_24_s5.INIT=16'hCB00;
LUT4 mem_rdata_24_s6 (
	.I0(mem_addr[8]),
	.I1(mem_addr[9]),
	.I2(mem_addr[10]),
	.I3(mem_addr[11]),
	.F(mem_rdata_24_9)
);
defparam mem_rdata_24_s6.INIT=16'h0100;
LUT2 mem_rdata_24_s7 (
	.I0(ram_dout[24]),
	.I1(vld_set_6),
	.F(mem_rdata_24_10)
);
defparam mem_rdata_24_s7.INIT=4'h8;
LUT4 mem_rdata_24_s8 (
	.I0(recv_buf_valid),
	.I1(memory_0_14),
	.I2(recv_buf_valid_11),
	.I3(mem_rdata_24_20),
	.F(mem_rdata_24_11)
);
defparam mem_rdata_24_s8.INIT=16'h4000;
LUT3 mem_rdata_24_s9 (
	.I0(mem_rdata_29_22),
	.I1(memory_0_15),
	.I2(mem_rdata_29_23),
	.F(mem_rdata_24_12)
);
defparam mem_rdata_24_s9.INIT=8'h80;
LUT2 mem_rdata_24_s10 (
	.I0(mem_rdata_30_15),
	.I1(memory_0_15),
	.F(mem_rdata_24_13)
);
defparam mem_rdata_24_s10.INIT=4'h8;
LUT4 mem_rdata_24_s11 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_rdata_29_22),
	.I3(mem_rdata_29_21),
	.F(mem_rdata_24_14)
);
defparam mem_rdata_24_s11.INIT=16'h8000;
LUT4 mem_rdata_24_s12 (
	.I0(mem_addr[8]),
	.I1(cfg_divider[24]),
	.I2(mem_rdata_29_23),
	.I3(mem_rdata_24_21),
	.F(mem_rdata_24_15)
);
defparam mem_rdata_24_s12.INIT=16'h4000;
LUT3 mem_rdata_24_s14 (
	.I0(mem_rdata_131[24]),
	.I1(mem_rdata_24_22),
	.I2(mem_ready_127),
	.F(mem_rdata_24_17)
);
defparam mem_rdata_24_s14.INIT=8'hAC;
LUT4 mem_rdata_23_s5 (
	.I0(mem_addr[5]),
	.I1(mem_addr[2]),
	.I2(mem_rdata_23_12),
	.I3(mem_addr[4]),
	.F(mem_rdata_23_8)
);
defparam mem_rdata_23_s5.INIT=16'hBEE3;
LUT4 mem_rdata_23_s6 (
	.I0(mem_rdata_23_13),
	.I1(mem_rdata_24_9),
	.I2(wr_cleardebint_ena_9),
	.I3(mem_rdata_23_14),
	.F(mem_rdata_23_9)
);
defparam mem_rdata_23_s6.INIT=16'h8000;
LUT2 mem_rdata_23_s7 (
	.I0(ram_dout[23]),
	.I1(mem_rdata_28_15),
	.F(mem_rdata_23_10)
);
defparam mem_rdata_23_s7.INIT=4'h8;
LUT2 mem_rdata_23_s8 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[23]),
	.F(mem_rdata_23_11)
);
defparam mem_rdata_23_s8.INIT=4'h8;
LUT3 mem_rdata_22_s5 (
	.I0(mem_rdata_30_15),
	.I1(memory_0_14),
	.I2(mem_rdata_24_20),
	.F(mem_rdata_22_8)
);
defparam mem_rdata_22_s5.INIT=8'h80;
LUT3 mem_rdata_22_s6 (
	.I0(mem_addr[24]),
	.I1(mem_rdata_23_14),
	.I2(mem_rdata_23_13),
	.F(mem_rdata_22_9)
);
defparam mem_rdata_22_s6.INIT=8'h80;
LUT4 mem_rdata_22_s7 (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.I2(mem_addr[5]),
	.I3(mem_rdata_22_14),
	.F(mem_rdata_22_10)
);
defparam mem_rdata_22_s7.INIT=16'h1700;
LUT4 mem_rdata_22_s8 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_rdata_24_9),
	.I3(wr_cleardebint_ena_9),
	.F(mem_rdata_22_11)
);
defparam mem_rdata_22_s8.INIT=16'h8000;
LUT4 mem_rdata_22_s9 (
	.I0(mem_rdata_22_15),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(mem_rdata_22_12)
);
defparam mem_rdata_22_s9.INIT=16'h8000;
LUT4 mem_rdata_22_s10 (
	.I0(mem_rdata_132[22]),
	.I1(mem_rdata_22_16),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(mem_rdata_22_13)
);
defparam mem_rdata_22_s10.INIT=16'hA300;
LUT4 mem_rdata_21_s5 (
	.I0(cfg_divider[21]),
	.I1(mem_rdata_30_15),
	.I2(memory_0_14),
	.I3(mem_rdata_24_20),
	.F(mem_rdata_21_8)
);
defparam mem_rdata_21_s5.INIT=16'h8000;
LUT3 mem_rdata_21_s7 (
	.I0(mem_rdata_131[21]),
	.I1(mem_rdata_21_12),
	.I2(mem_ready_127),
	.F(mem_rdata_21_10)
);
defparam mem_rdata_21_s7.INIT=8'hAC;
LUT4 mem_rdata_20_s5 (
	.I0(ram_dout[20]),
	.I1(vld_set_4),
	.I2(mem_rdata_20_10),
	.I3(mem_rdata_22_11),
	.F(mem_rdata_20_8)
);
defparam mem_rdata_20_s5.INIT=16'h0777;
LUT2 mem_rdata_20_s6 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[20]),
	.F(mem_rdata_20_9)
);
defparam mem_rdata_20_s6.INIT=4'h8;
LUT2 mem_rdata_19_s4 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[19]),
	.F(mem_rdata_19_7)
);
defparam mem_rdata_19_s4.INIT=4'h8;
LUT4 mem_rdata_19_s5 (
	.I0(cfg_divider[19]),
	.I1(mem_rdata_29_18),
	.I2(mem_rdata_24_21),
	.I3(mem_rdata_19_10),
	.F(mem_rdata_19_8)
);
defparam mem_rdata_19_s5.INIT=16'h8000;
LUT4 mem_rdata_19_s6 (
	.I0(vld_set_6),
	.I1(ram_dout[19]),
	.I2(mem_rdata_19_11),
	.I3(wr_cleardebint_ena_11),
	.F(mem_rdata_19_9)
);
defparam mem_rdata_19_s6.INIT=16'hF800;
LUT4 mem_rdata_18_s4 (
	.I0(mem_rdata_18_10),
	.I1(mem_rdata_22_11),
	.I2(ram_dout[18]),
	.I3(vld_set_4),
	.F(mem_rdata_18_7)
);
defparam mem_rdata_18_s4.INIT=16'h0BBB;
LUT2 mem_rdata_18_s6 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[18]),
	.F(mem_rdata_18_9)
);
defparam mem_rdata_18_s6.INIT=4'h8;
LUT3 mem_rdata_17_s5 (
	.I0(mem_rdata_29_18),
	.I1(mem_rdata_24_21),
	.I2(mem_rdata_19_10),
	.F(mem_rdata_17_8)
);
defparam mem_rdata_17_s5.INIT=8'h80;
LUT4 mem_rdata_17_s6 (
	.I0(vld_set_6),
	.I1(ram_dout[17]),
	.I2(mem_rdata_19_11),
	.I3(wr_cleardebint_ena_11),
	.F(mem_rdata_17_9)
);
defparam mem_rdata_17_s6.INIT=16'hF800;
LUT3 mem_rdata_16_s5 (
	.I0(mem_rdata_16_11),
	.I1(mem_rdata_29_14),
	.I2(mem_rdata_22_9),
	.F(mem_rdata_16_8)
);
defparam mem_rdata_16_s5.INIT=8'h80;
LUT4 mem_rdata_16_s6 (
	.I0(vld_set_6),
	.I1(ram_dout[16]),
	.I2(mem_rdata_19_11),
	.I3(wr_cleardebint_ena_11),
	.F(mem_rdata_16_9)
);
defparam mem_rdata_16_s6.INIT=16'hF800;
LUT2 mem_rdata_16_s7 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[16]),
	.F(mem_rdata_16_10)
);
defparam mem_rdata_16_s7.INIT=4'h8;
LUT3 mem_rdata_31_s7 (
	.I0(mem_rdata_31_13),
	.I1(mem_rdata_24_9),
	.I2(mem_rdata_31_14),
	.F(mem_rdata_31_10)
);
defparam mem_rdata_31_s7.INIT=8'h04;
LUT4 mem_rdata_31_s8 (
	.I0(mem_rdata_31_15),
	.I1(itcm_valid_7),
	.I2(mem_rdata_30_15),
	.I3(mem_rdata_29_22),
	.F(mem_rdata_31_11)
);
defparam mem_rdata_31_s8.INIT=16'h8000;
LUT4 mem_rdata_31_s9 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[31]),
	.I2(mem_rdata_132[31]),
	.I3(mem_ready_128),
	.F(mem_rdata_31_12)
);
defparam mem_rdata_31_s9.INIT=16'h0F77;
LUT2 mem_rdata_30_s9 (
	.I0(itcm_valid_7),
	.I1(vld_set_6),
	.F(mem_rdata_30_12)
);
defparam mem_rdata_30_s9.INIT=4'h8;
LUT4 mem_rdata_30_s11 (
	.I0(mem_rdata_30_16),
	.I1(wr_cleardebint_ena_6),
	.I2(mem_rdata_29_16),
	.I3(mem_rdata_30_17),
	.F(mem_rdata_30_14)
);
defparam mem_rdata_30_s11.INIT=16'h0700;
LUT4 mem_rdata_30_s12 (
	.I0(mem_addr[3]),
	.I1(mem_addr[4]),
	.I2(mem_addr[5]),
	.I3(mem_addr[2]),
	.F(mem_rdata_30_15)
);
defparam mem_rdata_30_s12.INIT=16'h0100;
LUT4 mem_rdata_29_s13 (
	.I0(mem_addr[5]),
	.I1(mem_addr[6]),
	.I2(mem_addr[4]),
	.I3(mem_addr[2]),
	.F(mem_rdata_29_16)
);
defparam mem_rdata_29_s13.INIT=16'h8700;
LUT4 mem_rdata_29_s14 (
	.I0(mem_addr[2]),
	.I1(mem_addr[5]),
	.I2(mem_addr[3]),
	.I3(mem_addr[6]),
	.F(mem_rdata_29_17)
);
defparam mem_rdata_29_s14.INIT=16'h6000;
LUT4 mem_rdata_29_s15 (
	.I0(mem_rdata_29_24),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(memory_0_15),
	.F(mem_rdata_29_18)
);
defparam mem_rdata_29_s15.INIT=16'h8000;
LUT4 mem_rdata_29_s16 (
	.I0(mem_addr[11]),
	.I1(mem_addr[12]),
	.I2(mem_addr[13]),
	.I3(mem_addr[24]),
	.F(mem_rdata_29_19)
);
defparam mem_rdata_29_s16.INIT=16'h0100;
LUT4 mem_rdata_29_s17 (
	.I0(mem_rdata_30_15),
	.I1(mem_xfer_12),
	.I2(mem_rdata_29_23),
	.I3(mem_rdata_24_21),
	.F(mem_rdata_29_20)
);
defparam mem_rdata_29_s17.INIT=16'h8000;
LUT4 mem_rdata_29_s18 (
	.I0(mem_addr[9]),
	.I1(mem_addr[10]),
	.I2(mem_addr[22]),
	.I3(mem_addr[23]),
	.F(mem_rdata_29_21)
);
defparam mem_rdata_29_s18.INIT=16'h0001;
LUT4 mem_rdata_29_s19 (
	.I0(mem_addr[11]),
	.I1(mem_addr[12]),
	.I2(mem_addr[14]),
	.I3(mem_addr[15]),
	.F(mem_rdata_29_22)
);
defparam mem_rdata_29_s19.INIT=16'h0001;
LUT3 mem_rdata_29_s20 (
	.I0(mem_addr[6]),
	.I1(mem_addr[7]),
	.I2(mem_addr[25]),
	.F(mem_rdata_29_23)
);
defparam mem_rdata_29_s20.INIT=8'h10;
LUT3 mem_rdata_28_s8 (
	.I0(mem_addr[3]),
	.I1(mem_addr[4]),
	.I2(mem_addr[2]),
	.F(mem_rdata_28_11)
);
defparam mem_rdata_28_s8.INIT=8'h35;
LUT2 mem_rdata_28_s9 (
	.I0(mem_addr[5]),
	.I1(mem_addr[6]),
	.F(mem_rdata_28_12)
);
defparam mem_rdata_28_s9.INIT=4'h8;
LUT4 mem_rdata_28_s10 (
	.I0(mem_addr[2]),
	.I1(mem_addr[5]),
	.I2(mem_addr[3]),
	.I3(mem_addr[4]),
	.F(mem_rdata_28_13)
);
defparam mem_rdata_28_s10.INIT=16'h0B9C;
LUT4 mem_rdata_28_s11 (
	.I0(mem_rdata_28_16),
	.I1(mem_rdata_29_22),
	.I2(mem_rdata_23_14),
	.I3(mem_rdata_29_21),
	.F(mem_rdata_28_14)
);
defparam mem_rdata_28_s11.INIT=16'h8000;
LUT4 mem_rdata_28_s12 (
	.I0(vld_set_6),
	.I1(wr_cleardebint_ena_9),
	.I2(mem_rdata_23_14),
	.I3(mem_rdata_23_13),
	.F(mem_rdata_28_15)
);
defparam mem_rdata_28_s12.INIT=16'h8000;
LUT4 mem_rdata_27_s8 (
	.I0(mem_addr[5]),
	.I1(mem_addr[3]),
	.I2(mem_addr[4]),
	.I3(mem_addr[6]),
	.F(mem_rdata_27_11)
);
defparam mem_rdata_27_s8.INIT=16'h54BF;
LUT2 mem_rdata_27_s9 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[27]),
	.F(mem_rdata_27_12)
);
defparam mem_rdata_27_s9.INIT=4'h8;
LUT4 mem_rdata_26_s7 (
	.I0(mem_rdata_26_11),
	.I1(mem_addr[2]),
	.I2(mem_addr[3]),
	.I3(mem_addr[5]),
	.F(mem_rdata_26_10)
);
defparam mem_rdata_26_s7.INIT=16'hBDD7;
LUT4 mem_rdata_25_s6 (
	.I0(mem_rdata_25_11),
	.I1(mem_rdata_25_12),
	.I2(wr_cleardebint_ena_6),
	.I3(mem_rdata_24_19),
	.F(mem_rdata_25_9)
);
defparam mem_rdata_25_s6.INIT=16'h3730;
LUT2 mem_rdata_25_s7 (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[25]),
	.F(mem_rdata_25_10)
);
defparam mem_rdata_25_s7.INIT=4'h8;
LUT4 mem_rdata_24_s15 (
	.I0(mem_addr[6]),
	.I1(mem_addr[5]),
	.I2(mem_addr[3]),
	.I3(mem_addr[4]),
	.F(mem_rdata_24_18)
);
defparam mem_rdata_24_s15.INIT=16'hBCC4;
LUT4 mem_rdata_24_s16 (
	.I0(mem_addr[3]),
	.I1(mem_addr[6]),
	.I2(mem_addr[4]),
	.I3(mem_addr[2]),
	.F(mem_rdata_24_19)
);
defparam mem_rdata_24_s16.INIT=16'hEFF8;
LUT4 mem_rdata_24_s17 (
	.I0(mem_addr[8]),
	.I1(mem_addr[9]),
	.I2(mem_addr[10]),
	.I3(mem_addr[13]),
	.F(mem_rdata_24_20)
);
defparam mem_rdata_24_s17.INIT=16'h0001;
LUT4 mem_rdata_24_s18 (
	.I0(mem_addr[13]),
	.I1(mem_addr[20]),
	.I2(mem_addr[21]),
	.I3(mem_addr[24]),
	.F(mem_rdata_24_21)
);
defparam mem_rdata_24_s18.INIT=16'h0100;
LUT4 mem_rdata_24_s19 (
	.I0(mem_rdata_133[24]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[24]),
	.I3(mem_ready_128),
	.F(mem_rdata_24_22)
);
defparam mem_rdata_24_s19.INIT=16'hF0BB;
LUT4 mem_rdata_23_s9 (
	.I0(mem_addr[3]),
	.I1(mem_addr[2]),
	.I2(mem_addr[6]),
	.I3(mem_addr[4]),
	.F(mem_rdata_23_12)
);
defparam mem_rdata_23_s9.INIT=16'hADC3;
LUT3 mem_rdata_23_s10 (
	.I0(mem_addr[26]),
	.I1(mem_addr[27]),
	.I2(mem_addr[30]),
	.F(mem_rdata_23_13)
);
defparam mem_rdata_23_s10.INIT=8'h01;
LUT4 mem_rdata_23_s11 (
	.I0(mem_addr[28]),
	.I1(mem_addr[29]),
	.I2(mem_addr[31]),
	.I3(mem_valid),
	.F(mem_rdata_23_14)
);
defparam mem_rdata_23_s11.INIT=16'h0100;
LUT4 mem_rdata_22_s11 (
	.I0(mem_addr[3]),
	.I1(mem_addr[4]),
	.I2(mem_addr[2]),
	.I3(mem_addr[6]),
	.F(mem_rdata_22_14)
);
defparam mem_rdata_22_s11.INIT=16'hA8D3;
LUT3 mem_rdata_22_s12 (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(ram_dout[22]),
	.F(mem_rdata_22_15)
);
defparam mem_rdata_22_s12.INIT=8'h10;
LUT2 mem_rdata_22_s13 (
	.I0(mem_rdata_133[22]),
	.I1(mem_ready_129),
	.F(mem_rdata_22_16)
);
defparam mem_rdata_22_s13.INIT=4'h4;
LUT4 mem_rdata_21_s8 (
	.I0(mem_addr[2]),
	.I1(mem_addr[5]),
	.I2(mem_addr[4]),
	.I3(mem_addr[3]),
	.F(mem_rdata_21_11)
);
defparam mem_rdata_21_s8.INIT=16'h3E5F;
LUT4 mem_rdata_21_s9 (
	.I0(mem_rdata_133[21]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[21]),
	.I3(mem_ready_128),
	.F(mem_rdata_21_12)
);
defparam mem_rdata_21_s9.INIT=16'hF0BB;
LUT4 mem_rdata_20_s7 (
	.I0(mem_addr[5]),
	.I1(mem_addr[4]),
	.I2(mem_rdata_20_11),
	.I3(mem_addr[6]),
	.F(mem_rdata_20_10)
);
defparam mem_rdata_20_s7.INIT=16'h0C05;
LUT4 mem_rdata_19_s7 (
	.I0(mem_rdata_19_12),
	.I1(mem_rdata_30_15),
	.I2(mem_rdata_29_23),
	.I3(mem_rdata_29_21),
	.F(mem_rdata_19_10)
);
defparam mem_rdata_19_s7.INIT=16'h8000;
LUT4 mem_rdata_19_s8 (
	.I0(mem_addr[4]),
	.I1(mem_rdata_24_9),
	.I2(mem_rdata_28_12),
	.I3(wr_cleardebint_ena_6),
	.F(mem_rdata_19_11)
);
defparam mem_rdata_19_s8.INIT=16'h8000;
LUT4 mem_rdata_18_s7 (
	.I0(mem_addr[6]),
	.I1(mem_addr[3]),
	.I2(mem_rdata_18_11),
	.I3(mem_addr[4]),
	.F(mem_rdata_18_10)
);
defparam mem_rdata_18_s7.INIT=16'hBC53;
LUT4 mem_rdata_16_s8 (
	.I0(mem_xfer_12),
	.I1(mem_rdata_24_21),
	.I2(mem_rdata_29_21),
	.I3(mem_xfer_14),
	.F(mem_rdata_16_11)
);
defparam mem_rdata_16_s8.INIT=16'h8000;
LUT4 mem_rdata_31_s10 (
	.I0(mem_addr[6]),
	.I1(mem_addr[5]),
	.I2(mem_addr[2]),
	.I3(mem_addr[3]),
	.F(mem_rdata_31_13)
);
defparam mem_rdata_31_s10.INIT=16'h5CF3;
LUT4 mem_rdata_31_s11 (
	.I0(mem_addr[5]),
	.I1(mem_addr[4]),
	.I2(mem_addr[2]),
	.I3(mem_addr[6]),
	.F(mem_rdata_31_14)
);
defparam mem_rdata_31_s11.INIT=16'hD2CC;
LUT4 mem_rdata_31_s12 (
	.I0(mem_addr[28]),
	.I1(mem_addr[29]),
	.I2(mem_addr[30]),
	.I3(mem_addr[24]),
	.F(mem_rdata_31_15)
);
defparam mem_rdata_31_s12.INIT=16'h0100;
LUT2 mem_rdata_30_s13 (
	.I0(mem_addr[6]),
	.I1(mem_addr[4]),
	.F(mem_rdata_30_16)
);
defparam mem_rdata_30_s13.INIT=4'h4;
LUT4 mem_rdata_30_s14 (
	.I0(mem_addr[2]),
	.I1(mem_addr[5]),
	.I2(mem_addr[3]),
	.I3(mem_addr[6]),
	.F(mem_rdata_30_17)
);
defparam mem_rdata_30_s14.INIT=16'h9FFC;
LUT2 mem_rdata_29_s21 (
	.I0(mem_addr[14]),
	.I1(mem_addr[15]),
	.F(mem_rdata_29_24)
);
defparam mem_rdata_29_s21.INIT=4'h1;
LUT4 mem_rdata_28_s13 (
	.I0(mem_addr[26]),
	.I1(mem_addr[27]),
	.I2(mem_addr[30]),
	.I3(cfg_divider[28]),
	.F(mem_rdata_28_16)
);
defparam mem_rdata_28_s13.INIT=16'h0100;
LUT4 mem_rdata_26_s8 (
	.I0(mem_addr[6]),
	.I1(mem_addr[3]),
	.I2(mem_addr[2]),
	.I3(mem_addr[4]),
	.F(mem_rdata_26_11)
);
defparam mem_rdata_26_s8.INIT=16'hD26C;
LUT3 mem_rdata_25_s8 (
	.I0(mem_addr[6]),
	.I1(mem_addr[4]),
	.I2(mem_addr[5]),
	.F(mem_rdata_25_11)
);
defparam mem_rdata_25_s8.INIT=8'h70;
LUT3 mem_rdata_25_s9 (
	.I0(mem_addr[6]),
	.I1(mem_addr[4]),
	.I2(mem_addr[5]),
	.F(mem_rdata_25_12)
);
defparam mem_rdata_25_s9.INIT=8'hE3;
LUT4 mem_rdata_20_s8 (
	.I0(mem_addr[4]),
	.I1(mem_addr[6]),
	.I2(mem_addr[2]),
	.I3(mem_addr[3]),
	.F(mem_rdata_20_11)
);
defparam mem_rdata_20_s8.INIT=16'hFED3;
LUT3 mem_rdata_19_s9 (
	.I0(mem_addr[8]),
	.I1(mem_addr[11]),
	.I2(mem_addr[12]),
	.F(mem_rdata_19_12)
);
defparam mem_rdata_19_s9.INIT=8'h01;
LUT4 mem_rdata_18_s8 (
	.I0(mem_addr[3]),
	.I1(mem_addr[2]),
	.I2(mem_addr[4]),
	.I3(mem_addr[5]),
	.F(mem_rdata_18_11)
);
defparam mem_rdata_18_s8.INIT=16'hC35E;
LUT4 mem_rdata_31_s13 (
	.I0(mem_rdata_31_4),
	.I1(mem_rdata_130[31]),
	.I2(mem_rdata_31_9),
	.I3(mem_ready),
	.F(mem_rdata[31])
);
defparam mem_rdata_31_s13.INIT=16'hEEAF;
LUT4 mem_rdata_27_s10 (
	.I0(mem_rdata_27_4),
	.I1(mem_rdata_27_9),
	.I2(mem_rdata_27_8),
	.I3(mem_rdata_27_10),
	.F(mem_rdata[27])
);
defparam mem_rdata_27_s10.INIT=16'h4500;
LUT4 mem_rdata_30_s15 (
	.I0(ram_dout[30]),
	.I1(itcm_valid_6),
	.I2(mem_addr[24]),
	.I3(mem_addr[25]),
	.F(mem_rdata_30_19)
);
defparam mem_rdata_30_s15.INIT=16'h0008;
LUT4 mem_rdata_21_s10 (
	.I0(mem_rdata_21_11),
	.I1(mem_rdata_24_9),
	.I2(mem_addr[24]),
	.I3(mem_addr[25]),
	.F(mem_rdata_21_14)
);
defparam mem_rdata_21_s10.INIT=16'h0004;
LUT4 dtcm_valid_s2 (
	.I0(mem_addr[25]),
	.I1(mem_addr[24]),
	.I2(itcm_valid_6),
	.I3(itcm_valid_7),
	.F(dtcm_valid)
);
defparam dtcm_valid_s2.INIT=16'h4000;
LUT4 itcm_valid_s4 (
	.I0(mem_addr[28]),
	.I1(mem_addr[29]),
	.I2(mem_addr[30]),
	.I3(itcm_valid_7),
	.F(itcm_valid_9)
);
defparam itcm_valid_s4.INIT=16'h0100;
LUT4 mem_rdata_18_s9 (
	.I0(mem_rdata_29_14),
	.I1(cfg_divider[18]),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(mem_rdata_18_13)
);
defparam mem_rdata_18_s9.INIT=16'h000D;
LUT4 mem_rdata_25_s10 (
	.I0(mem_rdata_29_14),
	.I1(cfg_divider[25]),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(mem_rdata_25_14)
);
defparam mem_rdata_25_s10.INIT=16'h000D;
LUT4 mem_rdata_26_s9 (
	.I0(mem_rdata_29_14),
	.I1(cfg_divider[26]),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(mem_rdata_26_13)
);
defparam mem_rdata_26_s9.INIT=16'h000D;
LUT4 mem_rdata_20_s9 (
	.I0(send_dummy_13),
	.I1(cfg_divider[20]),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(mem_rdata_20_13)
);
defparam mem_rdata_20_s9.INIT=16'h000D;
LUT4 mem_rdata_23_s12 (
	.I0(mem_rdata_29_14),
	.I1(cfg_divider[23]),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(mem_rdata_23_16)
);
defparam mem_rdata_23_s12.INIT=16'h000D;
LUT3 mem_rdata_24_s20 (
	.I0(mem_ready_128),
	.I1(mem_ready),
	.I2(mem_ready_127),
	.F(mem_rdata_24_24)
);
defparam mem_rdata_24_s20.INIT=8'h01;
LUT4 mem_rdata_17_s7 (
	.I0(mem_rdata_132[17]),
	.I1(mem_ready_128),
	.I2(mem_ready),
	.I3(mem_ready_127),
	.F(mem_rdata_17_11)
);
defparam mem_rdata_17_s7.INIT=16'h0007;
LUT4 mem_rdata_28_s14 (
	.I0(mem_rdata_132[28]),
	.I1(mem_ready_128),
	.I2(mem_ready),
	.I3(mem_ready_127),
	.F(mem_rdata_28_18)
);
defparam mem_rdata_28_s14.INIT=16'h0007;
LUT3 htrans_d_1_s0 (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(hsel_d),
	.F(htrans_d[1])
);
defparam htrans_d_1_s0.INIT=8'h80;
INV n41_s2 (
	.I(resetn_in_d),
	.O(n41_5)
);
DFFR \core/last_mem_valid_s0  (
	.D(\core/n1742_6 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/last_mem_valid )
);
defparam \core/last_mem_valid_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_31_s0  (
	.D(\core/n2203_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [31])
);
defparam \core/mem_rdata_q_31_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_30_s0  (
	.D(\core/n2204_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [30])
);
defparam \core/mem_rdata_q_30_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_29_s0  (
	.D(\core/n2205_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [29])
);
defparam \core/mem_rdata_q_29_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_28_s0  (
	.D(\core/n2206_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [28])
);
defparam \core/mem_rdata_q_28_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_27_s0  (
	.D(\core/n2207_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [27])
);
defparam \core/mem_rdata_q_27_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_26_s0  (
	.D(\core/n2208_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [26])
);
defparam \core/mem_rdata_q_26_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_25_s0  (
	.D(\core/n2209_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [25])
);
defparam \core/mem_rdata_q_25_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_24_s0  (
	.D(\core/n2210_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [24])
);
defparam \core/mem_rdata_q_24_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_23_s0  (
	.D(\core/n2211_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [23])
);
defparam \core/mem_rdata_q_23_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_22_s0  (
	.D(\core/n2212_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [22])
);
defparam \core/mem_rdata_q_22_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_21_s0  (
	.D(\core/n2213_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [21])
);
defparam \core/mem_rdata_q_21_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_20_s0  (
	.D(\core/n2214_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [20])
);
defparam \core/mem_rdata_q_20_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_14_s0  (
	.D(\core/n2220_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [14])
);
defparam \core/mem_rdata_q_14_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_13_s0  (
	.D(\core/n2221_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [13])
);
defparam \core/mem_rdata_q_13_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_12_s0  (
	.D(\core/n2222_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [12])
);
defparam \core/mem_rdata_q_12_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_6_s0  (
	.D(\core/mem_rdata_latched [6]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [6])
);
defparam \core/mem_rdata_q_6_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_5_s0  (
	.D(\core/mem_rdata_latched [5]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [5])
);
defparam \core/mem_rdata_q_5_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_4_s0  (
	.D(\core/mem_rdata_latched [4]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [4])
);
defparam \core/mem_rdata_q_4_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_3_s0  (
	.D(\core/mem_rdata_latched [3]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [3])
);
defparam \core/mem_rdata_q_3_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_2_s0  (
	.D(\core/mem_rdata_latched [2]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [2])
);
defparam \core/mem_rdata_q_2_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_1_s0  (
	.D(\core/mem_rdata_latched [1]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [1])
);
defparam \core/mem_rdata_q_1_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_0_s0  (
	.D(\core/mem_rdata_latched [0]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [0])
);
defparam \core/mem_rdata_q_0_s0 .INIT=1'b0;
DFFRE \core/mem_la_secondword_s0  (
	.D(\core/mem_la_read ),
	.CLK(clk_in_d),
	.CE(\core/mem_la_secondword_6 ),
	.RESET(\core/n2306_5 ),
	.Q(\core/mem_la_secondword )
);
defparam \core/mem_la_secondword_s0 .INIT=1'b0;
DFFRE \core/prefetched_high_word_s0  (
	.D(\core/n2421_17 ),
	.CLK(clk_in_d),
	.CE(\core/prefetched_high_word_6 ),
	.RESET(\core/n19646_3 ),
	.Q(\core/prefetched_high_word )
);
defparam \core/prefetched_high_word_s0 .INIT=1'b0;
DFFE \core/mem_addr_31_s0  (
	.D(\core/mem_la_addr [31]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[31])
);
defparam \core/mem_addr_31_s0 .INIT=1'b0;
DFFE \core/mem_addr_30_s0  (
	.D(\core/mem_la_addr [30]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[30])
);
defparam \core/mem_addr_30_s0 .INIT=1'b0;
DFFE \core/mem_addr_29_s0  (
	.D(\core/mem_la_addr [29]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[29])
);
defparam \core/mem_addr_29_s0 .INIT=1'b0;
DFFE \core/mem_addr_28_s0  (
	.D(\core/mem_la_addr [28]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[28])
);
defparam \core/mem_addr_28_s0 .INIT=1'b0;
DFFE \core/mem_addr_27_s0  (
	.D(\core/mem_la_addr [27]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[27])
);
defparam \core/mem_addr_27_s0 .INIT=1'b0;
DFFE \core/mem_addr_26_s0  (
	.D(\core/mem_la_addr [26]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[26])
);
defparam \core/mem_addr_26_s0 .INIT=1'b0;
DFFE \core/mem_addr_25_s0  (
	.D(\core/mem_la_addr [25]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[25])
);
defparam \core/mem_addr_25_s0 .INIT=1'b0;
DFFE \core/mem_addr_24_s0  (
	.D(\core/mem_la_addr [24]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[24])
);
defparam \core/mem_addr_24_s0 .INIT=1'b0;
DFFE \core/mem_addr_23_s0  (
	.D(\core/mem_la_addr [23]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[23])
);
defparam \core/mem_addr_23_s0 .INIT=1'b0;
DFFE \core/mem_addr_22_s0  (
	.D(\core/mem_la_addr [22]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[22])
);
defparam \core/mem_addr_22_s0 .INIT=1'b0;
DFFE \core/mem_addr_21_s0  (
	.D(\core/mem_la_addr [21]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[21])
);
defparam \core/mem_addr_21_s0 .INIT=1'b0;
DFFE \core/mem_addr_20_s0  (
	.D(\core/mem_la_addr [20]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[20])
);
defparam \core/mem_addr_20_s0 .INIT=1'b0;
DFFE \core/mem_addr_19_s0  (
	.D(\core/mem_la_addr [19]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[19])
);
defparam \core/mem_addr_19_s0 .INIT=1'b0;
DFFE \core/mem_addr_18_s0  (
	.D(\core/mem_la_addr [18]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[18])
);
defparam \core/mem_addr_18_s0 .INIT=1'b0;
DFFE \core/mem_addr_17_s0  (
	.D(\core/mem_la_addr [17]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[17])
);
defparam \core/mem_addr_17_s0 .INIT=1'b0;
DFFE \core/mem_addr_16_s0  (
	.D(\core/mem_la_addr [16]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[16])
);
defparam \core/mem_addr_16_s0 .INIT=1'b0;
DFFE \core/mem_addr_15_s0  (
	.D(\core/mem_la_addr [15]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[15])
);
defparam \core/mem_addr_15_s0 .INIT=1'b0;
DFFE \core/mem_addr_14_s0  (
	.D(\core/mem_la_addr [14]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[14])
);
defparam \core/mem_addr_14_s0 .INIT=1'b0;
DFFE \core/mem_addr_13_s0  (
	.D(\core/mem_la_addr [13]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[13])
);
defparam \core/mem_addr_13_s0 .INIT=1'b0;
DFFE \core/mem_addr_12_s0  (
	.D(\core/mem_la_addr [12]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[12])
);
defparam \core/mem_addr_12_s0 .INIT=1'b0;
DFFE \core/mem_addr_11_s0  (
	.D(\core/mem_la_addr [11]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[11])
);
defparam \core/mem_addr_11_s0 .INIT=1'b0;
DFFE \core/mem_addr_10_s0  (
	.D(\core/mem_la_addr [10]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[10])
);
defparam \core/mem_addr_10_s0 .INIT=1'b0;
DFFE \core/mem_addr_9_s0  (
	.D(\core/mem_la_addr [9]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[9])
);
defparam \core/mem_addr_9_s0 .INIT=1'b0;
DFFE \core/mem_addr_8_s0  (
	.D(\core/mem_la_addr [8]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[8])
);
defparam \core/mem_addr_8_s0 .INIT=1'b0;
DFFE \core/mem_addr_7_s0  (
	.D(\core/mem_la_addr [7]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[7])
);
defparam \core/mem_addr_7_s0 .INIT=1'b0;
DFFE \core/mem_addr_6_s0  (
	.D(\core/mem_la_addr [6]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[6])
);
defparam \core/mem_addr_6_s0 .INIT=1'b0;
DFFE \core/mem_addr_5_s0  (
	.D(\core/mem_la_addr [5]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[5])
);
defparam \core/mem_addr_5_s0 .INIT=1'b0;
DFFE \core/mem_addr_4_s0  (
	.D(\core/mem_la_addr [4]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[4])
);
defparam \core/mem_addr_4_s0 .INIT=1'b0;
DFFE \core/mem_addr_3_s0  (
	.D(\core/mem_la_addr [3]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[3])
);
defparam \core/mem_addr_3_s0 .INIT=1'b0;
DFFE \core/mem_addr_2_s0  (
	.D(\core/mem_la_addr [2]),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.Q(mem_addr[2])
);
defparam \core/mem_addr_2_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_3_s0  (
	.D(\core/n2317_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb[3])
);
defparam \core/mem_wstrb_3_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_2_s0  (
	.D(\core/n2316_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb[2])
);
defparam \core/mem_wstrb_2_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_1_s0  (
	.D(\core/n2315_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb[1])
);
defparam \core/mem_wstrb_1_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_0_s0  (
	.D(\core/n2314_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19519_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb[0])
);
defparam \core/mem_wstrb_0_s0 .INIT=1'b0;
DFFE \core/mem_wdata_31_s0  (
	.D(\core/mem_la_wdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[31])
);
defparam \core/mem_wdata_31_s0 .INIT=1'b0;
DFFE \core/mem_wdata_30_s0  (
	.D(\core/mem_la_wdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[30])
);
defparam \core/mem_wdata_30_s0 .INIT=1'b0;
DFFE \core/mem_wdata_29_s0  (
	.D(\core/mem_la_wdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[29])
);
defparam \core/mem_wdata_29_s0 .INIT=1'b0;
DFFE \core/mem_wdata_28_s0  (
	.D(\core/mem_la_wdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[28])
);
defparam \core/mem_wdata_28_s0 .INIT=1'b0;
DFFE \core/mem_wdata_27_s0  (
	.D(\core/mem_la_wdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[27])
);
defparam \core/mem_wdata_27_s0 .INIT=1'b0;
DFFE \core/mem_wdata_26_s0  (
	.D(\core/mem_la_wdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[26])
);
defparam \core/mem_wdata_26_s0 .INIT=1'b0;
DFFE \core/mem_wdata_25_s0  (
	.D(\core/mem_la_wdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[25])
);
defparam \core/mem_wdata_25_s0 .INIT=1'b0;
DFFE \core/mem_wdata_24_s0  (
	.D(\core/mem_la_wdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[24])
);
defparam \core/mem_wdata_24_s0 .INIT=1'b0;
DFFE \core/mem_wdata_23_s0  (
	.D(\core/mem_la_wdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[23])
);
defparam \core/mem_wdata_23_s0 .INIT=1'b0;
DFFE \core/mem_wdata_22_s0  (
	.D(\core/mem_la_wdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[22])
);
defparam \core/mem_wdata_22_s0 .INIT=1'b0;
DFFE \core/mem_wdata_21_s0  (
	.D(\core/mem_la_wdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[21])
);
defparam \core/mem_wdata_21_s0 .INIT=1'b0;
DFFE \core/mem_wdata_20_s0  (
	.D(\core/mem_la_wdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[20])
);
defparam \core/mem_wdata_20_s0 .INIT=1'b0;
DFFE \core/mem_wdata_19_s0  (
	.D(\core/mem_la_wdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[19])
);
defparam \core/mem_wdata_19_s0 .INIT=1'b0;
DFFE \core/mem_wdata_18_s0  (
	.D(\core/mem_la_wdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[18])
);
defparam \core/mem_wdata_18_s0 .INIT=1'b0;
DFFE \core/mem_wdata_17_s0  (
	.D(\core/mem_la_wdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[17])
);
defparam \core/mem_wdata_17_s0 .INIT=1'b0;
DFFE \core/mem_wdata_16_s0  (
	.D(\core/mem_la_wdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[16])
);
defparam \core/mem_wdata_16_s0 .INIT=1'b0;
DFFE \core/mem_wdata_15_s0  (
	.D(\core/mem_la_wdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[15])
);
defparam \core/mem_wdata_15_s0 .INIT=1'b0;
DFFE \core/mem_wdata_14_s0  (
	.D(\core/mem_la_wdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[14])
);
defparam \core/mem_wdata_14_s0 .INIT=1'b0;
DFFE \core/mem_wdata_13_s0  (
	.D(\core/mem_la_wdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[13])
);
defparam \core/mem_wdata_13_s0 .INIT=1'b0;
DFFE \core/mem_wdata_12_s0  (
	.D(\core/mem_la_wdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[12])
);
defparam \core/mem_wdata_12_s0 .INIT=1'b0;
DFFE \core/mem_wdata_11_s0  (
	.D(\core/mem_la_wdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[11])
);
defparam \core/mem_wdata_11_s0 .INIT=1'b0;
DFFE \core/mem_wdata_10_s0  (
	.D(\core/mem_la_wdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[10])
);
defparam \core/mem_wdata_10_s0 .INIT=1'b0;
DFFE \core/mem_wdata_9_s0  (
	.D(\core/mem_la_wdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[9])
);
defparam \core/mem_wdata_9_s0 .INIT=1'b0;
DFFE \core/mem_wdata_8_s0  (
	.D(\core/mem_la_wdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[8])
);
defparam \core/mem_wdata_8_s0 .INIT=1'b0;
DFFE \core/mem_wdata_7_s0  (
	.D(\core/reg_op2 [7]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[7])
);
defparam \core/mem_wdata_7_s0 .INIT=1'b0;
DFFE \core/mem_wdata_6_s0  (
	.D(\core/reg_op2 [6]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[6])
);
defparam \core/mem_wdata_6_s0 .INIT=1'b0;
DFFE \core/mem_wdata_5_s0  (
	.D(\core/reg_op2 [5]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[5])
);
defparam \core/mem_wdata_5_s0 .INIT=1'b0;
DFFE \core/mem_wdata_4_s0  (
	.D(\core/reg_op2 [4]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[4])
);
defparam \core/mem_wdata_4_s0 .INIT=1'b0;
DFFE \core/mem_wdata_3_s0  (
	.D(\core/reg_op2 [3]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[3])
);
defparam \core/mem_wdata_3_s0 .INIT=1'b0;
DFFE \core/mem_wdata_2_s0  (
	.D(\core/reg_op2 [2]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[2])
);
defparam \core/mem_wdata_2_s0 .INIT=1'b0;
DFFE \core/mem_wdata_1_s0  (
	.D(\core/reg_op2 [1]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[1])
);
defparam \core/mem_wdata_1_s0 .INIT=1'b0;
DFFE \core/mem_wdata_0_s0  (
	.D(\core/reg_op2 [0]),
	.CLK(clk_in_d),
	.CE(\core/n19645_5 ),
	.Q(mem_wdata[0])
);
defparam \core/mem_wdata_0_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_15_s0  (
	.D(mem_rdata[31]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [15])
);
defparam \core/mem_16bit_buffer_15_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_14_s0  (
	.D(mem_rdata[30]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [14])
);
defparam \core/mem_16bit_buffer_14_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_13_s0  (
	.D(mem_rdata[29]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [13])
);
defparam \core/mem_16bit_buffer_13_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_12_s0  (
	.D(mem_rdata[28]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [12])
);
defparam \core/mem_16bit_buffer_12_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_11_s0  (
	.D(mem_rdata[27]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [11])
);
defparam \core/mem_16bit_buffer_11_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_10_s0  (
	.D(mem_rdata[26]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [10])
);
defparam \core/mem_16bit_buffer_10_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_9_s0  (
	.D(mem_rdata[25]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [9])
);
defparam \core/mem_16bit_buffer_9_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_8_s0  (
	.D(mem_rdata[24]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [8])
);
defparam \core/mem_16bit_buffer_8_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_7_s0  (
	.D(mem_rdata[23]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [7])
);
defparam \core/mem_16bit_buffer_7_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_6_s0  (
	.D(mem_rdata[22]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [6])
);
defparam \core/mem_16bit_buffer_6_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_5_s0  (
	.D(mem_rdata[21]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [5])
);
defparam \core/mem_16bit_buffer_5_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_4_s0  (
	.D(mem_rdata[20]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [4])
);
defparam \core/mem_16bit_buffer_4_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_3_s0  (
	.D(mem_rdata[19]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [3])
);
defparam \core/mem_16bit_buffer_3_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_2_s0  (
	.D(mem_rdata[18]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [2])
);
defparam \core/mem_16bit_buffer_2_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_1_s0  (
	.D(mem_rdata[17]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [1])
);
defparam \core/mem_16bit_buffer_1_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_0_s0  (
	.D(mem_rdata[16]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [0])
);
defparam \core/mem_16bit_buffer_0_s0 .INIT=1'b0;
DFF \core/is_lui_auipc_jal_s0  (
	.D(\core/n5300_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_lui_auipc_jal )
);
defparam \core/is_lui_auipc_jal_s0 .INIT=1'b0;
DFFR \core/is_lui_auipc_jal_jalr_addi_add_sub_s0  (
	.D(\core/n5301_3 ),
	.CLK(clk_in_d),
	.RESET(\core/n5851_3 ),
	.Q(\core/is_lui_auipc_jal_jalr_addi_add_sub )
);
defparam \core/is_lui_auipc_jal_jalr_addi_add_sub_s0 .INIT=1'b0;
DFF \core/is_slti_blt_slt_s0  (
	.D(\core/n5302_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_slti_blt_slt )
);
defparam \core/is_slti_blt_slt_s0 .INIT=1'b0;
DFF \core/is_sltiu_bltu_sltu_s0  (
	.D(\core/n5303_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_sltiu_bltu_sltu )
);
defparam \core/is_sltiu_bltu_sltu_s0 .INIT=1'b0;
DFF \core/is_lbu_lhu_lw_s0  (
	.D(\core/n5304_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_lbu_lhu_lw )
);
defparam \core/is_lbu_lhu_lw_s0 .INIT=1'b0;
DFFR \core/is_compare_s0  (
	.D(\core/n5305_3 ),
	.CLK(clk_in_d),
	.RESET(\core/n20927_7 ),
	.Q(\core/is_compare )
);
defparam \core/is_compare_s0 .INIT=1'b0;
DFFSE \core/instr_lui_s0  (
	.D(\core/n5312_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5772_6 ),
	.Q(\core/instr_lui )
);
defparam \core/instr_lui_s0 .INIT=1'b1;
DFFE \core/instr_auipc_s0  (
	.D(\core/n5317_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/instr_auipc )
);
defparam \core/instr_auipc_s0 .INIT=1'b0;
DFFSE \core/instr_jal_s0  (
	.D(\core/n5324_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5771_8 ),
	.Q(\core/instr_jal )
);
defparam \core/instr_jal_s0 .INIT=1'b1;
DFFSE \core/instr_jalr_s0  (
	.D(\core/n5332_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5767_5 ),
	.Q(\core/instr_jalr )
);
defparam \core/instr_jalr_s0 .INIT=1'b1;
DFFE \core/instr_retirq_s0  (
	.D(\core/n5407_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/instr_retirq )
);
defparam \core/instr_retirq_s0 .INIT=1'b0;
DFFE \core/instr_waitirq_s0  (
	.D(\core/n5346_8 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/instr_waitirq )
);
defparam \core/instr_waitirq_s0 .INIT=1'b0;
DFFRE \core/instr_dret_s0  (
	.D(\core/n5359_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(n624_5),
	.Q(\core/instr_dret )
);
defparam \core/instr_dret_s0 .INIT=1'b0;
DFFRE \core/instr_fence_s0  (
	.D(\core/n5364_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(n624_5),
	.Q(\core/instr_fence )
);
defparam \core/instr_fence_s0 .INIT=1'b0;
DFFRE \core/is_beq_bne_blt_bge_bltu_bgeu_s0  (
	.D(\core/n5770_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(n624_5),
	.Q(\core/is_beq_bne_blt_bge_bltu_bgeu )
);
defparam \core/is_beq_bne_blt_bge_bltu_bgeu_s0 .INIT=1'b0;
DFFE \core/is_lb_lh_lw_lbu_lhu_s0  (
	.D(\core/n5766_12 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_lb_lh_lw_lbu_lhu )
);
defparam \core/is_lb_lh_lw_lbu_lhu_s0 .INIT=1'b0;
DFFSE \core/is_sb_sh_sw_s0  (
	.D(\core/n5376_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5769_10 ),
	.Q(\core/is_sb_sh_sw )
);
defparam \core/is_sb_sh_sw_s0 .INIT=1'b1;
DFFE \core/is_alu_reg_imm_s0  (
	.D(\core/n5765_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_alu_reg_imm )
);
defparam \core/is_alu_reg_imm_s0 .INIT=1'b0;
DFFE \core/is_alu_reg_reg_s0  (
	.D(\core/n5768_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_alu_reg_reg )
);
defparam \core/is_alu_reg_reg_s0 .INIT=1'b0;
DFFE \core/is_csr_ins_s0  (
	.D(\core/n5393_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_csr_ins )
);
defparam \core/is_csr_ins_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_31_s0  (
	.D(\core/n5735_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [31])
);
defparam \core/decoded_imm_uj_31_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_19_s0  (
	.D(\core/n5747_11 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [19])
);
defparam \core/decoded_imm_uj_19_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_18_s0  (
	.D(\core/n5748_8 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [18])
);
defparam \core/decoded_imm_uj_18_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_17_s0  (
	.D(\core/n5749_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [17])
);
defparam \core/decoded_imm_uj_17_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_16_s0  (
	.D(\core/n5750_8 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [16])
);
defparam \core/decoded_imm_uj_16_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_15_s0  (
	.D(\core/n5751_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [15])
);
defparam \core/decoded_imm_uj_15_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_14_s0  (
	.D(\core/n5752_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [14])
);
defparam \core/decoded_imm_uj_14_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_13_s0  (
	.D(\core/n5753_16 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [13])
);
defparam \core/decoded_imm_uj_13_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_12_s0  (
	.D(\core/mem_rdata_latched [12]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [12])
);
defparam \core/decoded_imm_uj_12_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_11_s0  (
	.D(\core/n5754_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [11])
);
defparam \core/decoded_imm_uj_11_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_10_s0  (
	.D(\core/n5755_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [10])
);
defparam \core/decoded_imm_uj_10_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_9_s0  (
	.D(\core/n5756_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [9])
);
defparam \core/decoded_imm_uj_9_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_8_s0  (
	.D(\core/n5757_12 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [8])
);
defparam \core/decoded_imm_uj_8_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_7_s0  (
	.D(\core/n5758_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [7])
);
defparam \core/decoded_imm_uj_7_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_6_s0  (
	.D(\core/n5759_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [6])
);
defparam \core/decoded_imm_uj_6_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_5_s0  (
	.D(\core/n5760_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [5])
);
defparam \core/decoded_imm_uj_5_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_4_s0  (
	.D(\core/n5761_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [4])
);
defparam \core/decoded_imm_uj_4_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_3_s0  (
	.D(\core/n5762_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [3])
);
defparam \core/decoded_imm_uj_3_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_2_s0  (
	.D(\core/n5763_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [2])
);
defparam \core/decoded_imm_uj_2_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_1_s0  (
	.D(\core/n5764_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [1])
);
defparam \core/decoded_imm_uj_1_s0 .INIT=1'b0;
DFFE \core/decoded_rd_4_s0  (
	.D(\core/n5706_12 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [4])
);
defparam \core/decoded_rd_4_s0 .INIT=1'b0;
DFFE \core/decoded_rd_3_s0  (
	.D(\core/n5707_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [3])
);
defparam \core/decoded_rd_3_s0 .INIT=1'b0;
DFFE \core/decoded_rd_2_s0  (
	.D(\core/n5708_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [2])
);
defparam \core/decoded_rd_2_s0 .INIT=1'b0;
DFFE \core/decoded_rd_1_s0  (
	.D(\core/n5709_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [1])
);
defparam \core/decoded_rd_1_s0 .INIT=1'b0;
DFFE \core/decoded_rd_0_s0  (
	.D(\core/n5710_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [0])
);
defparam \core/decoded_rd_0_s0 .INIT=1'b0;
DFFRE \core/decoded_rs1_5_s0  (
	.D(\core/n5408_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_rs1 [5])
);
defparam \core/decoded_rs1_5_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_4_s0  (
	.D(\core/n5712_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [4])
);
defparam \core/decoded_rs1_4_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_3_s0  (
	.D(\core/n5713_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [3])
);
defparam \core/decoded_rs1_3_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_2_s0  (
	.D(\core/n5714_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [2])
);
defparam \core/decoded_rs1_2_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_1_s0  (
	.D(\core/n5715_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [1])
);
defparam \core/decoded_rs1_1_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_0_s0  (
	.D(\core/n5716_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [0])
);
defparam \core/decoded_rs1_0_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_4_s0  (
	.D(\core/n5718_13 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [4])
);
defparam \core/decoded_rs2_4_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_3_s0  (
	.D(\core/n5719_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [3])
);
defparam \core/decoded_rs2_3_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_2_s0  (
	.D(\core/n5720_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [2])
);
defparam \core/decoded_rs2_2_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_1_s0  (
	.D(\core/n5721_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [1])
);
defparam \core/decoded_rs2_1_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_0_s0  (
	.D(\core/n5722_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [0])
);
defparam \core/decoded_rs2_0_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_11_s0  (
	.D(\core/mem_rdata_latched [31]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [11])
);
defparam \core/decoded_csr_11_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_10_s0  (
	.D(\core/mem_rdata_latched [30]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [10])
);
defparam \core/decoded_csr_10_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_9_s0  (
	.D(\core/mem_rdata_latched [29]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [9])
);
defparam \core/decoded_csr_9_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_8_s0  (
	.D(\core/mem_rdata_latched [28]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [8])
);
defparam \core/decoded_csr_8_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_7_s0  (
	.D(\core/mem_rdata_latched [27]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [7])
);
defparam \core/decoded_csr_7_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_6_s0  (
	.D(\core/mem_rdata_latched [26]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [6])
);
defparam \core/decoded_csr_6_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_5_s0  (
	.D(\core/mem_rdata_latched [25]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [5])
);
defparam \core/decoded_csr_5_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_4_s0  (
	.D(\core/mem_rdata_latched [24]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [4])
);
defparam \core/decoded_csr_4_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_3_s0  (
	.D(\core/mem_rdata_latched [23]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [3])
);
defparam \core/decoded_csr_3_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_2_s0  (
	.D(\core/mem_rdata_latched [22]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [2])
);
defparam \core/decoded_csr_2_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_1_s0  (
	.D(\core/mem_rdata_latched [21]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [1])
);
defparam \core/decoded_csr_1_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_0_s0  (
	.D(\core/mem_rdata_latched [20]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_8 ),
	.Q(\core/decoded_csr [0])
);
defparam \core/decoded_csr_0_s0 .INIT=1'b0;
DFFE \core/compressed_instr_s0  (
	.D(\core/n5416_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/compressed_instr )
);
defparam \core/compressed_instr_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_31_s0  (
	.D(\core/mem_rdata_q [31]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [31])
);
defparam \core/pcpi_insn_31_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_30_s0  (
	.D(\core/mem_rdata_q [30]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [30])
);
defparam \core/pcpi_insn_30_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_29_s0  (
	.D(\core/mem_rdata_q [29]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [29])
);
defparam \core/pcpi_insn_29_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_28_s0  (
	.D(\core/mem_rdata_q [28]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [28])
);
defparam \core/pcpi_insn_28_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_27_s0  (
	.D(\core/mem_rdata_q [27]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [27])
);
defparam \core/pcpi_insn_27_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_26_s0  (
	.D(\core/mem_rdata_q [26]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [26])
);
defparam \core/pcpi_insn_26_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_25_s0  (
	.D(\core/mem_rdata_q [25]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [25])
);
defparam \core/pcpi_insn_25_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_14_s0  (
	.D(\core/mem_rdata_q [14]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [14])
);
defparam \core/pcpi_insn_14_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_13_s0  (
	.D(\core/mem_rdata_q [13]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [13])
);
defparam \core/pcpi_insn_13_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_12_s0  (
	.D(\core/mem_rdata_q [12]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [12])
);
defparam \core/pcpi_insn_12_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_6_s0  (
	.D(\core/mem_rdata_q [6]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [6])
);
defparam \core/pcpi_insn_6_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_5_s0  (
	.D(\core/mem_rdata_q [5]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [5])
);
defparam \core/pcpi_insn_5_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_4_s0  (
	.D(\core/mem_rdata_q [4]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [4])
);
defparam \core/pcpi_insn_4_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_3_s0  (
	.D(\core/mem_rdata_q [3]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [3])
);
defparam \core/pcpi_insn_3_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_2_s0  (
	.D(\core/mem_rdata_q [2]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [2])
);
defparam \core/pcpi_insn_2_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_1_s0  (
	.D(\core/mem_rdata_q [1]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [1])
);
defparam \core/pcpi_insn_1_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_0_s0  (
	.D(\core/mem_rdata_q [0]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [0])
);
defparam \core/pcpi_insn_0_s0 .INIT=1'b0;
DFFRE \core/instr_beq_s0  (
	.D(\core/n5853_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_beq )
);
defparam \core/instr_beq_s0 .INIT=1'b0;
DFFRE \core/instr_bne_s0  (
	.D(\core/n5856_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_bne )
);
defparam \core/instr_bne_s0 .INIT=1'b0;
DFFRE \core/instr_blt_s0  (
	.D(\core/n5859_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_blt )
);
defparam \core/instr_blt_s0 .INIT=1'b0;
DFFRE \core/instr_bge_s0  (
	.D(\core/n5863_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_bge )
);
defparam \core/instr_bge_s0 .INIT=1'b0;
DFFRE \core/instr_bltu_s0  (
	.D(\core/n5867_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_bltu )
);
defparam \core/instr_bltu_s0 .INIT=1'b0;
DFFRE \core/instr_bgeu_s0  (
	.D(\core/n5872_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_bgeu )
);
defparam \core/instr_bgeu_s0 .INIT=1'b0;
DFFE \core/instr_lb_s0  (
	.D(\core/n5874_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lb )
);
defparam \core/instr_lb_s0 .INIT=1'b0;
DFFE \core/instr_lh_s0  (
	.D(\core/n5877_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lh )
);
defparam \core/instr_lh_s0 .INIT=1'b0;
DFFE \core/instr_lw_s0  (
	.D(\core/n5880_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lw )
);
defparam \core/instr_lw_s0 .INIT=1'b0;
DFFE \core/instr_lbu_s0  (
	.D(\core/n5883_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lbu )
);
defparam \core/instr_lbu_s0 .INIT=1'b0;
DFFE \core/instr_lhu_s0  (
	.D(\core/n5887_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lhu )
);
defparam \core/instr_lhu_s0 .INIT=1'b0;
DFFE \core/instr_sb_s0  (
	.D(\core/n5889_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sb )
);
defparam \core/instr_sb_s0 .INIT=1'b0;
DFFE \core/instr_sh_s0  (
	.D(\core/n5892_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sh )
);
defparam \core/instr_sh_s0 .INIT=1'b0;
DFFE \core/instr_sw_s0  (
	.D(\core/n5895_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sw )
);
defparam \core/instr_sw_s0 .INIT=1'b0;
DFFRE \core/instr_addi_s0  (
	.D(\core/n5897_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_addi )
);
defparam \core/instr_addi_s0 .INIT=1'b0;
DFFRE \core/instr_slti_s0  (
	.D(\core/n5900_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_slti )
);
defparam \core/instr_slti_s0 .INIT=1'b0;
DFFRE \core/instr_sltiu_s0  (
	.D(\core/n5904_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_sltiu )
);
defparam \core/instr_sltiu_s0 .INIT=1'b0;
DFFRE \core/instr_xori_s0  (
	.D(\core/n5907_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_xori )
);
defparam \core/instr_xori_s0 .INIT=1'b0;
DFFRE \core/instr_ori_s0  (
	.D(\core/n5911_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_ori )
);
defparam \core/instr_ori_s0 .INIT=1'b0;
DFFRE \core/instr_andi_s0  (
	.D(\core/n5916_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_andi )
);
defparam \core/instr_andi_s0 .INIT=1'b0;
DFFE \core/instr_slli_s0  (
	.D(\core/n5921_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_slli )
);
defparam \core/instr_slli_s0 .INIT=1'b0;
DFFE \core/instr_srli_s0  (
	.D(\core/n5927_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_srli )
);
defparam \core/instr_srli_s0 .INIT=1'b0;
DFFE \core/instr_srai_s0  (
	.D(\core/n5934_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_srai )
);
defparam \core/instr_srai_s0 .INIT=1'b0;
DFFRE \core/instr_add_s0  (
	.D(\core/n5938_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_add )
);
defparam \core/instr_add_s0 .INIT=1'b0;
DFFRE \core/instr_sub_s0  (
	.D(\core/n5943_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_sub )
);
defparam \core/instr_sub_s0 .INIT=1'b0;
DFFRE \core/instr_sll_s0  (
	.D(\core/n5948_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_sll )
);
defparam \core/instr_sll_s0 .INIT=1'b0;
DFFRE \core/instr_slt_s0  (
	.D(\core/n5953_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_slt )
);
defparam \core/instr_slt_s0 .INIT=1'b0;
DFFRE \core/instr_sltu_s0  (
	.D(\core/n5959_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_sltu )
);
defparam \core/instr_sltu_s0 .INIT=1'b0;
DFFRE \core/instr_xor_s0  (
	.D(\core/n5964_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_xor )
);
defparam \core/instr_xor_s0 .INIT=1'b0;
DFFRE \core/instr_srl_s0  (
	.D(\core/n5970_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_srl )
);
defparam \core/instr_srl_s0 .INIT=1'b0;
DFFRE \core/instr_sra_s0  (
	.D(\core/n5977_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_sra )
);
defparam \core/instr_sra_s0 .INIT=1'b0;
DFFRE \core/instr_or_s0  (
	.D(\core/n5983_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_or )
);
defparam \core/instr_or_s0 .INIT=1'b0;
DFFRE \core/instr_and_s0  (
	.D(\core/n5990_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_and )
);
defparam \core/instr_and_s0 .INIT=1'b0;
DFFE \core/instr_ecall_ebreak_s0  (
	.D(\core/n6005_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_ecall_ebreak )
);
defparam \core/instr_ecall_ebreak_s0 .INIT=1'b0;
DFFRE \core/instr_csrrc_s0  (
	.D(\core/n6015_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_csrrc )
);
defparam \core/instr_csrrc_s0 .INIT=1'b0;
DFFRE \core/instr_csrrci_s0  (
	.D(\core/n6026_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_csrrci )
);
defparam \core/instr_csrrci_s0 .INIT=1'b0;
DFFRE \core/instr_csrrs_s0  (
	.D(\core/n6035_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_csrrs )
);
defparam \core/instr_csrrs_s0 .INIT=1'b0;
DFFRE \core/instr_csrrsi_s0  (
	.D(\core/n6045_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_csrrsi )
);
defparam \core/instr_csrrsi_s0 .INIT=1'b0;
DFFRE \core/instr_csrrw_s0  (
	.D(\core/n6054_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_csrrw )
);
defparam \core/instr_csrrw_s0 .INIT=1'b0;
DFFRE \core/instr_csrrwi_s0  (
	.D(\core/n6064_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n624_5),
	.Q(\core/instr_csrrwi )
);
defparam \core/instr_csrrwi_s0 .INIT=1'b0;
DFFE \core/instr_getq_s0  (
	.D(\core/n6070_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_getq )
);
defparam \core/instr_getq_s0 .INIT=1'b0;
DFFE \core/instr_setq_s0  (
	.D(\core/n6077_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_setq )
);
defparam \core/instr_setq_s0 .INIT=1'b0;
DFFE \core/instr_maskirq_s0  (
	.D(\core/n6085_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_maskirq )
);
defparam \core/instr_maskirq_s0 .INIT=1'b0;
DFFE \core/instr_timer_s0  (
	.D(\core/n6093_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_timer )
);
defparam \core/instr_timer_s0 .INIT=1'b0;
DFFE \core/is_slli_srli_srai_s0  (
	.D(\core/n6110_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/is_slli_srli_srai )
);
defparam \core/is_slli_srli_srai_s0 .INIT=1'b0;
DFFE \core/is_jalr_addi_slti_sltiu_xori_ori_andi_s0  (
	.D(\core/n6128_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/is_jalr_addi_slti_sltiu_xori_ori_andi )
);
defparam \core/is_jalr_addi_slti_sltiu_xori_ori_andi_s0 .INIT=1'b0;
DFFE \core/is_sll_srl_sra_s0  (
	.D(\core/n6145_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/is_sll_srl_sra )
);
defparam \core/is_sll_srl_sra_s0 .INIT=1'b0;
DFFE \core/decoded_imm_31_s0  (
	.D(\core/n6157_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [31])
);
defparam \core/decoded_imm_31_s0 .INIT=1'b0;
DFFE \core/decoded_imm_30_s0  (
	.D(\core/n6160_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [30])
);
defparam \core/decoded_imm_30_s0 .INIT=1'b0;
DFFE \core/decoded_imm_29_s0  (
	.D(\core/n6163_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [29])
);
defparam \core/decoded_imm_29_s0 .INIT=1'b0;
DFFE \core/decoded_imm_28_s0  (
	.D(\core/n6166_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [28])
);
defparam \core/decoded_imm_28_s0 .INIT=1'b0;
DFFE \core/decoded_imm_27_s0  (
	.D(\core/n6169_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [27])
);
defparam \core/decoded_imm_27_s0 .INIT=1'b0;
DFFE \core/decoded_imm_26_s0  (
	.D(\core/n6172_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [26])
);
defparam \core/decoded_imm_26_s0 .INIT=1'b0;
DFFE \core/decoded_imm_25_s0  (
	.D(\core/n6175_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [25])
);
defparam \core/decoded_imm_25_s0 .INIT=1'b0;
DFFE \core/decoded_imm_24_s0  (
	.D(\core/n6178_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [24])
);
defparam \core/decoded_imm_24_s0 .INIT=1'b0;
DFFE \core/decoded_imm_23_s0  (
	.D(\core/n6181_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [23])
);
defparam \core/decoded_imm_23_s0 .INIT=1'b0;
DFFE \core/decoded_imm_22_s0  (
	.D(\core/n6184_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [22])
);
defparam \core/decoded_imm_22_s0 .INIT=1'b0;
DFFE \core/decoded_imm_21_s0  (
	.D(\core/n6187_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [21])
);
defparam \core/decoded_imm_21_s0 .INIT=1'b0;
DFFE \core/decoded_imm_20_s0  (
	.D(\core/n6190_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [20])
);
defparam \core/decoded_imm_20_s0 .INIT=1'b0;
DFFE \core/decoded_imm_19_s0  (
	.D(\core/n6193_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [19])
);
defparam \core/decoded_imm_19_s0 .INIT=1'b0;
DFFE \core/decoded_imm_18_s0  (
	.D(\core/n6196_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [18])
);
defparam \core/decoded_imm_18_s0 .INIT=1'b0;
DFFE \core/decoded_imm_17_s0  (
	.D(\core/n6199_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [17])
);
defparam \core/decoded_imm_17_s0 .INIT=1'b0;
DFFE \core/decoded_imm_16_s0  (
	.D(\core/n6202_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [16])
);
defparam \core/decoded_imm_16_s0 .INIT=1'b0;
DFFE \core/decoded_imm_15_s0  (
	.D(\core/n6205_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [15])
);
defparam \core/decoded_imm_15_s0 .INIT=1'b0;
DFFE \core/decoded_imm_14_s0  (
	.D(\core/n6208_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [14])
);
defparam \core/decoded_imm_14_s0 .INIT=1'b0;
DFFE \core/decoded_imm_13_s0  (
	.D(\core/n6211_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [13])
);
defparam \core/decoded_imm_13_s0 .INIT=1'b0;
DFFE \core/decoded_imm_12_s0  (
	.D(\core/n6214_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [12])
);
defparam \core/decoded_imm_12_s0 .INIT=1'b0;
DFFE \core/decoded_imm_11_s0  (
	.D(\core/n6217_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [11])
);
defparam \core/decoded_imm_11_s0 .INIT=1'b0;
DFFE \core/decoded_imm_10_s0  (
	.D(\core/n6220_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [10])
);
defparam \core/decoded_imm_10_s0 .INIT=1'b0;
DFFE \core/decoded_imm_9_s0  (
	.D(\core/n6223_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [9])
);
defparam \core/decoded_imm_9_s0 .INIT=1'b0;
DFFE \core/decoded_imm_8_s0  (
	.D(\core/n6226_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [8])
);
defparam \core/decoded_imm_8_s0 .INIT=1'b0;
DFFE \core/decoded_imm_7_s0  (
	.D(\core/n6229_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [7])
);
defparam \core/decoded_imm_7_s0 .INIT=1'b0;
DFFE \core/decoded_imm_6_s0  (
	.D(\core/n6232_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [6])
);
defparam \core/decoded_imm_6_s0 .INIT=1'b0;
DFFE \core/decoded_imm_5_s0  (
	.D(\core/n6235_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [5])
);
defparam \core/decoded_imm_5_s0 .INIT=1'b0;
DFFE \core/decoded_imm_4_s0  (
	.D(\core/n6238_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [4])
);
defparam \core/decoded_imm_4_s0 .INIT=1'b0;
DFFE \core/decoded_imm_3_s0  (
	.D(\core/n6241_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [3])
);
defparam \core/decoded_imm_3_s0 .INIT=1'b0;
DFFE \core/decoded_imm_2_s0  (
	.D(\core/n6244_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [2])
);
defparam \core/decoded_imm_2_s0 .INIT=1'b0;
DFFE \core/decoded_imm_1_s0  (
	.D(\core/n6247_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [1])
);
defparam \core/decoded_imm_1_s0 .INIT=1'b0;
DFFE \core/decoded_imm_0_s0  (
	.D(\core/n6249_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [0])
);
defparam \core/decoded_imm_0_s0 .INIT=1'b0;
DFFSE \core/clear_prefetched_high_word_q_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/clear_prefetched_high_word_q_7 ),
	.SET(\core/n7354_3 ),
	.Q(\core/clear_prefetched_high_word_q )
);
defparam \core/clear_prefetched_high_word_q_s0 .INIT=1'b1;
DFFE \core/cpuregs[0]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [31])
);
defparam \core/cpuregs[0]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [30])
);
defparam \core/cpuregs[0]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [29])
);
defparam \core/cpuregs[0]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [28])
);
defparam \core/cpuregs[0]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [27])
);
defparam \core/cpuregs[0]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [26])
);
defparam \core/cpuregs[0]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [25])
);
defparam \core/cpuregs[0]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [24])
);
defparam \core/cpuregs[0]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [23])
);
defparam \core/cpuregs[0]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [22])
);
defparam \core/cpuregs[0]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [21])
);
defparam \core/cpuregs[0]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [20])
);
defparam \core/cpuregs[0]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [19])
);
defparam \core/cpuregs[0]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [18])
);
defparam \core/cpuregs[0]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [17])
);
defparam \core/cpuregs[0]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [16])
);
defparam \core/cpuregs[0]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [15])
);
defparam \core/cpuregs[0]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [14])
);
defparam \core/cpuregs[0]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [13])
);
defparam \core/cpuregs[0]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [12])
);
defparam \core/cpuregs[0]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [11])
);
defparam \core/cpuregs[0]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [10])
);
defparam \core/cpuregs[0]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [9])
);
defparam \core/cpuregs[0]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [8])
);
defparam \core/cpuregs[0]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [7])
);
defparam \core/cpuregs[0]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [6])
);
defparam \core/cpuregs[0]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [5])
);
defparam \core/cpuregs[0]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [4])
);
defparam \core/cpuregs[0]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [3])
);
defparam \core/cpuregs[0]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [2])
);
defparam \core/cpuregs[0]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [1])
);
defparam \core/cpuregs[0]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[0]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(GND),
	.Q(\core/cpuregs[0] [0])
);
defparam \core/cpuregs[0]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [31])
);
defparam \core/cpuregs[1]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [30])
);
defparam \core/cpuregs[1]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [29])
);
defparam \core/cpuregs[1]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [28])
);
defparam \core/cpuregs[1]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [27])
);
defparam \core/cpuregs[1]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [26])
);
defparam \core/cpuregs[1]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [25])
);
defparam \core/cpuregs[1]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [24])
);
defparam \core/cpuregs[1]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [23])
);
defparam \core/cpuregs[1]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [22])
);
defparam \core/cpuregs[1]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [21])
);
defparam \core/cpuregs[1]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [20])
);
defparam \core/cpuregs[1]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [19])
);
defparam \core/cpuregs[1]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [18])
);
defparam \core/cpuregs[1]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [17])
);
defparam \core/cpuregs[1]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [16])
);
defparam \core/cpuregs[1]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [15])
);
defparam \core/cpuregs[1]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [14])
);
defparam \core/cpuregs[1]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [13])
);
defparam \core/cpuregs[1]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [12])
);
defparam \core/cpuregs[1]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [11])
);
defparam \core/cpuregs[1]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [10])
);
defparam \core/cpuregs[1]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [9])
);
defparam \core/cpuregs[1]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [8])
);
defparam \core/cpuregs[1]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [7])
);
defparam \core/cpuregs[1]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [6])
);
defparam \core/cpuregs[1]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [5])
);
defparam \core/cpuregs[1]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [4])
);
defparam \core/cpuregs[1]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [3])
);
defparam \core/cpuregs[1]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [2])
);
defparam \core/cpuregs[1]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [1])
);
defparam \core/cpuregs[1]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21049_3 ),
	.Q(\core/cpuregs[1] [0])
);
defparam \core/cpuregs[1]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [31])
);
defparam \core/cpuregs[2]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [30])
);
defparam \core/cpuregs[2]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [29])
);
defparam \core/cpuregs[2]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [28])
);
defparam \core/cpuregs[2]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [27])
);
defparam \core/cpuregs[2]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [26])
);
defparam \core/cpuregs[2]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [25])
);
defparam \core/cpuregs[2]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [24])
);
defparam \core/cpuregs[2]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [23])
);
defparam \core/cpuregs[2]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [22])
);
defparam \core/cpuregs[2]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [21])
);
defparam \core/cpuregs[2]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [20])
);
defparam \core/cpuregs[2]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [19])
);
defparam \core/cpuregs[2]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [18])
);
defparam \core/cpuregs[2]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [17])
);
defparam \core/cpuregs[2]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [16])
);
defparam \core/cpuregs[2]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [15])
);
defparam \core/cpuregs[2]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [14])
);
defparam \core/cpuregs[2]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [13])
);
defparam \core/cpuregs[2]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [12])
);
defparam \core/cpuregs[2]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [11])
);
defparam \core/cpuregs[2]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [10])
);
defparam \core/cpuregs[2]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [9])
);
defparam \core/cpuregs[2]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [8])
);
defparam \core/cpuregs[2]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [7])
);
defparam \core/cpuregs[2]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [6])
);
defparam \core/cpuregs[2]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [5])
);
defparam \core/cpuregs[2]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [4])
);
defparam \core/cpuregs[2]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [3])
);
defparam \core/cpuregs[2]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [2])
);
defparam \core/cpuregs[2]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [1])
);
defparam \core/cpuregs[2]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21081_3 ),
	.Q(\core/cpuregs[2] [0])
);
defparam \core/cpuregs[2]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [31])
);
defparam \core/cpuregs[3]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [30])
);
defparam \core/cpuregs[3]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [29])
);
defparam \core/cpuregs[3]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [28])
);
defparam \core/cpuregs[3]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [27])
);
defparam \core/cpuregs[3]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [26])
);
defparam \core/cpuregs[3]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [25])
);
defparam \core/cpuregs[3]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [24])
);
defparam \core/cpuregs[3]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [23])
);
defparam \core/cpuregs[3]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [22])
);
defparam \core/cpuregs[3]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [21])
);
defparam \core/cpuregs[3]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [20])
);
defparam \core/cpuregs[3]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [19])
);
defparam \core/cpuregs[3]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [18])
);
defparam \core/cpuregs[3]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [17])
);
defparam \core/cpuregs[3]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [16])
);
defparam \core/cpuregs[3]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [15])
);
defparam \core/cpuregs[3]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [14])
);
defparam \core/cpuregs[3]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [13])
);
defparam \core/cpuregs[3]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [12])
);
defparam \core/cpuregs[3]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [11])
);
defparam \core/cpuregs[3]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [10])
);
defparam \core/cpuregs[3]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [9])
);
defparam \core/cpuregs[3]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [8])
);
defparam \core/cpuregs[3]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [7])
);
defparam \core/cpuregs[3]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [6])
);
defparam \core/cpuregs[3]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [5])
);
defparam \core/cpuregs[3]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [4])
);
defparam \core/cpuregs[3]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [3])
);
defparam \core/cpuregs[3]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [2])
);
defparam \core/cpuregs[3]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [1])
);
defparam \core/cpuregs[3]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21113_3 ),
	.Q(\core/cpuregs[3] [0])
);
defparam \core/cpuregs[3]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [31])
);
defparam \core/cpuregs[4]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [30])
);
defparam \core/cpuregs[4]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [29])
);
defparam \core/cpuregs[4]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [28])
);
defparam \core/cpuregs[4]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [27])
);
defparam \core/cpuregs[4]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [26])
);
defparam \core/cpuregs[4]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [25])
);
defparam \core/cpuregs[4]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [24])
);
defparam \core/cpuregs[4]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [23])
);
defparam \core/cpuregs[4]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [22])
);
defparam \core/cpuregs[4]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [21])
);
defparam \core/cpuregs[4]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [20])
);
defparam \core/cpuregs[4]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [19])
);
defparam \core/cpuregs[4]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [18])
);
defparam \core/cpuregs[4]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [17])
);
defparam \core/cpuregs[4]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [16])
);
defparam \core/cpuregs[4]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [15])
);
defparam \core/cpuregs[4]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [14])
);
defparam \core/cpuregs[4]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [13])
);
defparam \core/cpuregs[4]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [12])
);
defparam \core/cpuregs[4]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [11])
);
defparam \core/cpuregs[4]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [10])
);
defparam \core/cpuregs[4]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [9])
);
defparam \core/cpuregs[4]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [8])
);
defparam \core/cpuregs[4]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [7])
);
defparam \core/cpuregs[4]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [6])
);
defparam \core/cpuregs[4]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [5])
);
defparam \core/cpuregs[4]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [4])
);
defparam \core/cpuregs[4]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [3])
);
defparam \core/cpuregs[4]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [2])
);
defparam \core/cpuregs[4]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [1])
);
defparam \core/cpuregs[4]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21145_3 ),
	.Q(\core/cpuregs[4] [0])
);
defparam \core/cpuregs[4]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [31])
);
defparam \core/cpuregs[5]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [30])
);
defparam \core/cpuregs[5]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [29])
);
defparam \core/cpuregs[5]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [28])
);
defparam \core/cpuregs[5]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [27])
);
defparam \core/cpuregs[5]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [26])
);
defparam \core/cpuregs[5]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [25])
);
defparam \core/cpuregs[5]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [24])
);
defparam \core/cpuregs[5]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [23])
);
defparam \core/cpuregs[5]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [22])
);
defparam \core/cpuregs[5]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [21])
);
defparam \core/cpuregs[5]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [20])
);
defparam \core/cpuregs[5]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [19])
);
defparam \core/cpuregs[5]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [18])
);
defparam \core/cpuregs[5]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [17])
);
defparam \core/cpuregs[5]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [16])
);
defparam \core/cpuregs[5]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [15])
);
defparam \core/cpuregs[5]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [14])
);
defparam \core/cpuregs[5]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [13])
);
defparam \core/cpuregs[5]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [12])
);
defparam \core/cpuregs[5]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [11])
);
defparam \core/cpuregs[5]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [10])
);
defparam \core/cpuregs[5]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [9])
);
defparam \core/cpuregs[5]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [8])
);
defparam \core/cpuregs[5]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [7])
);
defparam \core/cpuregs[5]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [6])
);
defparam \core/cpuregs[5]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [5])
);
defparam \core/cpuregs[5]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [4])
);
defparam \core/cpuregs[5]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [3])
);
defparam \core/cpuregs[5]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [2])
);
defparam \core/cpuregs[5]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [1])
);
defparam \core/cpuregs[5]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21177_3 ),
	.Q(\core/cpuregs[5] [0])
);
defparam \core/cpuregs[5]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [31])
);
defparam \core/cpuregs[6]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [30])
);
defparam \core/cpuregs[6]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [29])
);
defparam \core/cpuregs[6]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [28])
);
defparam \core/cpuregs[6]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [27])
);
defparam \core/cpuregs[6]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [26])
);
defparam \core/cpuregs[6]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [25])
);
defparam \core/cpuregs[6]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [24])
);
defparam \core/cpuregs[6]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [23])
);
defparam \core/cpuregs[6]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [22])
);
defparam \core/cpuregs[6]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [21])
);
defparam \core/cpuregs[6]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [20])
);
defparam \core/cpuregs[6]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [19])
);
defparam \core/cpuregs[6]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [18])
);
defparam \core/cpuregs[6]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [17])
);
defparam \core/cpuregs[6]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [16])
);
defparam \core/cpuregs[6]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [15])
);
defparam \core/cpuregs[6]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [14])
);
defparam \core/cpuregs[6]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [13])
);
defparam \core/cpuregs[6]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [12])
);
defparam \core/cpuregs[6]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [11])
);
defparam \core/cpuregs[6]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [10])
);
defparam \core/cpuregs[6]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [9])
);
defparam \core/cpuregs[6]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [8])
);
defparam \core/cpuregs[6]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [7])
);
defparam \core/cpuregs[6]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [6])
);
defparam \core/cpuregs[6]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [5])
);
defparam \core/cpuregs[6]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [4])
);
defparam \core/cpuregs[6]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [3])
);
defparam \core/cpuregs[6]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [2])
);
defparam \core/cpuregs[6]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [1])
);
defparam \core/cpuregs[6]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21209_3 ),
	.Q(\core/cpuregs[6] [0])
);
defparam \core/cpuregs[6]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [31])
);
defparam \core/cpuregs[7]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [30])
);
defparam \core/cpuregs[7]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [29])
);
defparam \core/cpuregs[7]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [28])
);
defparam \core/cpuregs[7]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [27])
);
defparam \core/cpuregs[7]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [26])
);
defparam \core/cpuregs[7]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [25])
);
defparam \core/cpuregs[7]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [24])
);
defparam \core/cpuregs[7]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [23])
);
defparam \core/cpuregs[7]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [22])
);
defparam \core/cpuregs[7]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [21])
);
defparam \core/cpuregs[7]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [20])
);
defparam \core/cpuregs[7]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [19])
);
defparam \core/cpuregs[7]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [18])
);
defparam \core/cpuregs[7]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [17])
);
defparam \core/cpuregs[7]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [16])
);
defparam \core/cpuregs[7]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [15])
);
defparam \core/cpuregs[7]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [14])
);
defparam \core/cpuregs[7]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [13])
);
defparam \core/cpuregs[7]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [12])
);
defparam \core/cpuregs[7]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [11])
);
defparam \core/cpuregs[7]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [10])
);
defparam \core/cpuregs[7]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [9])
);
defparam \core/cpuregs[7]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [8])
);
defparam \core/cpuregs[7]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [7])
);
defparam \core/cpuregs[7]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [6])
);
defparam \core/cpuregs[7]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [5])
);
defparam \core/cpuregs[7]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [4])
);
defparam \core/cpuregs[7]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [3])
);
defparam \core/cpuregs[7]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [2])
);
defparam \core/cpuregs[7]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [1])
);
defparam \core/cpuregs[7]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21241_3 ),
	.Q(\core/cpuregs[7] [0])
);
defparam \core/cpuregs[7]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [31])
);
defparam \core/cpuregs[8]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [30])
);
defparam \core/cpuregs[8]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [29])
);
defparam \core/cpuregs[8]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [28])
);
defparam \core/cpuregs[8]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [27])
);
defparam \core/cpuregs[8]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [26])
);
defparam \core/cpuregs[8]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [25])
);
defparam \core/cpuregs[8]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [24])
);
defparam \core/cpuregs[8]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [23])
);
defparam \core/cpuregs[8]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [22])
);
defparam \core/cpuregs[8]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [21])
);
defparam \core/cpuregs[8]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [20])
);
defparam \core/cpuregs[8]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [19])
);
defparam \core/cpuregs[8]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [18])
);
defparam \core/cpuregs[8]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [17])
);
defparam \core/cpuregs[8]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [16])
);
defparam \core/cpuregs[8]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [15])
);
defparam \core/cpuregs[8]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [14])
);
defparam \core/cpuregs[8]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [13])
);
defparam \core/cpuregs[8]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [12])
);
defparam \core/cpuregs[8]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [11])
);
defparam \core/cpuregs[8]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [10])
);
defparam \core/cpuregs[8]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [9])
);
defparam \core/cpuregs[8]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [8])
);
defparam \core/cpuregs[8]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [7])
);
defparam \core/cpuregs[8]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [6])
);
defparam \core/cpuregs[8]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [5])
);
defparam \core/cpuregs[8]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [4])
);
defparam \core/cpuregs[8]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [3])
);
defparam \core/cpuregs[8]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [2])
);
defparam \core/cpuregs[8]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [1])
);
defparam \core/cpuregs[8]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21273_3 ),
	.Q(\core/cpuregs[8] [0])
);
defparam \core/cpuregs[8]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [31])
);
defparam \core/cpuregs[9]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [30])
);
defparam \core/cpuregs[9]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [29])
);
defparam \core/cpuregs[9]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [28])
);
defparam \core/cpuregs[9]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [27])
);
defparam \core/cpuregs[9]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [26])
);
defparam \core/cpuregs[9]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [25])
);
defparam \core/cpuregs[9]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [24])
);
defparam \core/cpuregs[9]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [23])
);
defparam \core/cpuregs[9]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [22])
);
defparam \core/cpuregs[9]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [21])
);
defparam \core/cpuregs[9]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [20])
);
defparam \core/cpuregs[9]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [19])
);
defparam \core/cpuregs[9]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [18])
);
defparam \core/cpuregs[9]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [17])
);
defparam \core/cpuregs[9]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [16])
);
defparam \core/cpuregs[9]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [15])
);
defparam \core/cpuregs[9]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [14])
);
defparam \core/cpuregs[9]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [13])
);
defparam \core/cpuregs[9]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [12])
);
defparam \core/cpuregs[9]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [11])
);
defparam \core/cpuregs[9]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [10])
);
defparam \core/cpuregs[9]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [9])
);
defparam \core/cpuregs[9]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [8])
);
defparam \core/cpuregs[9]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [7])
);
defparam \core/cpuregs[9]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [6])
);
defparam \core/cpuregs[9]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [5])
);
defparam \core/cpuregs[9]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [4])
);
defparam \core/cpuregs[9]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [3])
);
defparam \core/cpuregs[9]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [2])
);
defparam \core/cpuregs[9]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [1])
);
defparam \core/cpuregs[9]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21305_3 ),
	.Q(\core/cpuregs[9] [0])
);
defparam \core/cpuregs[9]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [31])
);
defparam \core/cpuregs[10]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [30])
);
defparam \core/cpuregs[10]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [29])
);
defparam \core/cpuregs[10]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [28])
);
defparam \core/cpuregs[10]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [27])
);
defparam \core/cpuregs[10]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [26])
);
defparam \core/cpuregs[10]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [25])
);
defparam \core/cpuregs[10]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [24])
);
defparam \core/cpuregs[10]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [23])
);
defparam \core/cpuregs[10]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [22])
);
defparam \core/cpuregs[10]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [21])
);
defparam \core/cpuregs[10]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [20])
);
defparam \core/cpuregs[10]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [19])
);
defparam \core/cpuregs[10]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [18])
);
defparam \core/cpuregs[10]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [17])
);
defparam \core/cpuregs[10]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [16])
);
defparam \core/cpuregs[10]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [15])
);
defparam \core/cpuregs[10]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [14])
);
defparam \core/cpuregs[10]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [13])
);
defparam \core/cpuregs[10]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [12])
);
defparam \core/cpuregs[10]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [11])
);
defparam \core/cpuregs[10]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [10])
);
defparam \core/cpuregs[10]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [9])
);
defparam \core/cpuregs[10]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [8])
);
defparam \core/cpuregs[10]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [7])
);
defparam \core/cpuregs[10]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [6])
);
defparam \core/cpuregs[10]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [5])
);
defparam \core/cpuregs[10]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [4])
);
defparam \core/cpuregs[10]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [3])
);
defparam \core/cpuregs[10]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [2])
);
defparam \core/cpuregs[10]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [1])
);
defparam \core/cpuregs[10]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21337_3 ),
	.Q(\core/cpuregs[10] [0])
);
defparam \core/cpuregs[10]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [31])
);
defparam \core/cpuregs[11]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [30])
);
defparam \core/cpuregs[11]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [29])
);
defparam \core/cpuregs[11]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [28])
);
defparam \core/cpuregs[11]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [27])
);
defparam \core/cpuregs[11]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [26])
);
defparam \core/cpuregs[11]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [25])
);
defparam \core/cpuregs[11]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [24])
);
defparam \core/cpuregs[11]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [23])
);
defparam \core/cpuregs[11]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [22])
);
defparam \core/cpuregs[11]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [21])
);
defparam \core/cpuregs[11]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [20])
);
defparam \core/cpuregs[11]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [19])
);
defparam \core/cpuregs[11]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [18])
);
defparam \core/cpuregs[11]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [17])
);
defparam \core/cpuregs[11]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [16])
);
defparam \core/cpuregs[11]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [15])
);
defparam \core/cpuregs[11]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [14])
);
defparam \core/cpuregs[11]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [13])
);
defparam \core/cpuregs[11]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [12])
);
defparam \core/cpuregs[11]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [11])
);
defparam \core/cpuregs[11]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [10])
);
defparam \core/cpuregs[11]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [9])
);
defparam \core/cpuregs[11]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [8])
);
defparam \core/cpuregs[11]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [7])
);
defparam \core/cpuregs[11]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [6])
);
defparam \core/cpuregs[11]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [5])
);
defparam \core/cpuregs[11]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [4])
);
defparam \core/cpuregs[11]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [3])
);
defparam \core/cpuregs[11]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [2])
);
defparam \core/cpuregs[11]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [1])
);
defparam \core/cpuregs[11]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21369_3 ),
	.Q(\core/cpuregs[11] [0])
);
defparam \core/cpuregs[11]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [31])
);
defparam \core/cpuregs[12]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [30])
);
defparam \core/cpuregs[12]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [29])
);
defparam \core/cpuregs[12]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [28])
);
defparam \core/cpuregs[12]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [27])
);
defparam \core/cpuregs[12]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [26])
);
defparam \core/cpuregs[12]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [25])
);
defparam \core/cpuregs[12]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [24])
);
defparam \core/cpuregs[12]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [23])
);
defparam \core/cpuregs[12]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [22])
);
defparam \core/cpuregs[12]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [21])
);
defparam \core/cpuregs[12]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [20])
);
defparam \core/cpuregs[12]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [19])
);
defparam \core/cpuregs[12]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [18])
);
defparam \core/cpuregs[12]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [17])
);
defparam \core/cpuregs[12]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [16])
);
defparam \core/cpuregs[12]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [15])
);
defparam \core/cpuregs[12]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [14])
);
defparam \core/cpuregs[12]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [13])
);
defparam \core/cpuregs[12]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [12])
);
defparam \core/cpuregs[12]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [11])
);
defparam \core/cpuregs[12]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [10])
);
defparam \core/cpuregs[12]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [9])
);
defparam \core/cpuregs[12]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [8])
);
defparam \core/cpuregs[12]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [7])
);
defparam \core/cpuregs[12]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [6])
);
defparam \core/cpuregs[12]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [5])
);
defparam \core/cpuregs[12]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [4])
);
defparam \core/cpuregs[12]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [3])
);
defparam \core/cpuregs[12]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [2])
);
defparam \core/cpuregs[12]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [1])
);
defparam \core/cpuregs[12]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21401_3 ),
	.Q(\core/cpuregs[12] [0])
);
defparam \core/cpuregs[12]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [31])
);
defparam \core/cpuregs[13]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [30])
);
defparam \core/cpuregs[13]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [29])
);
defparam \core/cpuregs[13]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [28])
);
defparam \core/cpuregs[13]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [27])
);
defparam \core/cpuregs[13]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [26])
);
defparam \core/cpuregs[13]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [25])
);
defparam \core/cpuregs[13]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [24])
);
defparam \core/cpuregs[13]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [23])
);
defparam \core/cpuregs[13]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [22])
);
defparam \core/cpuregs[13]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [21])
);
defparam \core/cpuregs[13]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [20])
);
defparam \core/cpuregs[13]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [19])
);
defparam \core/cpuregs[13]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [18])
);
defparam \core/cpuregs[13]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [17])
);
defparam \core/cpuregs[13]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [16])
);
defparam \core/cpuregs[13]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [15])
);
defparam \core/cpuregs[13]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [14])
);
defparam \core/cpuregs[13]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [13])
);
defparam \core/cpuregs[13]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [12])
);
defparam \core/cpuregs[13]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [11])
);
defparam \core/cpuregs[13]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [10])
);
defparam \core/cpuregs[13]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [9])
);
defparam \core/cpuregs[13]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [8])
);
defparam \core/cpuregs[13]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [7])
);
defparam \core/cpuregs[13]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [6])
);
defparam \core/cpuregs[13]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [5])
);
defparam \core/cpuregs[13]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [4])
);
defparam \core/cpuregs[13]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [3])
);
defparam \core/cpuregs[13]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [2])
);
defparam \core/cpuregs[13]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [1])
);
defparam \core/cpuregs[13]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21433_3 ),
	.Q(\core/cpuregs[13] [0])
);
defparam \core/cpuregs[13]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [31])
);
defparam \core/cpuregs[14]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [30])
);
defparam \core/cpuregs[14]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [29])
);
defparam \core/cpuregs[14]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [28])
);
defparam \core/cpuregs[14]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [27])
);
defparam \core/cpuregs[14]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [26])
);
defparam \core/cpuregs[14]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [25])
);
defparam \core/cpuregs[14]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [24])
);
defparam \core/cpuregs[14]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [23])
);
defparam \core/cpuregs[14]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [22])
);
defparam \core/cpuregs[14]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [21])
);
defparam \core/cpuregs[14]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [20])
);
defparam \core/cpuregs[14]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [19])
);
defparam \core/cpuregs[14]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [18])
);
defparam \core/cpuregs[14]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [17])
);
defparam \core/cpuregs[14]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [16])
);
defparam \core/cpuregs[14]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [15])
);
defparam \core/cpuregs[14]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [14])
);
defparam \core/cpuregs[14]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [13])
);
defparam \core/cpuregs[14]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [12])
);
defparam \core/cpuregs[14]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [11])
);
defparam \core/cpuregs[14]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [10])
);
defparam \core/cpuregs[14]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [9])
);
defparam \core/cpuregs[14]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [8])
);
defparam \core/cpuregs[14]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [7])
);
defparam \core/cpuregs[14]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [6])
);
defparam \core/cpuregs[14]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [5])
);
defparam \core/cpuregs[14]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [4])
);
defparam \core/cpuregs[14]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [3])
);
defparam \core/cpuregs[14]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [2])
);
defparam \core/cpuregs[14]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [1])
);
defparam \core/cpuregs[14]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21465_3 ),
	.Q(\core/cpuregs[14] [0])
);
defparam \core/cpuregs[14]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [31])
);
defparam \core/cpuregs[15]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [30])
);
defparam \core/cpuregs[15]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [29])
);
defparam \core/cpuregs[15]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [28])
);
defparam \core/cpuregs[15]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [27])
);
defparam \core/cpuregs[15]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [26])
);
defparam \core/cpuregs[15]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [25])
);
defparam \core/cpuregs[15]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [24])
);
defparam \core/cpuregs[15]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [23])
);
defparam \core/cpuregs[15]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [22])
);
defparam \core/cpuregs[15]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [21])
);
defparam \core/cpuregs[15]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [20])
);
defparam \core/cpuregs[15]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [19])
);
defparam \core/cpuregs[15]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [18])
);
defparam \core/cpuregs[15]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [17])
);
defparam \core/cpuregs[15]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [16])
);
defparam \core/cpuregs[15]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [15])
);
defparam \core/cpuregs[15]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [14])
);
defparam \core/cpuregs[15]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [13])
);
defparam \core/cpuregs[15]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [12])
);
defparam \core/cpuregs[15]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [11])
);
defparam \core/cpuregs[15]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [10])
);
defparam \core/cpuregs[15]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [9])
);
defparam \core/cpuregs[15]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [8])
);
defparam \core/cpuregs[15]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [7])
);
defparam \core/cpuregs[15]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [6])
);
defparam \core/cpuregs[15]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [5])
);
defparam \core/cpuregs[15]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [4])
);
defparam \core/cpuregs[15]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [3])
);
defparam \core/cpuregs[15]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [2])
);
defparam \core/cpuregs[15]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [1])
);
defparam \core/cpuregs[15]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21497_3 ),
	.Q(\core/cpuregs[15] [0])
);
defparam \core/cpuregs[15]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [31])
);
defparam \core/cpuregs[16]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [30])
);
defparam \core/cpuregs[16]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [29])
);
defparam \core/cpuregs[16]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [28])
);
defparam \core/cpuregs[16]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [27])
);
defparam \core/cpuregs[16]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [26])
);
defparam \core/cpuregs[16]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [25])
);
defparam \core/cpuregs[16]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [24])
);
defparam \core/cpuregs[16]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [23])
);
defparam \core/cpuregs[16]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [22])
);
defparam \core/cpuregs[16]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [21])
);
defparam \core/cpuregs[16]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [20])
);
defparam \core/cpuregs[16]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [19])
);
defparam \core/cpuregs[16]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [18])
);
defparam \core/cpuregs[16]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [17])
);
defparam \core/cpuregs[16]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [16])
);
defparam \core/cpuregs[16]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [15])
);
defparam \core/cpuregs[16]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [14])
);
defparam \core/cpuregs[16]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [13])
);
defparam \core/cpuregs[16]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [12])
);
defparam \core/cpuregs[16]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [11])
);
defparam \core/cpuregs[16]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [10])
);
defparam \core/cpuregs[16]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [9])
);
defparam \core/cpuregs[16]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [8])
);
defparam \core/cpuregs[16]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [7])
);
defparam \core/cpuregs[16]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [6])
);
defparam \core/cpuregs[16]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [5])
);
defparam \core/cpuregs[16]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [4])
);
defparam \core/cpuregs[16]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [3])
);
defparam \core/cpuregs[16]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [2])
);
defparam \core/cpuregs[16]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [1])
);
defparam \core/cpuregs[16]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21529_3 ),
	.Q(\core/cpuregs[16] [0])
);
defparam \core/cpuregs[16]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [31])
);
defparam \core/cpuregs[17]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [30])
);
defparam \core/cpuregs[17]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [29])
);
defparam \core/cpuregs[17]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [28])
);
defparam \core/cpuregs[17]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [27])
);
defparam \core/cpuregs[17]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [26])
);
defparam \core/cpuregs[17]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [25])
);
defparam \core/cpuregs[17]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [24])
);
defparam \core/cpuregs[17]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [23])
);
defparam \core/cpuregs[17]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [22])
);
defparam \core/cpuregs[17]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [21])
);
defparam \core/cpuregs[17]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [20])
);
defparam \core/cpuregs[17]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [19])
);
defparam \core/cpuregs[17]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [18])
);
defparam \core/cpuregs[17]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [17])
);
defparam \core/cpuregs[17]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [16])
);
defparam \core/cpuregs[17]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [15])
);
defparam \core/cpuregs[17]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [14])
);
defparam \core/cpuregs[17]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [13])
);
defparam \core/cpuregs[17]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [12])
);
defparam \core/cpuregs[17]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [11])
);
defparam \core/cpuregs[17]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [10])
);
defparam \core/cpuregs[17]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [9])
);
defparam \core/cpuregs[17]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [8])
);
defparam \core/cpuregs[17]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [7])
);
defparam \core/cpuregs[17]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [6])
);
defparam \core/cpuregs[17]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [5])
);
defparam \core/cpuregs[17]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [4])
);
defparam \core/cpuregs[17]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [3])
);
defparam \core/cpuregs[17]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [2])
);
defparam \core/cpuregs[17]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [1])
);
defparam \core/cpuregs[17]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21561_3 ),
	.Q(\core/cpuregs[17] [0])
);
defparam \core/cpuregs[17]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [31])
);
defparam \core/cpuregs[18]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [30])
);
defparam \core/cpuregs[18]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [29])
);
defparam \core/cpuregs[18]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [28])
);
defparam \core/cpuregs[18]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [27])
);
defparam \core/cpuregs[18]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [26])
);
defparam \core/cpuregs[18]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [25])
);
defparam \core/cpuregs[18]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [24])
);
defparam \core/cpuregs[18]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [23])
);
defparam \core/cpuregs[18]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [22])
);
defparam \core/cpuregs[18]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [21])
);
defparam \core/cpuregs[18]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [20])
);
defparam \core/cpuregs[18]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [19])
);
defparam \core/cpuregs[18]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [18])
);
defparam \core/cpuregs[18]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [17])
);
defparam \core/cpuregs[18]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [16])
);
defparam \core/cpuregs[18]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [15])
);
defparam \core/cpuregs[18]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [14])
);
defparam \core/cpuregs[18]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [13])
);
defparam \core/cpuregs[18]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [12])
);
defparam \core/cpuregs[18]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [11])
);
defparam \core/cpuregs[18]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [10])
);
defparam \core/cpuregs[18]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [9])
);
defparam \core/cpuregs[18]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [8])
);
defparam \core/cpuregs[18]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [7])
);
defparam \core/cpuregs[18]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [6])
);
defparam \core/cpuregs[18]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [5])
);
defparam \core/cpuregs[18]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [4])
);
defparam \core/cpuregs[18]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [3])
);
defparam \core/cpuregs[18]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [2])
);
defparam \core/cpuregs[18]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [1])
);
defparam \core/cpuregs[18]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21593_3 ),
	.Q(\core/cpuregs[18] [0])
);
defparam \core/cpuregs[18]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [31])
);
defparam \core/cpuregs[19]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [30])
);
defparam \core/cpuregs[19]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [29])
);
defparam \core/cpuregs[19]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [28])
);
defparam \core/cpuregs[19]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [27])
);
defparam \core/cpuregs[19]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [26])
);
defparam \core/cpuregs[19]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [25])
);
defparam \core/cpuregs[19]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [24])
);
defparam \core/cpuregs[19]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [23])
);
defparam \core/cpuregs[19]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [22])
);
defparam \core/cpuregs[19]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [21])
);
defparam \core/cpuregs[19]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [20])
);
defparam \core/cpuregs[19]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [19])
);
defparam \core/cpuregs[19]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [18])
);
defparam \core/cpuregs[19]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [17])
);
defparam \core/cpuregs[19]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [16])
);
defparam \core/cpuregs[19]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [15])
);
defparam \core/cpuregs[19]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [14])
);
defparam \core/cpuregs[19]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [13])
);
defparam \core/cpuregs[19]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [12])
);
defparam \core/cpuregs[19]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [11])
);
defparam \core/cpuregs[19]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [10])
);
defparam \core/cpuregs[19]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [9])
);
defparam \core/cpuregs[19]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [8])
);
defparam \core/cpuregs[19]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [7])
);
defparam \core/cpuregs[19]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [6])
);
defparam \core/cpuregs[19]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [5])
);
defparam \core/cpuregs[19]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [4])
);
defparam \core/cpuregs[19]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [3])
);
defparam \core/cpuregs[19]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [2])
);
defparam \core/cpuregs[19]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [1])
);
defparam \core/cpuregs[19]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21625_3 ),
	.Q(\core/cpuregs[19] [0])
);
defparam \core/cpuregs[19]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [31])
);
defparam \core/cpuregs[20]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [30])
);
defparam \core/cpuregs[20]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [29])
);
defparam \core/cpuregs[20]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [28])
);
defparam \core/cpuregs[20]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [27])
);
defparam \core/cpuregs[20]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [26])
);
defparam \core/cpuregs[20]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [25])
);
defparam \core/cpuregs[20]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [24])
);
defparam \core/cpuregs[20]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [23])
);
defparam \core/cpuregs[20]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [22])
);
defparam \core/cpuregs[20]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [21])
);
defparam \core/cpuregs[20]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [20])
);
defparam \core/cpuregs[20]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [19])
);
defparam \core/cpuregs[20]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [18])
);
defparam \core/cpuregs[20]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [17])
);
defparam \core/cpuregs[20]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [16])
);
defparam \core/cpuregs[20]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [15])
);
defparam \core/cpuregs[20]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [14])
);
defparam \core/cpuregs[20]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [13])
);
defparam \core/cpuregs[20]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [12])
);
defparam \core/cpuregs[20]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [11])
);
defparam \core/cpuregs[20]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [10])
);
defparam \core/cpuregs[20]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [9])
);
defparam \core/cpuregs[20]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [8])
);
defparam \core/cpuregs[20]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [7])
);
defparam \core/cpuregs[20]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [6])
);
defparam \core/cpuregs[20]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [5])
);
defparam \core/cpuregs[20]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [4])
);
defparam \core/cpuregs[20]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [3])
);
defparam \core/cpuregs[20]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [2])
);
defparam \core/cpuregs[20]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [1])
);
defparam \core/cpuregs[20]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21657_3 ),
	.Q(\core/cpuregs[20] [0])
);
defparam \core/cpuregs[20]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [31])
);
defparam \core/cpuregs[21]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [30])
);
defparam \core/cpuregs[21]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [29])
);
defparam \core/cpuregs[21]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [28])
);
defparam \core/cpuregs[21]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [27])
);
defparam \core/cpuregs[21]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [26])
);
defparam \core/cpuregs[21]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [25])
);
defparam \core/cpuregs[21]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [24])
);
defparam \core/cpuregs[21]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [23])
);
defparam \core/cpuregs[21]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [22])
);
defparam \core/cpuregs[21]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [21])
);
defparam \core/cpuregs[21]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [20])
);
defparam \core/cpuregs[21]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [19])
);
defparam \core/cpuregs[21]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [18])
);
defparam \core/cpuregs[21]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [17])
);
defparam \core/cpuregs[21]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [16])
);
defparam \core/cpuregs[21]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [15])
);
defparam \core/cpuregs[21]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [14])
);
defparam \core/cpuregs[21]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [13])
);
defparam \core/cpuregs[21]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [12])
);
defparam \core/cpuregs[21]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [11])
);
defparam \core/cpuregs[21]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [10])
);
defparam \core/cpuregs[21]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [9])
);
defparam \core/cpuregs[21]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [8])
);
defparam \core/cpuregs[21]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [7])
);
defparam \core/cpuregs[21]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [6])
);
defparam \core/cpuregs[21]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [5])
);
defparam \core/cpuregs[21]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [4])
);
defparam \core/cpuregs[21]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [3])
);
defparam \core/cpuregs[21]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [2])
);
defparam \core/cpuregs[21]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [1])
);
defparam \core/cpuregs[21]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21689_3 ),
	.Q(\core/cpuregs[21] [0])
);
defparam \core/cpuregs[21]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [31])
);
defparam \core/cpuregs[22]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [30])
);
defparam \core/cpuregs[22]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [29])
);
defparam \core/cpuregs[22]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [28])
);
defparam \core/cpuregs[22]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [27])
);
defparam \core/cpuregs[22]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [26])
);
defparam \core/cpuregs[22]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [25])
);
defparam \core/cpuregs[22]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [24])
);
defparam \core/cpuregs[22]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [23])
);
defparam \core/cpuregs[22]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [22])
);
defparam \core/cpuregs[22]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [21])
);
defparam \core/cpuregs[22]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [20])
);
defparam \core/cpuregs[22]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [19])
);
defparam \core/cpuregs[22]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [18])
);
defparam \core/cpuregs[22]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [17])
);
defparam \core/cpuregs[22]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [16])
);
defparam \core/cpuregs[22]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [15])
);
defparam \core/cpuregs[22]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [14])
);
defparam \core/cpuregs[22]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [13])
);
defparam \core/cpuregs[22]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [12])
);
defparam \core/cpuregs[22]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [11])
);
defparam \core/cpuregs[22]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [10])
);
defparam \core/cpuregs[22]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [9])
);
defparam \core/cpuregs[22]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [8])
);
defparam \core/cpuregs[22]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [7])
);
defparam \core/cpuregs[22]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [6])
);
defparam \core/cpuregs[22]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [5])
);
defparam \core/cpuregs[22]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [4])
);
defparam \core/cpuregs[22]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [3])
);
defparam \core/cpuregs[22]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [2])
);
defparam \core/cpuregs[22]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [1])
);
defparam \core/cpuregs[22]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21721_3 ),
	.Q(\core/cpuregs[22] [0])
);
defparam \core/cpuregs[22]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [31])
);
defparam \core/cpuregs[23]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [30])
);
defparam \core/cpuregs[23]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [29])
);
defparam \core/cpuregs[23]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [28])
);
defparam \core/cpuregs[23]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [27])
);
defparam \core/cpuregs[23]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [26])
);
defparam \core/cpuregs[23]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [25])
);
defparam \core/cpuregs[23]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [24])
);
defparam \core/cpuregs[23]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [23])
);
defparam \core/cpuregs[23]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [22])
);
defparam \core/cpuregs[23]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [21])
);
defparam \core/cpuregs[23]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [20])
);
defparam \core/cpuregs[23]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [19])
);
defparam \core/cpuregs[23]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [18])
);
defparam \core/cpuregs[23]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [17])
);
defparam \core/cpuregs[23]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [16])
);
defparam \core/cpuregs[23]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [15])
);
defparam \core/cpuregs[23]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [14])
);
defparam \core/cpuregs[23]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [13])
);
defparam \core/cpuregs[23]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [12])
);
defparam \core/cpuregs[23]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [11])
);
defparam \core/cpuregs[23]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [10])
);
defparam \core/cpuregs[23]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [9])
);
defparam \core/cpuregs[23]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [8])
);
defparam \core/cpuregs[23]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [7])
);
defparam \core/cpuregs[23]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [6])
);
defparam \core/cpuregs[23]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [5])
);
defparam \core/cpuregs[23]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [4])
);
defparam \core/cpuregs[23]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [3])
);
defparam \core/cpuregs[23]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [2])
);
defparam \core/cpuregs[23]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [1])
);
defparam \core/cpuregs[23]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21753_3 ),
	.Q(\core/cpuregs[23] [0])
);
defparam \core/cpuregs[23]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [31])
);
defparam \core/cpuregs[24]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [30])
);
defparam \core/cpuregs[24]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [29])
);
defparam \core/cpuregs[24]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [28])
);
defparam \core/cpuregs[24]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [27])
);
defparam \core/cpuregs[24]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [26])
);
defparam \core/cpuregs[24]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [25])
);
defparam \core/cpuregs[24]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [24])
);
defparam \core/cpuregs[24]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [23])
);
defparam \core/cpuregs[24]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [22])
);
defparam \core/cpuregs[24]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [21])
);
defparam \core/cpuregs[24]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [20])
);
defparam \core/cpuregs[24]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [19])
);
defparam \core/cpuregs[24]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [18])
);
defparam \core/cpuregs[24]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [17])
);
defparam \core/cpuregs[24]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [16])
);
defparam \core/cpuregs[24]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [15])
);
defparam \core/cpuregs[24]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [14])
);
defparam \core/cpuregs[24]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [13])
);
defparam \core/cpuregs[24]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [12])
);
defparam \core/cpuregs[24]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [11])
);
defparam \core/cpuregs[24]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [10])
);
defparam \core/cpuregs[24]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [9])
);
defparam \core/cpuregs[24]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [8])
);
defparam \core/cpuregs[24]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [7])
);
defparam \core/cpuregs[24]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [6])
);
defparam \core/cpuregs[24]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [5])
);
defparam \core/cpuregs[24]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [4])
);
defparam \core/cpuregs[24]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [3])
);
defparam \core/cpuregs[24]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [2])
);
defparam \core/cpuregs[24]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [1])
);
defparam \core/cpuregs[24]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21785_3 ),
	.Q(\core/cpuregs[24] [0])
);
defparam \core/cpuregs[24]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [31])
);
defparam \core/cpuregs[25]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [30])
);
defparam \core/cpuregs[25]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [29])
);
defparam \core/cpuregs[25]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [28])
);
defparam \core/cpuregs[25]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [27])
);
defparam \core/cpuregs[25]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [26])
);
defparam \core/cpuregs[25]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [25])
);
defparam \core/cpuregs[25]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [24])
);
defparam \core/cpuregs[25]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [23])
);
defparam \core/cpuregs[25]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [22])
);
defparam \core/cpuregs[25]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [21])
);
defparam \core/cpuregs[25]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [20])
);
defparam \core/cpuregs[25]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [19])
);
defparam \core/cpuregs[25]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [18])
);
defparam \core/cpuregs[25]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [17])
);
defparam \core/cpuregs[25]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [16])
);
defparam \core/cpuregs[25]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [15])
);
defparam \core/cpuregs[25]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [14])
);
defparam \core/cpuregs[25]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [13])
);
defparam \core/cpuregs[25]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [12])
);
defparam \core/cpuregs[25]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [11])
);
defparam \core/cpuregs[25]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [10])
);
defparam \core/cpuregs[25]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [9])
);
defparam \core/cpuregs[25]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [8])
);
defparam \core/cpuregs[25]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [7])
);
defparam \core/cpuregs[25]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [6])
);
defparam \core/cpuregs[25]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [5])
);
defparam \core/cpuregs[25]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [4])
);
defparam \core/cpuregs[25]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [3])
);
defparam \core/cpuregs[25]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [2])
);
defparam \core/cpuregs[25]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [1])
);
defparam \core/cpuregs[25]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21817_3 ),
	.Q(\core/cpuregs[25] [0])
);
defparam \core/cpuregs[25]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [31])
);
defparam \core/cpuregs[26]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [30])
);
defparam \core/cpuregs[26]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [29])
);
defparam \core/cpuregs[26]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [28])
);
defparam \core/cpuregs[26]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [27])
);
defparam \core/cpuregs[26]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [26])
);
defparam \core/cpuregs[26]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [25])
);
defparam \core/cpuregs[26]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [24])
);
defparam \core/cpuregs[26]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [23])
);
defparam \core/cpuregs[26]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [22])
);
defparam \core/cpuregs[26]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [21])
);
defparam \core/cpuregs[26]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [20])
);
defparam \core/cpuregs[26]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [19])
);
defparam \core/cpuregs[26]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [18])
);
defparam \core/cpuregs[26]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [17])
);
defparam \core/cpuregs[26]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [16])
);
defparam \core/cpuregs[26]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [15])
);
defparam \core/cpuregs[26]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [14])
);
defparam \core/cpuregs[26]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [13])
);
defparam \core/cpuregs[26]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [12])
);
defparam \core/cpuregs[26]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [11])
);
defparam \core/cpuregs[26]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [10])
);
defparam \core/cpuregs[26]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [9])
);
defparam \core/cpuregs[26]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [8])
);
defparam \core/cpuregs[26]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [7])
);
defparam \core/cpuregs[26]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [6])
);
defparam \core/cpuregs[26]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [5])
);
defparam \core/cpuregs[26]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [4])
);
defparam \core/cpuregs[26]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [3])
);
defparam \core/cpuregs[26]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [2])
);
defparam \core/cpuregs[26]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [1])
);
defparam \core/cpuregs[26]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21849_3 ),
	.Q(\core/cpuregs[26] [0])
);
defparam \core/cpuregs[26]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [31])
);
defparam \core/cpuregs[27]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [30])
);
defparam \core/cpuregs[27]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [29])
);
defparam \core/cpuregs[27]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [28])
);
defparam \core/cpuregs[27]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [27])
);
defparam \core/cpuregs[27]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [26])
);
defparam \core/cpuregs[27]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [25])
);
defparam \core/cpuregs[27]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [24])
);
defparam \core/cpuregs[27]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [23])
);
defparam \core/cpuregs[27]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [22])
);
defparam \core/cpuregs[27]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [21])
);
defparam \core/cpuregs[27]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [20])
);
defparam \core/cpuregs[27]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [19])
);
defparam \core/cpuregs[27]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [18])
);
defparam \core/cpuregs[27]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [17])
);
defparam \core/cpuregs[27]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [16])
);
defparam \core/cpuregs[27]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [15])
);
defparam \core/cpuregs[27]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [14])
);
defparam \core/cpuregs[27]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [13])
);
defparam \core/cpuregs[27]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [12])
);
defparam \core/cpuregs[27]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [11])
);
defparam \core/cpuregs[27]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [10])
);
defparam \core/cpuregs[27]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [9])
);
defparam \core/cpuregs[27]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [8])
);
defparam \core/cpuregs[27]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [7])
);
defparam \core/cpuregs[27]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [6])
);
defparam \core/cpuregs[27]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [5])
);
defparam \core/cpuregs[27]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [4])
);
defparam \core/cpuregs[27]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [3])
);
defparam \core/cpuregs[27]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [2])
);
defparam \core/cpuregs[27]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [1])
);
defparam \core/cpuregs[27]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21881_3 ),
	.Q(\core/cpuregs[27] [0])
);
defparam \core/cpuregs[27]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [31])
);
defparam \core/cpuregs[28]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [30])
);
defparam \core/cpuregs[28]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [29])
);
defparam \core/cpuregs[28]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [28])
);
defparam \core/cpuregs[28]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [27])
);
defparam \core/cpuregs[28]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [26])
);
defparam \core/cpuregs[28]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [25])
);
defparam \core/cpuregs[28]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [24])
);
defparam \core/cpuregs[28]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [23])
);
defparam \core/cpuregs[28]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [22])
);
defparam \core/cpuregs[28]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [21])
);
defparam \core/cpuregs[28]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [20])
);
defparam \core/cpuregs[28]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [19])
);
defparam \core/cpuregs[28]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [18])
);
defparam \core/cpuregs[28]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [17])
);
defparam \core/cpuregs[28]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [16])
);
defparam \core/cpuregs[28]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [15])
);
defparam \core/cpuregs[28]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [14])
);
defparam \core/cpuregs[28]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [13])
);
defparam \core/cpuregs[28]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [12])
);
defparam \core/cpuregs[28]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [11])
);
defparam \core/cpuregs[28]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [10])
);
defparam \core/cpuregs[28]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [9])
);
defparam \core/cpuregs[28]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [8])
);
defparam \core/cpuregs[28]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [7])
);
defparam \core/cpuregs[28]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [6])
);
defparam \core/cpuregs[28]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [5])
);
defparam \core/cpuregs[28]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [4])
);
defparam \core/cpuregs[28]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [3])
);
defparam \core/cpuregs[28]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [2])
);
defparam \core/cpuregs[28]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [1])
);
defparam \core/cpuregs[28]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21913_3 ),
	.Q(\core/cpuregs[28] [0])
);
defparam \core/cpuregs[28]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [31])
);
defparam \core/cpuregs[29]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [30])
);
defparam \core/cpuregs[29]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [29])
);
defparam \core/cpuregs[29]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [28])
);
defparam \core/cpuregs[29]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [27])
);
defparam \core/cpuregs[29]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [26])
);
defparam \core/cpuregs[29]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [25])
);
defparam \core/cpuregs[29]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [24])
);
defparam \core/cpuregs[29]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [23])
);
defparam \core/cpuregs[29]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [22])
);
defparam \core/cpuregs[29]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [21])
);
defparam \core/cpuregs[29]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [20])
);
defparam \core/cpuregs[29]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [19])
);
defparam \core/cpuregs[29]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [18])
);
defparam \core/cpuregs[29]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [17])
);
defparam \core/cpuregs[29]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [16])
);
defparam \core/cpuregs[29]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [15])
);
defparam \core/cpuregs[29]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [14])
);
defparam \core/cpuregs[29]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [13])
);
defparam \core/cpuregs[29]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [12])
);
defparam \core/cpuregs[29]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [11])
);
defparam \core/cpuregs[29]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [10])
);
defparam \core/cpuregs[29]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [9])
);
defparam \core/cpuregs[29]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [8])
);
defparam \core/cpuregs[29]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [7])
);
defparam \core/cpuregs[29]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [6])
);
defparam \core/cpuregs[29]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [5])
);
defparam \core/cpuregs[29]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [4])
);
defparam \core/cpuregs[29]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [3])
);
defparam \core/cpuregs[29]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [2])
);
defparam \core/cpuregs[29]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [1])
);
defparam \core/cpuregs[29]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21945_3 ),
	.Q(\core/cpuregs[29] [0])
);
defparam \core/cpuregs[29]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [31])
);
defparam \core/cpuregs[30]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [30])
);
defparam \core/cpuregs[30]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [29])
);
defparam \core/cpuregs[30]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [28])
);
defparam \core/cpuregs[30]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [27])
);
defparam \core/cpuregs[30]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [26])
);
defparam \core/cpuregs[30]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [25])
);
defparam \core/cpuregs[30]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [24])
);
defparam \core/cpuregs[30]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [23])
);
defparam \core/cpuregs[30]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [22])
);
defparam \core/cpuregs[30]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [21])
);
defparam \core/cpuregs[30]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [20])
);
defparam \core/cpuregs[30]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [19])
);
defparam \core/cpuregs[30]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [18])
);
defparam \core/cpuregs[30]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [17])
);
defparam \core/cpuregs[30]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [16])
);
defparam \core/cpuregs[30]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [15])
);
defparam \core/cpuregs[30]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [14])
);
defparam \core/cpuregs[30]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [13])
);
defparam \core/cpuregs[30]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [12])
);
defparam \core/cpuregs[30]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [11])
);
defparam \core/cpuregs[30]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [10])
);
defparam \core/cpuregs[30]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [9])
);
defparam \core/cpuregs[30]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [8])
);
defparam \core/cpuregs[30]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [7])
);
defparam \core/cpuregs[30]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [6])
);
defparam \core/cpuregs[30]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [5])
);
defparam \core/cpuregs[30]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [4])
);
defparam \core/cpuregs[30]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [3])
);
defparam \core/cpuregs[30]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [2])
);
defparam \core/cpuregs[30]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [1])
);
defparam \core/cpuregs[30]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21977_3 ),
	.Q(\core/cpuregs[30] [0])
);
defparam \core/cpuregs[30]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [31])
);
defparam \core/cpuregs[31]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [30])
);
defparam \core/cpuregs[31]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [29])
);
defparam \core/cpuregs[31]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [28])
);
defparam \core/cpuregs[31]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [27])
);
defparam \core/cpuregs[31]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [26])
);
defparam \core/cpuregs[31]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [25])
);
defparam \core/cpuregs[31]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [24])
);
defparam \core/cpuregs[31]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [23])
);
defparam \core/cpuregs[31]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [22])
);
defparam \core/cpuregs[31]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [21])
);
defparam \core/cpuregs[31]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [20])
);
defparam \core/cpuregs[31]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [19])
);
defparam \core/cpuregs[31]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [18])
);
defparam \core/cpuregs[31]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [17])
);
defparam \core/cpuregs[31]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [16])
);
defparam \core/cpuregs[31]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [15])
);
defparam \core/cpuregs[31]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [14])
);
defparam \core/cpuregs[31]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [13])
);
defparam \core/cpuregs[31]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [12])
);
defparam \core/cpuregs[31]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [11])
);
defparam \core/cpuregs[31]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [10])
);
defparam \core/cpuregs[31]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [9])
);
defparam \core/cpuregs[31]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [8])
);
defparam \core/cpuregs[31]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [7])
);
defparam \core/cpuregs[31]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [6])
);
defparam \core/cpuregs[31]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [5])
);
defparam \core/cpuregs[31]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [4])
);
defparam \core/cpuregs[31]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [3])
);
defparam \core/cpuregs[31]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [2])
);
defparam \core/cpuregs[31]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [1])
);
defparam \core/cpuregs[31]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22009_3 ),
	.Q(\core/cpuregs[31] [0])
);
defparam \core/cpuregs[31]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [31])
);
defparam \core/cpuregs[32]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [30])
);
defparam \core/cpuregs[32]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [29])
);
defparam \core/cpuregs[32]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [28])
);
defparam \core/cpuregs[32]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [27])
);
defparam \core/cpuregs[32]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [26])
);
defparam \core/cpuregs[32]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [25])
);
defparam \core/cpuregs[32]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [24])
);
defparam \core/cpuregs[32]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [23])
);
defparam \core/cpuregs[32]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [22])
);
defparam \core/cpuregs[32]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [21])
);
defparam \core/cpuregs[32]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [20])
);
defparam \core/cpuregs[32]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [19])
);
defparam \core/cpuregs[32]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [18])
);
defparam \core/cpuregs[32]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [17])
);
defparam \core/cpuregs[32]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [16])
);
defparam \core/cpuregs[32]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [15])
);
defparam \core/cpuregs[32]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [14])
);
defparam \core/cpuregs[32]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [13])
);
defparam \core/cpuregs[32]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [12])
);
defparam \core/cpuregs[32]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [11])
);
defparam \core/cpuregs[32]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [10])
);
defparam \core/cpuregs[32]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [9])
);
defparam \core/cpuregs[32]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [8])
);
defparam \core/cpuregs[32]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [7])
);
defparam \core/cpuregs[32]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [6])
);
defparam \core/cpuregs[32]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [5])
);
defparam \core/cpuregs[32]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [4])
);
defparam \core/cpuregs[32]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [3])
);
defparam \core/cpuregs[32]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [2])
);
defparam \core/cpuregs[32]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [1])
);
defparam \core/cpuregs[32]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22041_3 ),
	.Q(\core/cpuregs[32] [0])
);
defparam \core/cpuregs[32]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [31])
);
defparam \core/cpuregs[33]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [30])
);
defparam \core/cpuregs[33]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [29])
);
defparam \core/cpuregs[33]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [28])
);
defparam \core/cpuregs[33]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [27])
);
defparam \core/cpuregs[33]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [26])
);
defparam \core/cpuregs[33]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [25])
);
defparam \core/cpuregs[33]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [24])
);
defparam \core/cpuregs[33]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [23])
);
defparam \core/cpuregs[33]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [22])
);
defparam \core/cpuregs[33]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [21])
);
defparam \core/cpuregs[33]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [20])
);
defparam \core/cpuregs[33]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [19])
);
defparam \core/cpuregs[33]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [18])
);
defparam \core/cpuregs[33]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [17])
);
defparam \core/cpuregs[33]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [16])
);
defparam \core/cpuregs[33]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [15])
);
defparam \core/cpuregs[33]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [14])
);
defparam \core/cpuregs[33]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [13])
);
defparam \core/cpuregs[33]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [12])
);
defparam \core/cpuregs[33]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [11])
);
defparam \core/cpuregs[33]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [10])
);
defparam \core/cpuregs[33]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [9])
);
defparam \core/cpuregs[33]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [8])
);
defparam \core/cpuregs[33]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [7])
);
defparam \core/cpuregs[33]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [6])
);
defparam \core/cpuregs[33]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [5])
);
defparam \core/cpuregs[33]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [4])
);
defparam \core/cpuregs[33]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [3])
);
defparam \core/cpuregs[33]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [2])
);
defparam \core/cpuregs[33]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [1])
);
defparam \core/cpuregs[33]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22073_3 ),
	.Q(\core/cpuregs[33] [0])
);
defparam \core/cpuregs[33]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [31])
);
defparam \core/cpuregs[34]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [30])
);
defparam \core/cpuregs[34]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [29])
);
defparam \core/cpuregs[34]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [28])
);
defparam \core/cpuregs[34]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [27])
);
defparam \core/cpuregs[34]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [26])
);
defparam \core/cpuregs[34]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [25])
);
defparam \core/cpuregs[34]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [24])
);
defparam \core/cpuregs[34]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [23])
);
defparam \core/cpuregs[34]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [22])
);
defparam \core/cpuregs[34]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [21])
);
defparam \core/cpuregs[34]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [20])
);
defparam \core/cpuregs[34]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [19])
);
defparam \core/cpuregs[34]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [18])
);
defparam \core/cpuregs[34]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [17])
);
defparam \core/cpuregs[34]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [16])
);
defparam \core/cpuregs[34]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [15])
);
defparam \core/cpuregs[34]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [14])
);
defparam \core/cpuregs[34]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [13])
);
defparam \core/cpuregs[34]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [12])
);
defparam \core/cpuregs[34]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [11])
);
defparam \core/cpuregs[34]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [10])
);
defparam \core/cpuregs[34]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [9])
);
defparam \core/cpuregs[34]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [8])
);
defparam \core/cpuregs[34]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [7])
);
defparam \core/cpuregs[34]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [6])
);
defparam \core/cpuregs[34]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [5])
);
defparam \core/cpuregs[34]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [4])
);
defparam \core/cpuregs[34]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [3])
);
defparam \core/cpuregs[34]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [2])
);
defparam \core/cpuregs[34]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [1])
);
defparam \core/cpuregs[34]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22105_3 ),
	.Q(\core/cpuregs[34] [0])
);
defparam \core/cpuregs[34]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [31])
);
defparam \core/cpuregs[35]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [30])
);
defparam \core/cpuregs[35]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [29])
);
defparam \core/cpuregs[35]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [28])
);
defparam \core/cpuregs[35]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [27])
);
defparam \core/cpuregs[35]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [26])
);
defparam \core/cpuregs[35]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [25])
);
defparam \core/cpuregs[35]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [24])
);
defparam \core/cpuregs[35]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [23])
);
defparam \core/cpuregs[35]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [22])
);
defparam \core/cpuregs[35]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [21])
);
defparam \core/cpuregs[35]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [20])
);
defparam \core/cpuregs[35]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [19])
);
defparam \core/cpuregs[35]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [18])
);
defparam \core/cpuregs[35]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [17])
);
defparam \core/cpuregs[35]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [16])
);
defparam \core/cpuregs[35]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [15])
);
defparam \core/cpuregs[35]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [14])
);
defparam \core/cpuregs[35]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [13])
);
defparam \core/cpuregs[35]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [12])
);
defparam \core/cpuregs[35]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [11])
);
defparam \core/cpuregs[35]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [10])
);
defparam \core/cpuregs[35]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [9])
);
defparam \core/cpuregs[35]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [8])
);
defparam \core/cpuregs[35]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [7])
);
defparam \core/cpuregs[35]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [6])
);
defparam \core/cpuregs[35]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [5])
);
defparam \core/cpuregs[35]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [4])
);
defparam \core/cpuregs[35]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [3])
);
defparam \core/cpuregs[35]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [2])
);
defparam \core/cpuregs[35]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [1])
);
defparam \core/cpuregs[35]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22137_3 ),
	.Q(\core/cpuregs[35] [0])
);
defparam \core/cpuregs[35]_0_s0 .INIT=1'b0;
DFFC \core/dbg_mode_r_s0  (
	.D(dbg_mode),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\core/dbg_mode_r )
);
defparam \core/dbg_mode_r_s0 .INIT=1'b0;
DFFR \core/wr_dcsr_ena_s0  (
	.D(\core/csrregs_write ),
	.CLK(clk_in_d),
	.RESET(\core/wr_dcsr_ena_6 ),
	.Q(wr_dcsr_ena)
);
defparam \core/wr_dcsr_ena_s0 .INIT=1'b0;
DFFS \core/cmt_dcause_ena_s0  (
	.D(\core/n11077_3 ),
	.CLK(clk_in_d),
	.SET(\core/instr_dret ),
	.Q(cmt_dcause_ena)
);
defparam \core/cmt_dcause_ena_s0 .INIT=1'b1;
DFFC \core/wr_dpc_ena_s0  (
	.D(\core/n11111_3 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(wr_dpc_ena)
);
defparam \core/wr_dpc_ena_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_31_s0  (
	.D(\core/n11117_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[31])
);
defparam \core/cmt_dpc_31_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_30_s0  (
	.D(\core/n11118_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[30])
);
defparam \core/cmt_dpc_30_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_29_s0  (
	.D(\core/n11119_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[29])
);
defparam \core/cmt_dpc_29_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_28_s0  (
	.D(\core/n11120_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[28])
);
defparam \core/cmt_dpc_28_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_27_s0  (
	.D(\core/n11121_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[27])
);
defparam \core/cmt_dpc_27_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_26_s0  (
	.D(\core/n11122_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[26])
);
defparam \core/cmt_dpc_26_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_25_s0  (
	.D(\core/n11123_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[25])
);
defparam \core/cmt_dpc_25_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_24_s0  (
	.D(\core/n11124_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[24])
);
defparam \core/cmt_dpc_24_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_23_s0  (
	.D(\core/n11125_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[23])
);
defparam \core/cmt_dpc_23_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_22_s0  (
	.D(\core/n11126_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[22])
);
defparam \core/cmt_dpc_22_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_21_s0  (
	.D(\core/n11127_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[21])
);
defparam \core/cmt_dpc_21_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_20_s0  (
	.D(\core/n11128_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[20])
);
defparam \core/cmt_dpc_20_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_19_s0  (
	.D(\core/n11129_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[19])
);
defparam \core/cmt_dpc_19_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_18_s0  (
	.D(\core/n11130_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[18])
);
defparam \core/cmt_dpc_18_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_17_s0  (
	.D(\core/n11131_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[17])
);
defparam \core/cmt_dpc_17_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_16_s0  (
	.D(\core/n11132_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[16])
);
defparam \core/cmt_dpc_16_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_15_s0  (
	.D(\core/n11133_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[15])
);
defparam \core/cmt_dpc_15_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_14_s0  (
	.D(\core/n11134_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[14])
);
defparam \core/cmt_dpc_14_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_13_s0  (
	.D(\core/n11135_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[13])
);
defparam \core/cmt_dpc_13_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_12_s0  (
	.D(\core/n11136_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[12])
);
defparam \core/cmt_dpc_12_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_11_s0  (
	.D(\core/n11137_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[11])
);
defparam \core/cmt_dpc_11_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_10_s0  (
	.D(\core/n11138_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[10])
);
defparam \core/cmt_dpc_10_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_9_s0  (
	.D(\core/n11139_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[9])
);
defparam \core/cmt_dpc_9_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_8_s0  (
	.D(\core/n11140_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[8])
);
defparam \core/cmt_dpc_8_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_7_s0  (
	.D(\core/n11141_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[7])
);
defparam \core/cmt_dpc_7_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_6_s0  (
	.D(\core/n11142_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[6])
);
defparam \core/cmt_dpc_6_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_5_s0  (
	.D(\core/n11143_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[5])
);
defparam \core/cmt_dpc_5_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_4_s0  (
	.D(\core/n11144_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[4])
);
defparam \core/cmt_dpc_4_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_3_s0  (
	.D(\core/n11145_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[3])
);
defparam \core/cmt_dpc_3_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_2_s0  (
	.D(\core/n11146_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[2])
);
defparam \core/cmt_dpc_2_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_1_s0  (
	.D(\core/n11147_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n624_5),
	.Q(cmt_dpc[1])
);
defparam \core/cmt_dpc_1_s0 .INIT=1'b0;
DFFC \core/cmt_dpc_ena_buf_s0  (
	.D(\core/n11114_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(cmt_dpc_ena_buf)
);
defparam \core/cmt_dpc_ena_buf_s0 .INIT=1'b0;
DFFR \core/wr_dscratch_ena_s0  (
	.D(\core/n11225_3 ),
	.CLK(clk_in_d),
	.RESET(\core/wr_dscratch_ena_8 ),
	.Q(wr_dscratch_ena)
);
defparam \core/wr_dscratch_ena_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_31_s0  (
	.D(reg_csr_set[31]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [31])
);
defparam \core/csr_mscratch_31_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_30_s0  (
	.D(reg_csr_set[30]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [30])
);
defparam \core/csr_mscratch_30_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_29_s0  (
	.D(reg_csr_set[29]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [29])
);
defparam \core/csr_mscratch_29_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_28_s0  (
	.D(reg_csr_set[28]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [28])
);
defparam \core/csr_mscratch_28_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_27_s0  (
	.D(reg_csr_set[27]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [27])
);
defparam \core/csr_mscratch_27_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_26_s0  (
	.D(reg_csr_set[26]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [26])
);
defparam \core/csr_mscratch_26_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_25_s0  (
	.D(reg_csr_set[25]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [25])
);
defparam \core/csr_mscratch_25_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_24_s0  (
	.D(reg_csr_set[24]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [24])
);
defparam \core/csr_mscratch_24_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_23_s0  (
	.D(reg_csr_set[23]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [23])
);
defparam \core/csr_mscratch_23_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_22_s0  (
	.D(reg_csr_set[22]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [22])
);
defparam \core/csr_mscratch_22_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_21_s0  (
	.D(reg_csr_set[21]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [21])
);
defparam \core/csr_mscratch_21_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_20_s0  (
	.D(reg_csr_set[20]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [20])
);
defparam \core/csr_mscratch_20_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_19_s0  (
	.D(reg_csr_set[19]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [19])
);
defparam \core/csr_mscratch_19_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_18_s0  (
	.D(reg_csr_set[18]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [18])
);
defparam \core/csr_mscratch_18_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_17_s0  (
	.D(reg_csr_set[17]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [17])
);
defparam \core/csr_mscratch_17_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_16_s0  (
	.D(reg_csr_set[16]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [16])
);
defparam \core/csr_mscratch_16_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_15_s0  (
	.D(reg_csr_set[15]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [15])
);
defparam \core/csr_mscratch_15_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_14_s0  (
	.D(reg_csr_set[14]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [14])
);
defparam \core/csr_mscratch_14_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_13_s0  (
	.D(reg_csr_set[13]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [13])
);
defparam \core/csr_mscratch_13_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_12_s0  (
	.D(reg_csr_set[12]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [12])
);
defparam \core/csr_mscratch_12_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_11_s0  (
	.D(reg_csr_set[11]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [11])
);
defparam \core/csr_mscratch_11_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_10_s0  (
	.D(reg_csr_set[10]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [10])
);
defparam \core/csr_mscratch_10_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_9_s0  (
	.D(reg_csr_set[9]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [9])
);
defparam \core/csr_mscratch_9_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_8_s0  (
	.D(reg_csr_set[8]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [8])
);
defparam \core/csr_mscratch_8_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_7_s0  (
	.D(reg_csr_set[7]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [7])
);
defparam \core/csr_mscratch_7_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_6_s0  (
	.D(reg_csr_set[6]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [6])
);
defparam \core/csr_mscratch_6_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_5_s0  (
	.D(reg_csr_set[5]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [5])
);
defparam \core/csr_mscratch_5_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_4_s0  (
	.D(reg_csr_set[4]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [4])
);
defparam \core/csr_mscratch_4_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_3_s0  (
	.D(reg_csr_set[3]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [3])
);
defparam \core/csr_mscratch_3_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_2_s0  (
	.D(reg_csr_set[2]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [2])
);
defparam \core/csr_mscratch_2_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_1_s0  (
	.D(reg_csr_set[1]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [1])
);
defparam \core/csr_mscratch_1_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_0_s0  (
	.D(reg_csr_set[0]),
	.CLK(clk_in_d),
	.CE(\core/n11235_3 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mscratch [0])
);
defparam \core/csr_mscratch_0_s0 .INIT=1'b0;
DFFC \core/csr_mcause_2_s0  (
	.D(\core/n11530_3 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [2])
);
defparam \core/csr_mcause_2_s0 .INIT=1'b0;
DFFC \core/csr_mcause_1_s0  (
	.D(\core/n11531_3 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [1])
);
defparam \core/csr_mcause_1_s0 .INIT=1'b0;
DFFC \core/csr_mip_meip_s0  (
	.D(\core/n11448_3 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\core/csr_mip_meip )
);
defparam \core/csr_mip_meip_s0 .INIT=1'b0;
DFFC \core/csr_mip_mtip_s0  (
	.D(\core/next_irq_pending [0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\core/csr_mip_mtip )
);
defparam \core/csr_mip_mtip_s0 .INIT=1'b0;
DFFR \core/trap_s0  (
	.D(\core/cpu_state.cpu_state_trap ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/trap )
);
defparam \core/trap_s0 .INIT=1'b0;
DFF \core/reg_sh_4_s0  (
	.D(\core/n15451_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [4])
);
defparam \core/reg_sh_4_s0 .INIT=1'b0;
DFF \core/reg_sh_3_s0  (
	.D(\core/n15452_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [3])
);
defparam \core/reg_sh_3_s0 .INIT=1'b0;
DFF \core/reg_sh_2_s0  (
	.D(\core/n15453_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [2])
);
defparam \core/reg_sh_2_s0 .INIT=1'b0;
DFF \core/reg_sh_1_s0  (
	.D(\core/n15454_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [1])
);
defparam \core/reg_sh_1_s0 .INIT=1'b0;
DFF \core/reg_sh_0_s0  (
	.D(\core/n15455_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [0])
);
defparam \core/reg_sh_0_s0 .INIT=1'b0;
DFFR \core/reg_out_31_s0  (
	.D(\core/n15120_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [31])
);
defparam \core/reg_out_31_s0 .INIT=1'b0;
DFFR \core/reg_out_30_s0  (
	.D(\core/n15121_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [30])
);
defparam \core/reg_out_30_s0 .INIT=1'b0;
DFFR \core/reg_out_29_s0  (
	.D(\core/n15122_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [29])
);
defparam \core/reg_out_29_s0 .INIT=1'b0;
DFFR \core/reg_out_28_s0  (
	.D(\core/n15123_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [28])
);
defparam \core/reg_out_28_s0 .INIT=1'b0;
DFFR \core/reg_out_27_s0  (
	.D(\core/n15124_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [27])
);
defparam \core/reg_out_27_s0 .INIT=1'b0;
DFFR \core/reg_out_26_s0  (
	.D(\core/n15125_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [26])
);
defparam \core/reg_out_26_s0 .INIT=1'b0;
DFFR \core/reg_out_25_s0  (
	.D(\core/n15126_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [25])
);
defparam \core/reg_out_25_s0 .INIT=1'b0;
DFFS \core/reg_out_24_s0  (
	.D(\core/n15127_11 ),
	.CLK(clk_in_d),
	.SET(n624_5),
	.Q(\core/reg_out [24])
);
defparam \core/reg_out_24_s0 .INIT=1'b1;
DFFR \core/reg_out_23_s0  (
	.D(\core/n15128_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [23])
);
defparam \core/reg_out_23_s0 .INIT=1'b0;
DFFR \core/reg_out_22_s0  (
	.D(\core/n15129_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [22])
);
defparam \core/reg_out_22_s0 .INIT=1'b0;
DFFR \core/reg_out_21_s0  (
	.D(\core/n15130_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [21])
);
defparam \core/reg_out_21_s0 .INIT=1'b0;
DFFR \core/reg_out_20_s0  (
	.D(\core/n15131_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [20])
);
defparam \core/reg_out_20_s0 .INIT=1'b0;
DFFR \core/reg_out_19_s0  (
	.D(\core/n15132_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [19])
);
defparam \core/reg_out_19_s0 .INIT=1'b0;
DFFR \core/reg_out_18_s0  (
	.D(\core/n15133_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [18])
);
defparam \core/reg_out_18_s0 .INIT=1'b0;
DFFR \core/reg_out_17_s0  (
	.D(\core/n15134_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [17])
);
defparam \core/reg_out_17_s0 .INIT=1'b0;
DFFR \core/reg_out_16_s0  (
	.D(\core/n15135_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [16])
);
defparam \core/reg_out_16_s0 .INIT=1'b0;
DFFR \core/reg_out_15_s0  (
	.D(\core/n15136_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [15])
);
defparam \core/reg_out_15_s0 .INIT=1'b0;
DFFS \core/reg_out_14_s0  (
	.D(\core/n15137_11 ),
	.CLK(clk_in_d),
	.SET(n624_5),
	.Q(\core/reg_out [14])
);
defparam \core/reg_out_14_s0 .INIT=1'b1;
DFFR \core/reg_out_13_s0  (
	.D(\core/n15138_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [13])
);
defparam \core/reg_out_13_s0 .INIT=1'b0;
DFFR \core/reg_out_12_s0  (
	.D(\core/n15139_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [12])
);
defparam \core/reg_out_12_s0 .INIT=1'b0;
DFFR \core/reg_out_11_s0  (
	.D(\core/n15140_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [11])
);
defparam \core/reg_out_11_s0 .INIT=1'b0;
DFFR \core/reg_out_10_s0  (
	.D(\core/n15141_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [10])
);
defparam \core/reg_out_10_s0 .INIT=1'b0;
DFFR \core/reg_out_9_s0  (
	.D(\core/n15142_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [9])
);
defparam \core/reg_out_9_s0 .INIT=1'b0;
DFFR \core/reg_out_8_s0  (
	.D(\core/n15143_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [8])
);
defparam \core/reg_out_8_s0 .INIT=1'b0;
DFFR \core/reg_out_7_s0  (
	.D(\core/n15144_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [7])
);
defparam \core/reg_out_7_s0 .INIT=1'b0;
DFFR \core/reg_out_6_s0  (
	.D(\core/n15145_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [6])
);
defparam \core/reg_out_6_s0 .INIT=1'b0;
DFFR \core/reg_out_5_s0  (
	.D(\core/n15146_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [5])
);
defparam \core/reg_out_5_s0 .INIT=1'b0;
DFFR \core/reg_out_4_s0  (
	.D(\core/n15147_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [4])
);
defparam \core/reg_out_4_s0 .INIT=1'b0;
DFFR \core/reg_out_3_s0  (
	.D(\core/n15148_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [3])
);
defparam \core/reg_out_3_s0 .INIT=1'b0;
DFFR \core/reg_out_2_s0  (
	.D(\core/n15149_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [2])
);
defparam \core/reg_out_2_s0 .INIT=1'b0;
DFFR \core/reg_out_1_s0  (
	.D(\core/n15150_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [1])
);
defparam \core/reg_out_1_s0 .INIT=1'b0;
DFFR \core/reg_out_0_s0  (
	.D(\core/n15151_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/reg_out [0])
);
defparam \core/reg_out_0_s0 .INIT=1'b0;
DFF \core/alu_out_q_31_s0  (
	.D(\core/alu_out [31]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [31])
);
defparam \core/alu_out_q_31_s0 .INIT=1'b0;
DFF \core/alu_out_q_30_s0  (
	.D(\core/alu_out [30]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [30])
);
defparam \core/alu_out_q_30_s0 .INIT=1'b0;
DFF \core/alu_out_q_29_s0  (
	.D(\core/alu_out [29]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [29])
);
defparam \core/alu_out_q_29_s0 .INIT=1'b0;
DFF \core/alu_out_q_28_s0  (
	.D(\core/alu_out [28]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [28])
);
defparam \core/alu_out_q_28_s0 .INIT=1'b0;
DFF \core/alu_out_q_27_s0  (
	.D(\core/alu_out [27]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [27])
);
defparam \core/alu_out_q_27_s0 .INIT=1'b0;
DFF \core/alu_out_q_26_s0  (
	.D(\core/alu_out [26]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [26])
);
defparam \core/alu_out_q_26_s0 .INIT=1'b0;
DFF \core/alu_out_q_25_s0  (
	.D(\core/alu_out [25]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [25])
);
defparam \core/alu_out_q_25_s0 .INIT=1'b0;
DFF \core/alu_out_q_24_s0  (
	.D(\core/alu_out [24]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [24])
);
defparam \core/alu_out_q_24_s0 .INIT=1'b0;
DFF \core/alu_out_q_23_s0  (
	.D(\core/alu_out [23]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [23])
);
defparam \core/alu_out_q_23_s0 .INIT=1'b0;
DFF \core/alu_out_q_22_s0  (
	.D(\core/alu_out [22]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [22])
);
defparam \core/alu_out_q_22_s0 .INIT=1'b0;
DFF \core/alu_out_q_21_s0  (
	.D(\core/alu_out [21]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [21])
);
defparam \core/alu_out_q_21_s0 .INIT=1'b0;
DFF \core/alu_out_q_20_s0  (
	.D(\core/alu_out [20]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [20])
);
defparam \core/alu_out_q_20_s0 .INIT=1'b0;
DFF \core/alu_out_q_19_s0  (
	.D(\core/alu_out [19]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [19])
);
defparam \core/alu_out_q_19_s0 .INIT=1'b0;
DFF \core/alu_out_q_18_s0  (
	.D(\core/alu_out [18]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [18])
);
defparam \core/alu_out_q_18_s0 .INIT=1'b0;
DFF \core/alu_out_q_17_s0  (
	.D(\core/alu_out [17]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [17])
);
defparam \core/alu_out_q_17_s0 .INIT=1'b0;
DFF \core/alu_out_q_16_s0  (
	.D(\core/alu_out [16]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [16])
);
defparam \core/alu_out_q_16_s0 .INIT=1'b0;
DFF \core/alu_out_q_15_s0  (
	.D(\core/alu_out [15]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [15])
);
defparam \core/alu_out_q_15_s0 .INIT=1'b0;
DFF \core/alu_out_q_14_s0  (
	.D(\core/alu_out [14]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [14])
);
defparam \core/alu_out_q_14_s0 .INIT=1'b0;
DFF \core/alu_out_q_13_s0  (
	.D(\core/alu_out [13]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [13])
);
defparam \core/alu_out_q_13_s0 .INIT=1'b0;
DFF \core/alu_out_q_12_s0  (
	.D(\core/alu_out [12]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [12])
);
defparam \core/alu_out_q_12_s0 .INIT=1'b0;
DFF \core/alu_out_q_11_s0  (
	.D(\core/alu_out [11]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [11])
);
defparam \core/alu_out_q_11_s0 .INIT=1'b0;
DFF \core/alu_out_q_10_s0  (
	.D(\core/alu_out [10]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [10])
);
defparam \core/alu_out_q_10_s0 .INIT=1'b0;
DFF \core/alu_out_q_9_s0  (
	.D(\core/alu_out [9]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [9])
);
defparam \core/alu_out_q_9_s0 .INIT=1'b0;
DFF \core/alu_out_q_8_s0  (
	.D(\core/alu_out [8]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [8])
);
defparam \core/alu_out_q_8_s0 .INIT=1'b0;
DFF \core/alu_out_q_7_s0  (
	.D(\core/alu_out [7]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [7])
);
defparam \core/alu_out_q_7_s0 .INIT=1'b0;
DFF \core/alu_out_q_6_s0  (
	.D(\core/alu_out [6]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [6])
);
defparam \core/alu_out_q_6_s0 .INIT=1'b0;
DFF \core/alu_out_q_5_s0  (
	.D(\core/alu_out [5]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [5])
);
defparam \core/alu_out_q_5_s0 .INIT=1'b0;
DFF \core/alu_out_q_4_s0  (
	.D(\core/alu_out [4]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [4])
);
defparam \core/alu_out_q_4_s0 .INIT=1'b0;
DFF \core/alu_out_q_3_s0  (
	.D(\core/alu_out [3]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [3])
);
defparam \core/alu_out_q_3_s0 .INIT=1'b0;
DFF \core/alu_out_q_2_s0  (
	.D(\core/alu_out [2]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [2])
);
defparam \core/alu_out_q_2_s0 .INIT=1'b0;
DFF \core/alu_out_q_1_s0  (
	.D(\core/alu_out [1]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [1])
);
defparam \core/alu_out_q_1_s0 .INIT=1'b0;
DFF \core/alu_out_q_0_s0  (
	.D(\core/alu_out [0]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [0])
);
defparam \core/alu_out_q_0_s0 .INIT=1'b0;
DFFSE \core/pcpi_timeout_counter_3_s0  (
	.D(\core/n12075_2 ),
	.CLK(clk_in_d),
	.CE(\core/n12072_7 ),
	.SET(\core/n12110_6 ),
	.Q(\core/pcpi_timeout_counter [3])
);
defparam \core/pcpi_timeout_counter_3_s0 .INIT=1'b1;
DFFSE \core/pcpi_timeout_counter_2_s0  (
	.D(\core/n12076_2 ),
	.CLK(clk_in_d),
	.CE(\core/n12072_7 ),
	.SET(\core/n12110_6 ),
	.Q(\core/pcpi_timeout_counter [2])
);
defparam \core/pcpi_timeout_counter_2_s0 .INIT=1'b1;
DFFSE \core/pcpi_timeout_counter_1_s0  (
	.D(\core/n12077_2 ),
	.CLK(clk_in_d),
	.CE(\core/n12072_7 ),
	.SET(\core/n12110_6 ),
	.Q(\core/pcpi_timeout_counter [1])
);
defparam \core/pcpi_timeout_counter_1_s0 .INIT=1'b1;
DFFR \core/pcpi_timeout_s0  (
	.D(\core/n11317_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/pcpi_timeout )
);
defparam \core/pcpi_timeout_s0 .INIT=1'b0;
DFFR \core/csr_cycle_31_s0  (
	.D(\core/n12116_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [31])
);
defparam \core/csr_cycle_31_s0 .INIT=1'b0;
DFFR \core/csr_cycle_30_s0  (
	.D(\core/n12117_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [30])
);
defparam \core/csr_cycle_30_s0 .INIT=1'b0;
DFFR \core/csr_cycle_29_s0  (
	.D(\core/n12118_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [29])
);
defparam \core/csr_cycle_29_s0 .INIT=1'b0;
DFFR \core/csr_cycle_28_s0  (
	.D(\core/n12119_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [28])
);
defparam \core/csr_cycle_28_s0 .INIT=1'b0;
DFFR \core/csr_cycle_27_s0  (
	.D(\core/n12120_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [27])
);
defparam \core/csr_cycle_27_s0 .INIT=1'b0;
DFFR \core/csr_cycle_26_s0  (
	.D(\core/n12121_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [26])
);
defparam \core/csr_cycle_26_s0 .INIT=1'b0;
DFFR \core/csr_cycle_25_s0  (
	.D(\core/n12122_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [25])
);
defparam \core/csr_cycle_25_s0 .INIT=1'b0;
DFFR \core/csr_cycle_24_s0  (
	.D(\core/n12123_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [24])
);
defparam \core/csr_cycle_24_s0 .INIT=1'b0;
DFFR \core/csr_cycle_23_s0  (
	.D(\core/n12124_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [23])
);
defparam \core/csr_cycle_23_s0 .INIT=1'b0;
DFFR \core/csr_cycle_22_s0  (
	.D(\core/n12125_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [22])
);
defparam \core/csr_cycle_22_s0 .INIT=1'b0;
DFFR \core/csr_cycle_21_s0  (
	.D(\core/n12126_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [21])
);
defparam \core/csr_cycle_21_s0 .INIT=1'b0;
DFFR \core/csr_cycle_20_s0  (
	.D(\core/n12127_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [20])
);
defparam \core/csr_cycle_20_s0 .INIT=1'b0;
DFFR \core/csr_cycle_19_s0  (
	.D(\core/n12128_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [19])
);
defparam \core/csr_cycle_19_s0 .INIT=1'b0;
DFFR \core/csr_cycle_18_s0  (
	.D(\core/n12129_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [18])
);
defparam \core/csr_cycle_18_s0 .INIT=1'b0;
DFFR \core/csr_cycle_17_s0  (
	.D(\core/n12130_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [17])
);
defparam \core/csr_cycle_17_s0 .INIT=1'b0;
DFFR \core/csr_cycle_16_s0  (
	.D(\core/n12131_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [16])
);
defparam \core/csr_cycle_16_s0 .INIT=1'b0;
DFFR \core/csr_cycle_15_s0  (
	.D(\core/n12132_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [15])
);
defparam \core/csr_cycle_15_s0 .INIT=1'b0;
DFFR \core/csr_cycle_14_s0  (
	.D(\core/n12133_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [14])
);
defparam \core/csr_cycle_14_s0 .INIT=1'b0;
DFFR \core/csr_cycle_13_s0  (
	.D(\core/n12134_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [13])
);
defparam \core/csr_cycle_13_s0 .INIT=1'b0;
DFFR \core/csr_cycle_12_s0  (
	.D(\core/n12135_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [12])
);
defparam \core/csr_cycle_12_s0 .INIT=1'b0;
DFFR \core/csr_cycle_11_s0  (
	.D(\core/n12136_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [11])
);
defparam \core/csr_cycle_11_s0 .INIT=1'b0;
DFFR \core/csr_cycle_10_s0  (
	.D(\core/n12137_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [10])
);
defparam \core/csr_cycle_10_s0 .INIT=1'b0;
DFFR \core/csr_cycle_9_s0  (
	.D(\core/n12138_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [9])
);
defparam \core/csr_cycle_9_s0 .INIT=1'b0;
DFFR \core/csr_cycle_8_s0  (
	.D(\core/n12139_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [8])
);
defparam \core/csr_cycle_8_s0 .INIT=1'b0;
DFFR \core/csr_cycle_7_s0  (
	.D(\core/n12140_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [7])
);
defparam \core/csr_cycle_7_s0 .INIT=1'b0;
DFFR \core/csr_cycle_6_s0  (
	.D(\core/n12141_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [6])
);
defparam \core/csr_cycle_6_s0 .INIT=1'b0;
DFFR \core/csr_cycle_5_s0  (
	.D(\core/n12142_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [5])
);
defparam \core/csr_cycle_5_s0 .INIT=1'b0;
DFFR \core/csr_cycle_4_s0  (
	.D(\core/n12143_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [4])
);
defparam \core/csr_cycle_4_s0 .INIT=1'b0;
DFFR \core/csr_cycle_3_s0  (
	.D(\core/n12144_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [3])
);
defparam \core/csr_cycle_3_s0 .INIT=1'b0;
DFFR \core/csr_cycle_2_s0  (
	.D(\core/n12145_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [2])
);
defparam \core/csr_cycle_2_s0 .INIT=1'b0;
DFFR \core/csr_cycle_1_s0  (
	.D(\core/n12146_1 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [1])
);
defparam \core/csr_cycle_1_s0 .INIT=1'b0;
DFFR \core/csr_cycle_0_s0  (
	.D(\core/n12147_5 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_cycle [0])
);
defparam \core/csr_cycle_0_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_31_s0  (
	.D(\core/n12214_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [31])
);
defparam \core/csr_cycleh_31_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_30_s0  (
	.D(\core/n12215_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [30])
);
defparam \core/csr_cycleh_30_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_29_s0  (
	.D(\core/n12216_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [29])
);
defparam \core/csr_cycleh_29_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_28_s0  (
	.D(\core/n12217_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [28])
);
defparam \core/csr_cycleh_28_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_27_s0  (
	.D(\core/n12218_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [27])
);
defparam \core/csr_cycleh_27_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_26_s0  (
	.D(\core/n12219_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [26])
);
defparam \core/csr_cycleh_26_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_25_s0  (
	.D(\core/n12220_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [25])
);
defparam \core/csr_cycleh_25_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_24_s0  (
	.D(\core/n12221_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [24])
);
defparam \core/csr_cycleh_24_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_23_s0  (
	.D(\core/n12222_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [23])
);
defparam \core/csr_cycleh_23_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_22_s0  (
	.D(\core/n12223_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [22])
);
defparam \core/csr_cycleh_22_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_21_s0  (
	.D(\core/n12224_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [21])
);
defparam \core/csr_cycleh_21_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_20_s0  (
	.D(\core/n12225_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [20])
);
defparam \core/csr_cycleh_20_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_19_s0  (
	.D(\core/n12226_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [19])
);
defparam \core/csr_cycleh_19_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_18_s0  (
	.D(\core/n12227_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [18])
);
defparam \core/csr_cycleh_18_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_17_s0  (
	.D(\core/n12228_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [17])
);
defparam \core/csr_cycleh_17_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_16_s0  (
	.D(\core/n12229_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [16])
);
defparam \core/csr_cycleh_16_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_15_s0  (
	.D(\core/n12230_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [15])
);
defparam \core/csr_cycleh_15_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_14_s0  (
	.D(\core/n12231_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [14])
);
defparam \core/csr_cycleh_14_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_13_s0  (
	.D(\core/n12232_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [13])
);
defparam \core/csr_cycleh_13_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_12_s0  (
	.D(\core/n12233_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [12])
);
defparam \core/csr_cycleh_12_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_11_s0  (
	.D(\core/n12234_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [11])
);
defparam \core/csr_cycleh_11_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_10_s0  (
	.D(\core/n12235_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [10])
);
defparam \core/csr_cycleh_10_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_9_s0  (
	.D(\core/n12236_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [9])
);
defparam \core/csr_cycleh_9_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_8_s0  (
	.D(\core/n12237_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [8])
);
defparam \core/csr_cycleh_8_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_7_s0  (
	.D(\core/n12238_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [7])
);
defparam \core/csr_cycleh_7_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_6_s0  (
	.D(\core/n12239_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [6])
);
defparam \core/csr_cycleh_6_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_5_s0  (
	.D(\core/n12240_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [5])
);
defparam \core/csr_cycleh_5_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_4_s0  (
	.D(\core/n12241_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [4])
);
defparam \core/csr_cycleh_4_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_3_s0  (
	.D(\core/n12242_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [3])
);
defparam \core/csr_cycleh_3_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_2_s0  (
	.D(\core/n12243_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [2])
);
defparam \core/csr_cycleh_2_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_1_s0  (
	.D(\core/n12244_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [1])
);
defparam \core/csr_cycleh_1_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_0_s0  (
	.D(\core/n12245_5 ),
	.CLK(clk_in_d),
	.CE(\core/n12212_3 ),
	.RESET(n624_5),
	.Q(\core/csr_cycleh [0])
);
defparam \core/csr_cycleh_0_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_31_s0  (
	.D(\core/n14982_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [31])
);
defparam \core/next_irq_pending_31_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_30_s0  (
	.D(\core/n14983_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [30])
);
defparam \core/next_irq_pending_30_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_29_s0  (
	.D(\core/n14984_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [29])
);
defparam \core/next_irq_pending_29_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_28_s0  (
	.D(\core/n14985_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [28])
);
defparam \core/next_irq_pending_28_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_27_s0  (
	.D(\core/n14986_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [27])
);
defparam \core/next_irq_pending_27_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_26_s0  (
	.D(\core/n14987_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [26])
);
defparam \core/next_irq_pending_26_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_25_s0  (
	.D(\core/n14988_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [25])
);
defparam \core/next_irq_pending_25_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_24_s0  (
	.D(\core/n14989_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [24])
);
defparam \core/next_irq_pending_24_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_23_s0  (
	.D(\core/n14990_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [23])
);
defparam \core/next_irq_pending_23_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_22_s0  (
	.D(\core/n14991_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [22])
);
defparam \core/next_irq_pending_22_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_21_s0  (
	.D(\core/n14992_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [21])
);
defparam \core/next_irq_pending_21_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_20_s0  (
	.D(\core/n14993_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [20])
);
defparam \core/next_irq_pending_20_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_19_s0  (
	.D(\core/n14994_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [19])
);
defparam \core/next_irq_pending_19_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_18_s0  (
	.D(\core/n14995_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [18])
);
defparam \core/next_irq_pending_18_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_17_s0  (
	.D(\core/n14996_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [17])
);
defparam \core/next_irq_pending_17_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_16_s0  (
	.D(\core/n14997_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [16])
);
defparam \core/next_irq_pending_16_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_15_s0  (
	.D(\core/n14998_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [15])
);
defparam \core/next_irq_pending_15_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_14_s0  (
	.D(\core/n14999_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [14])
);
defparam \core/next_irq_pending_14_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_13_s0  (
	.D(\core/n15000_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [13])
);
defparam \core/next_irq_pending_13_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_12_s0  (
	.D(\core/n15001_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [12])
);
defparam \core/next_irq_pending_12_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_11_s0  (
	.D(\core/n15002_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [11])
);
defparam \core/next_irq_pending_11_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_10_s0  (
	.D(\core/n15003_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [10])
);
defparam \core/next_irq_pending_10_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_9_s0  (
	.D(\core/n15004_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [9])
);
defparam \core/next_irq_pending_9_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_8_s0  (
	.D(\core/n15005_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [8])
);
defparam \core/next_irq_pending_8_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_7_s0  (
	.D(\core/n15006_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [7])
);
defparam \core/next_irq_pending_7_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_6_s0  (
	.D(\core/n15007_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [6])
);
defparam \core/next_irq_pending_6_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_4_s0  (
	.D(\core/n15009_7 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [4])
);
defparam \core/next_irq_pending_4_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_3_s0  (
	.D(\core/n15011_18 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [3])
);
defparam \core/next_irq_pending_3_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_1_s0  (
	.D(\core/n15014_22 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [1])
);
defparam \core/next_irq_pending_1_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_0_s0  (
	.D(\core/n15015_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/next_irq_pending [0])
);
defparam \core/next_irq_pending_0_s0 .INIT=1'b0;
DFF \core/decoder_trigger_s0  (
	.D(\core/n16058_12 ),
	.CLK(clk_in_d),
	.Q(\core/decoder_trigger )
);
defparam \core/decoder_trigger_s0 .INIT=1'b0;
DFFR \core/decoder_pseudo_trigger_s0  (
	.D(\core/n15559_12 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/decoder_pseudo_trigger )
);
defparam \core/decoder_pseudo_trigger_s0 .INIT=1'b0;
DFFR \core/do_waitirq_s0  (
	.D(\core/n15894_7 ),
	.CLK(clk_in_d),
	.RESET(\core/n15894_11 ),
	.Q(\core/do_waitirq )
);
defparam \core/do_waitirq_s0 .INIT=1'b0;
DFFRE \core/reg_pc_31_s0  (
	.D(\core/n12558_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [31])
);
defparam \core/reg_pc_31_s0 .INIT=1'b0;
DFFRE \core/reg_pc_30_s0  (
	.D(\core/n12560_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [30])
);
defparam \core/reg_pc_30_s0 .INIT=1'b0;
DFFRE \core/reg_pc_29_s0  (
	.D(\core/n12562_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [29])
);
defparam \core/reg_pc_29_s0 .INIT=1'b0;
DFFSE \core/reg_pc_28_s0  (
	.D(\core/n12564_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n624_5),
	.Q(\core/reg_pc [28])
);
defparam \core/reg_pc_28_s0 .INIT=1'b1;
DFFRE \core/reg_pc_27_s0  (
	.D(\core/n12566_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [27])
);
defparam \core/reg_pc_27_s0 .INIT=1'b0;
DFFRE \core/reg_pc_26_s0  (
	.D(\core/n12568_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [26])
);
defparam \core/reg_pc_26_s0 .INIT=1'b0;
DFFRE \core/reg_pc_25_s0  (
	.D(\core/n12570_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [25])
);
defparam \core/reg_pc_25_s0 .INIT=1'b0;
DFFRE \core/reg_pc_24_s0  (
	.D(\core/n12572_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [24])
);
defparam \core/reg_pc_24_s0 .INIT=1'b0;
DFFRE \core/reg_pc_23_s0  (
	.D(\core/n12574_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [23])
);
defparam \core/reg_pc_23_s0 .INIT=1'b0;
DFFSE \core/reg_pc_22_s0  (
	.D(\core/n12576_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n624_5),
	.Q(\core/reg_pc [22])
);
defparam \core/reg_pc_22_s0 .INIT=1'b1;
DFFRE \core/reg_pc_21_s0  (
	.D(\core/n12578_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [21])
);
defparam \core/reg_pc_21_s0 .INIT=1'b0;
DFFRE \core/reg_pc_20_s0  (
	.D(\core/n12580_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [20])
);
defparam \core/reg_pc_20_s0 .INIT=1'b0;
DFFRE \core/reg_pc_19_s0  (
	.D(\core/n12582_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [19])
);
defparam \core/reg_pc_19_s0 .INIT=1'b0;
DFFRE \core/reg_pc_18_s0  (
	.D(\core/n12584_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [18])
);
defparam \core/reg_pc_18_s0 .INIT=1'b0;
DFFRE \core/reg_pc_17_s0  (
	.D(\core/n12586_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [17])
);
defparam \core/reg_pc_17_s0 .INIT=1'b0;
DFFRE \core/reg_pc_16_s0  (
	.D(\core/n12588_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [16])
);
defparam \core/reg_pc_16_s0 .INIT=1'b0;
DFFRE \core/reg_pc_15_s0  (
	.D(\core/n12590_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [15])
);
defparam \core/reg_pc_15_s0 .INIT=1'b0;
DFFRE \core/reg_pc_14_s0  (
	.D(\core/n12592_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [14])
);
defparam \core/reg_pc_14_s0 .INIT=1'b0;
DFFRE \core/reg_pc_13_s0  (
	.D(\core/n12594_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [13])
);
defparam \core/reg_pc_13_s0 .INIT=1'b0;
DFFRE \core/reg_pc_12_s0  (
	.D(\core/n12596_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [12])
);
defparam \core/reg_pc_12_s0 .INIT=1'b0;
DFFRE \core/reg_pc_11_s0  (
	.D(\core/n12598_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [11])
);
defparam \core/reg_pc_11_s0 .INIT=1'b0;
DFFRE \core/reg_pc_10_s0  (
	.D(\core/n12600_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [10])
);
defparam \core/reg_pc_10_s0 .INIT=1'b0;
DFFRE \core/reg_pc_9_s0  (
	.D(\core/n12602_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [9])
);
defparam \core/reg_pc_9_s0 .INIT=1'b0;
DFFRE \core/reg_pc_8_s0  (
	.D(\core/n12604_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [8])
);
defparam \core/reg_pc_8_s0 .INIT=1'b0;
DFFRE \core/reg_pc_7_s0  (
	.D(\core/n12606_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [7])
);
defparam \core/reg_pc_7_s0 .INIT=1'b0;
DFFRE \core/reg_pc_6_s0  (
	.D(\core/n12608_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [6])
);
defparam \core/reg_pc_6_s0 .INIT=1'b0;
DFFRE \core/reg_pc_5_s0  (
	.D(\core/n12610_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [5])
);
defparam \core/reg_pc_5_s0 .INIT=1'b0;
DFFRE \core/reg_pc_4_s0  (
	.D(\core/n12612_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [4])
);
defparam \core/reg_pc_4_s0 .INIT=1'b0;
DFFRE \core/reg_pc_3_s0  (
	.D(\core/n12614_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [3])
);
defparam \core/reg_pc_3_s0 .INIT=1'b0;
DFFRE \core/reg_pc_2_s0  (
	.D(\core/n12616_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [2])
);
defparam \core/reg_pc_2_s0 .INIT=1'b0;
DFFRE \core/reg_pc_1_s0  (
	.D(\core/n12618_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [1])
);
defparam \core/reg_pc_1_s0 .INIT=1'b0;
DFFRE \core/reg_pc_0_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_pc [0])
);
defparam \core/reg_pc_0_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_31_s0  (
	.D(\core/n13359_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [31])
);
defparam \core/reg_next_pc_31_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_30_s0  (
	.D(\core/n13360_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [30])
);
defparam \core/reg_next_pc_30_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_29_s0  (
	.D(\core/n13361_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [29])
);
defparam \core/reg_next_pc_29_s0 .INIT=1'b0;
DFFSE \core/reg_next_pc_28_s0  (
	.D(\core/n13362_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n624_5),
	.Q(\core/reg_next_pc [28])
);
defparam \core/reg_next_pc_28_s0 .INIT=1'b1;
DFFRE \core/reg_next_pc_27_s0  (
	.D(\core/n13363_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [27])
);
defparam \core/reg_next_pc_27_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_26_s0  (
	.D(\core/n13364_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [26])
);
defparam \core/reg_next_pc_26_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_25_s0  (
	.D(\core/n13365_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [25])
);
defparam \core/reg_next_pc_25_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_24_s0  (
	.D(\core/n13366_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [24])
);
defparam \core/reg_next_pc_24_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_23_s0  (
	.D(\core/n13367_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [23])
);
defparam \core/reg_next_pc_23_s0 .INIT=1'b0;
DFFSE \core/reg_next_pc_22_s0  (
	.D(\core/n13368_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n624_5),
	.Q(\core/reg_next_pc [22])
);
defparam \core/reg_next_pc_22_s0 .INIT=1'b1;
DFFRE \core/reg_next_pc_21_s0  (
	.D(\core/n13369_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [21])
);
defparam \core/reg_next_pc_21_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_20_s0  (
	.D(\core/n13370_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [20])
);
defparam \core/reg_next_pc_20_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_19_s0  (
	.D(\core/n13371_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [19])
);
defparam \core/reg_next_pc_19_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_18_s0  (
	.D(\core/n13372_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [18])
);
defparam \core/reg_next_pc_18_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_17_s0  (
	.D(\core/n13373_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [17])
);
defparam \core/reg_next_pc_17_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_16_s0  (
	.D(\core/n13374_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [16])
);
defparam \core/reg_next_pc_16_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_15_s0  (
	.D(\core/n13375_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [15])
);
defparam \core/reg_next_pc_15_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_14_s0  (
	.D(\core/n13376_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [14])
);
defparam \core/reg_next_pc_14_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_13_s0  (
	.D(\core/n13377_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [13])
);
defparam \core/reg_next_pc_13_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_12_s0  (
	.D(\core/n13378_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [12])
);
defparam \core/reg_next_pc_12_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_11_s0  (
	.D(\core/n13379_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [11])
);
defparam \core/reg_next_pc_11_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_10_s0  (
	.D(\core/n13380_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [10])
);
defparam \core/reg_next_pc_10_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_9_s0  (
	.D(\core/n13381_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [9])
);
defparam \core/reg_next_pc_9_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_8_s0  (
	.D(\core/n13382_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [8])
);
defparam \core/reg_next_pc_8_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_7_s0  (
	.D(\core/n13383_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [7])
);
defparam \core/reg_next_pc_7_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_6_s0  (
	.D(\core/n13384_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [6])
);
defparam \core/reg_next_pc_6_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_5_s0  (
	.D(\core/n13385_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [5])
);
defparam \core/reg_next_pc_5_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_4_s0  (
	.D(\core/n13386_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [4])
);
defparam \core/reg_next_pc_4_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_3_s0  (
	.D(\core/n13387_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [3])
);
defparam \core/reg_next_pc_3_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_2_s0  (
	.D(\core/n13388_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [2])
);
defparam \core/reg_next_pc_2_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_1_s0  (
	.D(\core/n13389_4 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n624_5),
	.Q(\core/reg_next_pc [1])
);
defparam \core/reg_next_pc_1_s0 .INIT=1'b0;
DFFRE \core/csr_instret_31_s0  (
	.D(\core/n12798_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [31])
);
defparam \core/csr_instret_31_s0 .INIT=1'b0;
DFFRE \core/csr_instret_30_s0  (
	.D(\core/n12799_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [30])
);
defparam \core/csr_instret_30_s0 .INIT=1'b0;
DFFRE \core/csr_instret_29_s0  (
	.D(\core/n12800_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [29])
);
defparam \core/csr_instret_29_s0 .INIT=1'b0;
DFFRE \core/csr_instret_28_s0  (
	.D(\core/n12801_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [28])
);
defparam \core/csr_instret_28_s0 .INIT=1'b0;
DFFRE \core/csr_instret_27_s0  (
	.D(\core/n12802_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [27])
);
defparam \core/csr_instret_27_s0 .INIT=1'b0;
DFFRE \core/csr_instret_26_s0  (
	.D(\core/n12803_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [26])
);
defparam \core/csr_instret_26_s0 .INIT=1'b0;
DFFRE \core/csr_instret_25_s0  (
	.D(\core/n12804_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [25])
);
defparam \core/csr_instret_25_s0 .INIT=1'b0;
DFFRE \core/csr_instret_24_s0  (
	.D(\core/n12805_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [24])
);
defparam \core/csr_instret_24_s0 .INIT=1'b0;
DFFRE \core/csr_instret_23_s0  (
	.D(\core/n12806_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [23])
);
defparam \core/csr_instret_23_s0 .INIT=1'b0;
DFFRE \core/csr_instret_22_s0  (
	.D(\core/n12807_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [22])
);
defparam \core/csr_instret_22_s0 .INIT=1'b0;
DFFRE \core/csr_instret_21_s0  (
	.D(\core/n12808_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [21])
);
defparam \core/csr_instret_21_s0 .INIT=1'b0;
DFFRE \core/csr_instret_20_s0  (
	.D(\core/n12809_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [20])
);
defparam \core/csr_instret_20_s0 .INIT=1'b0;
DFFRE \core/csr_instret_19_s0  (
	.D(\core/n12810_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [19])
);
defparam \core/csr_instret_19_s0 .INIT=1'b0;
DFFRE \core/csr_instret_18_s0  (
	.D(\core/n12811_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [18])
);
defparam \core/csr_instret_18_s0 .INIT=1'b0;
DFFRE \core/csr_instret_17_s0  (
	.D(\core/n12812_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [17])
);
defparam \core/csr_instret_17_s0 .INIT=1'b0;
DFFRE \core/csr_instret_16_s0  (
	.D(\core/n12813_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [16])
);
defparam \core/csr_instret_16_s0 .INIT=1'b0;
DFFRE \core/csr_instret_15_s0  (
	.D(\core/n12814_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [15])
);
defparam \core/csr_instret_15_s0 .INIT=1'b0;
DFFRE \core/csr_instret_14_s0  (
	.D(\core/n12815_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [14])
);
defparam \core/csr_instret_14_s0 .INIT=1'b0;
DFFRE \core/csr_instret_13_s0  (
	.D(\core/n12816_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [13])
);
defparam \core/csr_instret_13_s0 .INIT=1'b0;
DFFRE \core/csr_instret_12_s0  (
	.D(\core/n12817_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [12])
);
defparam \core/csr_instret_12_s0 .INIT=1'b0;
DFFRE \core/csr_instret_11_s0  (
	.D(\core/n12818_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [11])
);
defparam \core/csr_instret_11_s0 .INIT=1'b0;
DFFRE \core/csr_instret_10_s0  (
	.D(\core/n12819_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [10])
);
defparam \core/csr_instret_10_s0 .INIT=1'b0;
DFFRE \core/csr_instret_9_s0  (
	.D(\core/n12820_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [9])
);
defparam \core/csr_instret_9_s0 .INIT=1'b0;
DFFRE \core/csr_instret_8_s0  (
	.D(\core/n12821_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [8])
);
defparam \core/csr_instret_8_s0 .INIT=1'b0;
DFFRE \core/csr_instret_7_s0  (
	.D(\core/n12822_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [7])
);
defparam \core/csr_instret_7_s0 .INIT=1'b0;
DFFRE \core/csr_instret_6_s0  (
	.D(\core/n12823_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [6])
);
defparam \core/csr_instret_6_s0 .INIT=1'b0;
DFFRE \core/csr_instret_5_s0  (
	.D(\core/n12824_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [5])
);
defparam \core/csr_instret_5_s0 .INIT=1'b0;
DFFRE \core/csr_instret_4_s0  (
	.D(\core/n12825_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [4])
);
defparam \core/csr_instret_4_s0 .INIT=1'b0;
DFFRE \core/csr_instret_3_s0  (
	.D(\core/n12826_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [3])
);
defparam \core/csr_instret_3_s0 .INIT=1'b0;
DFFRE \core/csr_instret_2_s0  (
	.D(\core/n12827_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [2])
);
defparam \core/csr_instret_2_s0 .INIT=1'b0;
DFFRE \core/csr_instret_1_s0  (
	.D(\core/n12828_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [1])
);
defparam \core/csr_instret_1_s0 .INIT=1'b0;
DFFRE \core/csr_instret_0_s0  (
	.D(\core/n12829_5 ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/csr_instret [0])
);
defparam \core/csr_instret_0_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_31_s0  (
	.D(\core/n12864_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [31])
);
defparam \core/csr_instreth_31_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_30_s0  (
	.D(\core/n12865_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [30])
);
defparam \core/csr_instreth_30_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_29_s0  (
	.D(\core/n12866_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [29])
);
defparam \core/csr_instreth_29_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_28_s0  (
	.D(\core/n12867_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [28])
);
defparam \core/csr_instreth_28_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_27_s0  (
	.D(\core/n12868_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [27])
);
defparam \core/csr_instreth_27_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_26_s0  (
	.D(\core/n12869_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [26])
);
defparam \core/csr_instreth_26_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_25_s0  (
	.D(\core/n12870_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [25])
);
defparam \core/csr_instreth_25_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_24_s0  (
	.D(\core/n12871_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [24])
);
defparam \core/csr_instreth_24_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_23_s0  (
	.D(\core/n12872_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [23])
);
defparam \core/csr_instreth_23_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_22_s0  (
	.D(\core/n12873_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [22])
);
defparam \core/csr_instreth_22_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_21_s0  (
	.D(\core/n12874_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [21])
);
defparam \core/csr_instreth_21_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_20_s0  (
	.D(\core/n12875_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [20])
);
defparam \core/csr_instreth_20_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_19_s0  (
	.D(\core/n12876_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [19])
);
defparam \core/csr_instreth_19_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_18_s0  (
	.D(\core/n12877_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [18])
);
defparam \core/csr_instreth_18_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_17_s0  (
	.D(\core/n12878_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [17])
);
defparam \core/csr_instreth_17_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_16_s0  (
	.D(\core/n12879_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [16])
);
defparam \core/csr_instreth_16_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_15_s0  (
	.D(\core/n12880_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [15])
);
defparam \core/csr_instreth_15_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_14_s0  (
	.D(\core/n12881_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [14])
);
defparam \core/csr_instreth_14_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_13_s0  (
	.D(\core/n12882_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [13])
);
defparam \core/csr_instreth_13_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_12_s0  (
	.D(\core/n12883_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [12])
);
defparam \core/csr_instreth_12_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_11_s0  (
	.D(\core/n12884_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [11])
);
defparam \core/csr_instreth_11_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_10_s0  (
	.D(\core/n12885_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [10])
);
defparam \core/csr_instreth_10_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_9_s0  (
	.D(\core/n12886_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [9])
);
defparam \core/csr_instreth_9_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_8_s0  (
	.D(\core/n12887_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [8])
);
defparam \core/csr_instreth_8_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_7_s0  (
	.D(\core/n12888_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [7])
);
defparam \core/csr_instreth_7_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_6_s0  (
	.D(\core/n12889_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [6])
);
defparam \core/csr_instreth_6_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_5_s0  (
	.D(\core/n12890_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [5])
);
defparam \core/csr_instreth_5_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_4_s0  (
	.D(\core/n12891_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [4])
);
defparam \core/csr_instreth_4_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_3_s0  (
	.D(\core/n12892_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [3])
);
defparam \core/csr_instreth_3_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_2_s0  (
	.D(\core/n12893_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [2])
);
defparam \core/csr_instreth_2_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_1_s0  (
	.D(\core/n12894_1 ),
	.CLK(clk_in_d),
	.CE(\core/n22919_15 ),
	.RESET(n624_5),
	.Q(\core/csr_instreth [1])
);
defparam \core/csr_instreth_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_valid_s0  (
	.D(\core/n13920_7 ),
	.CLK(clk_in_d),
	.CE(\core/n23081_3 ),
	.RESET(n624_5),
	.Q(\core/pcpi_valid )
);
defparam \core/pcpi_valid_s0 .INIT=1'b0;
DFFRE \core/irq_delay_s0  (
	.D(\core/irq_active ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/irq_delay )
);
defparam \core/irq_delay_s0 .INIT=1'b0;
DFFSE \core/irq_mask_31_s0  (
	.D(\core/cpuregs_rs1 [31]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [31])
);
defparam \core/irq_mask_31_s0 .INIT=1'b1;
DFFSE \core/irq_mask_30_s0  (
	.D(\core/cpuregs_rs1 [30]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [30])
);
defparam \core/irq_mask_30_s0 .INIT=1'b1;
DFFSE \core/irq_mask_29_s0  (
	.D(\core/cpuregs_rs1 [29]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [29])
);
defparam \core/irq_mask_29_s0 .INIT=1'b1;
DFFSE \core/irq_mask_28_s0  (
	.D(\core/cpuregs_rs1 [28]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [28])
);
defparam \core/irq_mask_28_s0 .INIT=1'b1;
DFFSE \core/irq_mask_27_s0  (
	.D(\core/cpuregs_rs1 [27]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [27])
);
defparam \core/irq_mask_27_s0 .INIT=1'b1;
DFFSE \core/irq_mask_26_s0  (
	.D(\core/cpuregs_rs1 [26]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [26])
);
defparam \core/irq_mask_26_s0 .INIT=1'b1;
DFFSE \core/irq_mask_25_s0  (
	.D(\core/cpuregs_rs1 [25]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [25])
);
defparam \core/irq_mask_25_s0 .INIT=1'b1;
DFFSE \core/irq_mask_24_s0  (
	.D(\core/cpuregs_rs1 [24]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [24])
);
defparam \core/irq_mask_24_s0 .INIT=1'b1;
DFFSE \core/irq_mask_23_s0  (
	.D(\core/cpuregs_rs1 [23]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [23])
);
defparam \core/irq_mask_23_s0 .INIT=1'b1;
DFFSE \core/irq_mask_22_s0  (
	.D(\core/cpuregs_rs1 [22]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [22])
);
defparam \core/irq_mask_22_s0 .INIT=1'b1;
DFFSE \core/irq_mask_21_s0  (
	.D(\core/cpuregs_rs1 [21]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [21])
);
defparam \core/irq_mask_21_s0 .INIT=1'b1;
DFFSE \core/irq_mask_20_s0  (
	.D(\core/cpuregs_rs1 [20]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [20])
);
defparam \core/irq_mask_20_s0 .INIT=1'b1;
DFFSE \core/irq_mask_19_s0  (
	.D(\core/cpuregs_rs1 [19]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [19])
);
defparam \core/irq_mask_19_s0 .INIT=1'b1;
DFFSE \core/irq_mask_18_s0  (
	.D(\core/cpuregs_rs1 [18]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [18])
);
defparam \core/irq_mask_18_s0 .INIT=1'b1;
DFFSE \core/irq_mask_17_s0  (
	.D(\core/cpuregs_rs1 [17]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [17])
);
defparam \core/irq_mask_17_s0 .INIT=1'b1;
DFFSE \core/irq_mask_16_s0  (
	.D(\core/cpuregs_rs1 [16]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [16])
);
defparam \core/irq_mask_16_s0 .INIT=1'b1;
DFFSE \core/irq_mask_15_s0  (
	.D(\core/cpuregs_rs1 [15]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [15])
);
defparam \core/irq_mask_15_s0 .INIT=1'b1;
DFFSE \core/irq_mask_14_s0  (
	.D(\core/cpuregs_rs1 [14]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [14])
);
defparam \core/irq_mask_14_s0 .INIT=1'b1;
DFFSE \core/irq_mask_13_s0  (
	.D(\core/cpuregs_rs1 [13]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [13])
);
defparam \core/irq_mask_13_s0 .INIT=1'b1;
DFFSE \core/irq_mask_12_s0  (
	.D(\core/cpuregs_rs1 [12]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [12])
);
defparam \core/irq_mask_12_s0 .INIT=1'b1;
DFFSE \core/irq_mask_11_s0  (
	.D(\core/cpuregs_rs1 [11]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [11])
);
defparam \core/irq_mask_11_s0 .INIT=1'b1;
DFFSE \core/irq_mask_10_s0  (
	.D(\core/cpuregs_rs1 [10]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [10])
);
defparam \core/irq_mask_10_s0 .INIT=1'b1;
DFFSE \core/irq_mask_9_s0  (
	.D(\core/cpuregs_rs1 [9]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [9])
);
defparam \core/irq_mask_9_s0 .INIT=1'b1;
DFFSE \core/irq_mask_8_s0  (
	.D(\core/cpuregs_rs1 [8]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [8])
);
defparam \core/irq_mask_8_s0 .INIT=1'b1;
DFFSE \core/irq_mask_7_s0  (
	.D(\core/cpuregs_rs1 [7]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [7])
);
defparam \core/irq_mask_7_s0 .INIT=1'b1;
DFFSE \core/irq_mask_6_s0  (
	.D(\core/cpuregs_rs1 [6]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [6])
);
defparam \core/irq_mask_6_s0 .INIT=1'b1;
DFFSE \core/irq_mask_5_s0  (
	.D(\core/cpuregs_rs1 [5]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [5])
);
defparam \core/irq_mask_5_s0 .INIT=1'b1;
DFFSE \core/irq_mask_3_s0  (
	.D(\core/cpuregs_rs1 [3]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [3])
);
defparam \core/irq_mask_3_s0 .INIT=1'b1;
DFFSE \core/irq_mask_2_s0  (
	.D(\core/cpuregs_rs1 [2]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [2])
);
defparam \core/irq_mask_2_s0 .INIT=1'b1;
DFFSE \core/irq_mask_0_s0  (
	.D(\core/cpuregs_rs1 [0]),
	.CLK(clk_in_d),
	.CE(\core/n23019_3 ),
	.SET(n624_5),
	.Q(\core/irq_mask [0])
);
defparam \core/irq_mask_0_s0 .INIT=1'b1;
DFFRE \core/dbg_delay_s0  (
	.D(\core/dbg_active ),
	.CLK(clk_in_d),
	.CE(\core/n22885_9 ),
	.RESET(n624_5),
	.Q(\core/dbg_delay )
);
defparam \core/dbg_delay_s0 .INIT=1'b0;
DFFS \core/cpu_state.cpu_state_trap_s0  (
	.D(\core/n15837_5 ),
	.CLK(clk_in_d),
	.SET(\core/n23285_3 ),
	.Q(\core/cpu_state.cpu_state_trap )
);
defparam \core/cpu_state.cpu_state_trap_s0 .INIT=1'b1;
DFFR \core/cpu_state.cpu_state_fetch_s0  (
	.D(\core/n15838_5 ),
	.CLK(clk_in_d),
	.RESET(\core/n23285_3 ),
	.Q(\core/cpu_state.cpu_state_fetch )
);
defparam \core/cpu_state.cpu_state_fetch_s0 .INIT=1'b0;
DFFE \core/mem_wordsize_1_s0  (
	.D(\core/n14943_13 ),
	.CLK(clk_in_d),
	.CE(\core/mem_wordsize_1_10 ),
	.Q(\core/mem_wordsize [1])
);
defparam \core/mem_wordsize_1_s0 .INIT=1'b0;
DFFE \core/mem_wordsize_0_s0  (
	.D(\core/n14945_13 ),
	.CLK(clk_in_d),
	.CE(\core/mem_wordsize_1_10 ),
	.Q(\core/mem_wordsize [0])
);
defparam \core/mem_wordsize_0_s0 .INIT=1'b0;
DFFE \core/latched_compr_s0  (
	.D(\core/compressed_instr ),
	.CLK(clk_in_d),
	.CE(\core/latched_compr_8 ),
	.Q(\core/latched_compr )
);
defparam \core/latched_compr_s0 .INIT=1'b0;
DFFE \core/latched_csr_11_s0  (
	.D(\core/decoded_csr [11]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [11])
);
defparam \core/latched_csr_11_s0 .INIT=1'b0;
DFFE \core/latched_csr_10_s0  (
	.D(\core/decoded_csr [10]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [10])
);
defparam \core/latched_csr_10_s0 .INIT=1'b0;
DFFE \core/latched_csr_9_s0  (
	.D(\core/decoded_csr [9]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [9])
);
defparam \core/latched_csr_9_s0 .INIT=1'b0;
DFFE \core/latched_csr_8_s0  (
	.D(\core/decoded_csr [8]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [8])
);
defparam \core/latched_csr_8_s0 .INIT=1'b0;
DFFE \core/latched_csr_7_s0  (
	.D(\core/decoded_csr [7]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [7])
);
defparam \core/latched_csr_7_s0 .INIT=1'b0;
DFFE \core/latched_csr_6_s0  (
	.D(\core/decoded_csr [6]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [6])
);
defparam \core/latched_csr_6_s0 .INIT=1'b0;
DFFE \core/latched_csr_5_s0  (
	.D(\core/decoded_csr [5]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [5])
);
defparam \core/latched_csr_5_s0 .INIT=1'b0;
DFFE \core/latched_csr_4_s0  (
	.D(\core/decoded_csr [4]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [4])
);
defparam \core/latched_csr_4_s0 .INIT=1'b0;
DFFE \core/latched_csr_3_s0  (
	.D(\core/decoded_csr [3]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [3])
);
defparam \core/latched_csr_3_s0 .INIT=1'b0;
DFFE \core/latched_csr_2_s0  (
	.D(\core/decoded_csr [2]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [2])
);
defparam \core/latched_csr_2_s0 .INIT=1'b0;
DFFE \core/latched_csr_1_s0  (
	.D(\core/decoded_csr [1]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [1])
);
defparam \core/latched_csr_1_s0 .INIT=1'b0;
DFFE \core/latched_csr_0_s0  (
	.D(\core/decoded_csr [0]),
	.CLK(clk_in_d),
	.CE(\core/n23109_5 ),
	.Q(\core/latched_csr [0])
);
defparam \core/latched_csr_0_s0 .INIT=1'b0;
DFFRE \core/mem_do_prefetch_s0  (
	.D(\core/n12965_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_do_prefetch_12 ),
	.RESET(\core/n16146_5 ),
	.Q(\core/mem_do_prefetch )
);
defparam \core/mem_do_prefetch_s0 .INIT=1'b0;
DFFE \core/reg_op1_31_s0  (
	.D(\core/n15229_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [31])
);
defparam \core/reg_op1_31_s0 .INIT=1'b0;
DFFE \core/reg_op1_30_s0  (
	.D(\core/n15231_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [30])
);
defparam \core/reg_op1_30_s0 .INIT=1'b0;
DFFE \core/reg_op1_29_s0  (
	.D(\core/n15233_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [29])
);
defparam \core/reg_op1_29_s0 .INIT=1'b0;
DFFE \core/reg_op1_28_s0  (
	.D(\core/n15235_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [28])
);
defparam \core/reg_op1_28_s0 .INIT=1'b0;
DFFE \core/reg_op1_27_s0  (
	.D(\core/n15237_23 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [27])
);
defparam \core/reg_op1_27_s0 .INIT=1'b0;
DFFE \core/reg_op1_26_s0  (
	.D(\core/n15239_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [26])
);
defparam \core/reg_op1_26_s0 .INIT=1'b0;
DFFE \core/reg_op1_25_s0  (
	.D(\core/n15241_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [25])
);
defparam \core/reg_op1_25_s0 .INIT=1'b0;
DFFE \core/reg_op1_24_s0  (
	.D(\core/n15243_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [24])
);
defparam \core/reg_op1_24_s0 .INIT=1'b0;
DFFE \core/reg_op1_23_s0  (
	.D(\core/n15245_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [23])
);
defparam \core/reg_op1_23_s0 .INIT=1'b0;
DFFE \core/reg_op1_22_s0  (
	.D(\core/n15247_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [22])
);
defparam \core/reg_op1_22_s0 .INIT=1'b0;
DFFE \core/reg_op1_21_s0  (
	.D(\core/n15249_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [21])
);
defparam \core/reg_op1_21_s0 .INIT=1'b0;
DFFE \core/reg_op1_20_s0  (
	.D(\core/n15251_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [20])
);
defparam \core/reg_op1_20_s0 .INIT=1'b0;
DFFE \core/reg_op1_19_s0  (
	.D(\core/n15253_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [19])
);
defparam \core/reg_op1_19_s0 .INIT=1'b0;
DFFE \core/reg_op1_18_s0  (
	.D(\core/n15255_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [18])
);
defparam \core/reg_op1_18_s0 .INIT=1'b0;
DFFE \core/reg_op1_17_s0  (
	.D(\core/n15257_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [17])
);
defparam \core/reg_op1_17_s0 .INIT=1'b0;
DFFE \core/reg_op1_16_s0  (
	.D(\core/n15259_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [16])
);
defparam \core/reg_op1_16_s0 .INIT=1'b0;
DFFE \core/reg_op1_15_s0  (
	.D(\core/n15261_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [15])
);
defparam \core/reg_op1_15_s0 .INIT=1'b0;
DFFE \core/reg_op1_14_s0  (
	.D(\core/n15263_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [14])
);
defparam \core/reg_op1_14_s0 .INIT=1'b0;
DFFE \core/reg_op1_13_s0  (
	.D(\core/n15265_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [13])
);
defparam \core/reg_op1_13_s0 .INIT=1'b0;
DFFE \core/reg_op1_12_s0  (
	.D(\core/n15267_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [12])
);
defparam \core/reg_op1_12_s0 .INIT=1'b0;
DFFE \core/reg_op1_11_s0  (
	.D(\core/n15269_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [11])
);
defparam \core/reg_op1_11_s0 .INIT=1'b0;
DFFE \core/reg_op1_10_s0  (
	.D(\core/n15271_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [10])
);
defparam \core/reg_op1_10_s0 .INIT=1'b0;
DFFE \core/reg_op1_9_s0  (
	.D(\core/n15273_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [9])
);
defparam \core/reg_op1_9_s0 .INIT=1'b0;
DFFE \core/reg_op1_8_s0  (
	.D(\core/n15275_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [8])
);
defparam \core/reg_op1_8_s0 .INIT=1'b0;
DFFE \core/reg_op1_7_s0  (
	.D(\core/n15277_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [7])
);
defparam \core/reg_op1_7_s0 .INIT=1'b0;
DFFE \core/reg_op1_6_s0  (
	.D(\core/n15279_19 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [6])
);
defparam \core/reg_op1_6_s0 .INIT=1'b0;
DFFE \core/reg_op1_5_s0  (
	.D(\core/n15281_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [5])
);
defparam \core/reg_op1_5_s0 .INIT=1'b0;
DFFE \core/reg_op1_4_s0  (
	.D(\core/n15283_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [4])
);
defparam \core/reg_op1_4_s0 .INIT=1'b0;
DFFE \core/reg_op1_3_s0  (
	.D(\core/n15285_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [3])
);
defparam \core/reg_op1_3_s0 .INIT=1'b0;
DFFE \core/reg_op1_2_s0  (
	.D(\core/n15287_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [2])
);
defparam \core/reg_op1_2_s0 .INIT=1'b0;
DFFE \core/reg_op1_1_s0  (
	.D(\core/n15289_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [1])
);
defparam \core/reg_op1_1_s0 .INIT=1'b0;
DFFE \core/reg_op1_0_s0  (
	.D(\core/n15291_13 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [0])
);
defparam \core/reg_op1_0_s0 .INIT=1'b0;
DFFE \core/reg_op2_31_s0  (
	.D(\core/n15293_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [31])
);
defparam \core/reg_op2_31_s0 .INIT=1'b0;
DFFE \core/reg_op2_30_s0  (
	.D(\core/n15295_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [30])
);
defparam \core/reg_op2_30_s0 .INIT=1'b0;
DFFE \core/reg_op2_29_s0  (
	.D(\core/n15297_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [29])
);
defparam \core/reg_op2_29_s0 .INIT=1'b0;
DFFE \core/reg_op2_28_s0  (
	.D(\core/n15299_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [28])
);
defparam \core/reg_op2_28_s0 .INIT=1'b0;
DFFE \core/reg_op2_27_s0  (
	.D(\core/n15301_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [27])
);
defparam \core/reg_op2_27_s0 .INIT=1'b0;
DFFE \core/reg_op2_26_s0  (
	.D(\core/n15303_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [26])
);
defparam \core/reg_op2_26_s0 .INIT=1'b0;
DFFE \core/reg_op2_25_s0  (
	.D(\core/n15305_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [25])
);
defparam \core/reg_op2_25_s0 .INIT=1'b0;
DFFE \core/reg_op2_24_s0  (
	.D(\core/n15307_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [24])
);
defparam \core/reg_op2_24_s0 .INIT=1'b0;
DFFE \core/reg_op2_23_s0  (
	.D(\core/n15309_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [23])
);
defparam \core/reg_op2_23_s0 .INIT=1'b0;
DFFE \core/reg_op2_22_s0  (
	.D(\core/n15311_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [22])
);
defparam \core/reg_op2_22_s0 .INIT=1'b0;
DFFE \core/reg_op2_21_s0  (
	.D(\core/n15313_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [21])
);
defparam \core/reg_op2_21_s0 .INIT=1'b0;
DFFE \core/reg_op2_20_s0  (
	.D(\core/n15315_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [20])
);
defparam \core/reg_op2_20_s0 .INIT=1'b0;
DFFE \core/reg_op2_19_s0  (
	.D(\core/n15317_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [19])
);
defparam \core/reg_op2_19_s0 .INIT=1'b0;
DFFE \core/reg_op2_18_s0  (
	.D(\core/n15319_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [18])
);
defparam \core/reg_op2_18_s0 .INIT=1'b0;
DFFE \core/reg_op2_17_s0  (
	.D(\core/n15321_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [17])
);
defparam \core/reg_op2_17_s0 .INIT=1'b0;
DFFE \core/reg_op2_16_s0  (
	.D(\core/n15323_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [16])
);
defparam \core/reg_op2_16_s0 .INIT=1'b0;
DFFE \core/reg_op2_15_s0  (
	.D(\core/n15325_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [15])
);
defparam \core/reg_op2_15_s0 .INIT=1'b0;
DFFE \core/reg_op2_14_s0  (
	.D(\core/n15327_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [14])
);
defparam \core/reg_op2_14_s0 .INIT=1'b0;
DFFE \core/reg_op2_13_s0  (
	.D(\core/n15329_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [13])
);
defparam \core/reg_op2_13_s0 .INIT=1'b0;
DFFE \core/reg_op2_12_s0  (
	.D(\core/n15331_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [12])
);
defparam \core/reg_op2_12_s0 .INIT=1'b0;
DFFE \core/reg_op2_11_s0  (
	.D(\core/n15333_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [11])
);
defparam \core/reg_op2_11_s0 .INIT=1'b0;
DFFE \core/reg_op2_10_s0  (
	.D(\core/n15335_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [10])
);
defparam \core/reg_op2_10_s0 .INIT=1'b0;
DFFE \core/reg_op2_9_s0  (
	.D(\core/n15337_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [9])
);
defparam \core/reg_op2_9_s0 .INIT=1'b0;
DFFE \core/reg_op2_8_s0  (
	.D(\core/n15339_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [8])
);
defparam \core/reg_op2_8_s0 .INIT=1'b0;
DFFE \core/reg_op2_7_s0  (
	.D(\core/n15341_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [7])
);
defparam \core/reg_op2_7_s0 .INIT=1'b0;
DFFE \core/reg_op2_6_s0  (
	.D(\core/n15343_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [6])
);
defparam \core/reg_op2_6_s0 .INIT=1'b0;
DFFE \core/reg_op2_5_s0  (
	.D(\core/n15345_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [5])
);
defparam \core/reg_op2_5_s0 .INIT=1'b0;
DFFE \core/reg_op2_4_s0  (
	.D(\core/n15347_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [4])
);
defparam \core/reg_op2_4_s0 .INIT=1'b0;
DFFE \core/reg_op2_3_s0  (
	.D(\core/n15349_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [3])
);
defparam \core/reg_op2_3_s0 .INIT=1'b0;
DFFE \core/reg_op2_2_s0  (
	.D(\core/n15351_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [2])
);
defparam \core/reg_op2_2_s0 .INIT=1'b0;
DFFE \core/reg_op2_1_s0  (
	.D(\core/n15353_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [1])
);
defparam \core/reg_op2_1_s0 .INIT=1'b0;
DFFE \core/reg_op2_0_s0  (
	.D(\core/n15355_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [0])
);
defparam \core/reg_op2_0_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_31_s0  (
	.D(\core/n15457_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[31])
);
defparam \core/reg_csr_set_31_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_30_s0  (
	.D(\core/n15459_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[30])
);
defparam \core/reg_csr_set_30_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_29_s0  (
	.D(\core/n15461_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[29])
);
defparam \core/reg_csr_set_29_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_28_s0  (
	.D(\core/n15463_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[28])
);
defparam \core/reg_csr_set_28_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_27_s0  (
	.D(\core/n15465_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[27])
);
defparam \core/reg_csr_set_27_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_26_s0  (
	.D(\core/n15467_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[26])
);
defparam \core/reg_csr_set_26_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_25_s0  (
	.D(\core/n15469_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[25])
);
defparam \core/reg_csr_set_25_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_24_s0  (
	.D(\core/n15471_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[24])
);
defparam \core/reg_csr_set_24_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_23_s0  (
	.D(\core/n15473_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[23])
);
defparam \core/reg_csr_set_23_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_22_s0  (
	.D(\core/n15475_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[22])
);
defparam \core/reg_csr_set_22_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_21_s0  (
	.D(\core/n15477_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[21])
);
defparam \core/reg_csr_set_21_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_20_s0  (
	.D(\core/n15479_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[20])
);
defparam \core/reg_csr_set_20_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_19_s0  (
	.D(\core/n15481_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[19])
);
defparam \core/reg_csr_set_19_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_18_s0  (
	.D(\core/n15483_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[18])
);
defparam \core/reg_csr_set_18_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_17_s0  (
	.D(\core/n15485_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[17])
);
defparam \core/reg_csr_set_17_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_16_s0  (
	.D(\core/n15487_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[16])
);
defparam \core/reg_csr_set_16_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_15_s0  (
	.D(\core/n15489_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[15])
);
defparam \core/reg_csr_set_15_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_14_s0  (
	.D(\core/n15491_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[14])
);
defparam \core/reg_csr_set_14_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_13_s0  (
	.D(\core/n15493_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[13])
);
defparam \core/reg_csr_set_13_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_12_s0  (
	.D(\core/n15495_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[12])
);
defparam \core/reg_csr_set_12_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_11_s0  (
	.D(\core/n15497_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[11])
);
defparam \core/reg_csr_set_11_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_10_s0  (
	.D(\core/n15499_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[10])
);
defparam \core/reg_csr_set_10_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_9_s0  (
	.D(\core/n15501_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[9])
);
defparam \core/reg_csr_set_9_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_8_s0  (
	.D(\core/n15503_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[8])
);
defparam \core/reg_csr_set_8_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_7_s0  (
	.D(\core/n15505_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[7])
);
defparam \core/reg_csr_set_7_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_6_s0  (
	.D(\core/n15507_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[6])
);
defparam \core/reg_csr_set_6_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_5_s0  (
	.D(\core/n15509_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[5])
);
defparam \core/reg_csr_set_5_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_4_s0  (
	.D(\core/n15511_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[4])
);
defparam \core/reg_csr_set_4_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_3_s0  (
	.D(\core/n15513_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[3])
);
defparam \core/reg_csr_set_3_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_2_s0  (
	.D(\core/n15515_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[2])
);
defparam \core/reg_csr_set_2_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_1_s0  (
	.D(\core/n15517_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[1])
);
defparam \core/reg_csr_set_1_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_0_s0  (
	.D(\core/n15519_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(reg_csr_set[0])
);
defparam \core/reg_csr_set_0_s0 .INIT=1'b0;
DFFSE \core/mem_do_rdata_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/n16146_5 ),
	.SET(\core/n16062_5 ),
	.Q(\core/mem_do_rdata )
);
defparam \core/mem_do_rdata_s0 .INIT=1'b1;
DFFSE \core/mem_do_wdata_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/n16146_5 ),
	.SET(\core/n16060_5 ),
	.Q(\core/mem_do_wdata )
);
defparam \core/mem_do_wdata_s0 .INIT=1'b1;
DFFRE \core/mem_la_firstword_reg_s0  (
	.D(\core/mem_la_firstword ),
	.CLK(clk_in_d),
	.CE(\core/mem_la_firstword_reg_7 ),
	.RESET(n624_5),
	.Q(\core/mem_la_firstword_reg )
);
defparam \core/mem_la_firstword_reg_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_19_s1  (
	.D(\core/n1860_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [19])
);
defparam \core/mem_rdata_q_19_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_18_s1  (
	.D(\core/n1861_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [18])
);
defparam \core/mem_rdata_q_18_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_17_s1  (
	.D(\core/n1862_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [17])
);
defparam \core/mem_rdata_q_17_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_16_s1  (
	.D(\core/n1863_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [16])
);
defparam \core/mem_rdata_q_16_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_15_s1  (
	.D(\core/n1864_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [15])
);
defparam \core/mem_rdata_q_15_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_9_s1  (
	.D(\core/n1952_7 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [9])
);
defparam \core/mem_rdata_q_9_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_2_s1  (
	.D(qout_r_136[0]),
	.CLK(clk_in_d),
	.CE(\core/cmt_dcause_0_9 ),
	.CLEAR(n624_5),
	.Q(cmt_dcause[2])
);
defparam \core/cmt_dcause_2_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_1_s1  (
	.D(\core/n11092_6 ),
	.CLK(clk_in_d),
	.CE(\core/cmt_dcause_0_9 ),
	.CLEAR(n624_5),
	.Q(cmt_dcause[1])
);
defparam \core/cmt_dcause_1_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_0_s1  (
	.D(\core/n11093_8 ),
	.CLK(clk_in_d),
	.CE(\core/cmt_dcause_0_9 ),
	.CLEAR(n624_5),
	.Q(cmt_dcause[0])
);
defparam \core/cmt_dcause_0_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_31_s1  (
	.D(\core/n11331_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [31])
);
defparam \core/csr_mepc_31_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_30_s1  (
	.D(\core/n11332_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [30])
);
defparam \core/csr_mepc_30_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_29_s1  (
	.D(\core/n11333_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [29])
);
defparam \core/csr_mepc_29_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_28_s1  (
	.D(\core/n11334_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [28])
);
defparam \core/csr_mepc_28_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_27_s1  (
	.D(\core/n11335_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [27])
);
defparam \core/csr_mepc_27_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_26_s1  (
	.D(\core/n11336_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [26])
);
defparam \core/csr_mepc_26_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_25_s1  (
	.D(\core/n11337_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [25])
);
defparam \core/csr_mepc_25_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_24_s1  (
	.D(\core/n11338_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [24])
);
defparam \core/csr_mepc_24_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_23_s1  (
	.D(\core/n11339_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [23])
);
defparam \core/csr_mepc_23_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_22_s1  (
	.D(\core/n11340_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [22])
);
defparam \core/csr_mepc_22_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_21_s1  (
	.D(\core/n11341_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [21])
);
defparam \core/csr_mepc_21_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_20_s1  (
	.D(\core/n11342_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [20])
);
defparam \core/csr_mepc_20_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_19_s1  (
	.D(\core/n11343_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [19])
);
defparam \core/csr_mepc_19_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_18_s1  (
	.D(\core/n11344_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [18])
);
defparam \core/csr_mepc_18_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_17_s1  (
	.D(\core/n11345_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [17])
);
defparam \core/csr_mepc_17_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_16_s1  (
	.D(\core/n11346_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [16])
);
defparam \core/csr_mepc_16_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_15_s1  (
	.D(\core/n11347_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [15])
);
defparam \core/csr_mepc_15_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_14_s1  (
	.D(\core/n11348_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [14])
);
defparam \core/csr_mepc_14_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_13_s1  (
	.D(\core/n11349_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [13])
);
defparam \core/csr_mepc_13_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_12_s1  (
	.D(\core/n11350_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [12])
);
defparam \core/csr_mepc_12_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_11_s1  (
	.D(\core/n11351_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [11])
);
defparam \core/csr_mepc_11_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_10_s1  (
	.D(\core/n11352_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [10])
);
defparam \core/csr_mepc_10_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_9_s1  (
	.D(\core/n11353_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [9])
);
defparam \core/csr_mepc_9_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_8_s1  (
	.D(\core/n11354_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [8])
);
defparam \core/csr_mepc_8_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_7_s1  (
	.D(\core/n11355_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [7])
);
defparam \core/csr_mepc_7_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_6_s1  (
	.D(\core/n11356_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [6])
);
defparam \core/csr_mepc_6_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_5_s1  (
	.D(\core/n11357_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [5])
);
defparam \core/csr_mepc_5_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_4_s1  (
	.D(\core/n11358_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [4])
);
defparam \core/csr_mepc_4_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_3_s1  (
	.D(\core/n11359_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [3])
);
defparam \core/csr_mepc_3_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_2_s1  (
	.D(\core/n11360_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [2])
);
defparam \core/csr_mepc_2_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_1_s1  (
	.D(\core/n11361_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_8 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mepc [1])
);
defparam \core/csr_mepc_1_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_30_s1  (
	.D(\core/n11465_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [30])
);
defparam \core/csr_mcause_30_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_29_s1  (
	.D(\core/n11466_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [29])
);
defparam \core/csr_mcause_29_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_28_s1  (
	.D(\core/n11467_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [28])
);
defparam \core/csr_mcause_28_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_27_s1  (
	.D(\core/n11468_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [27])
);
defparam \core/csr_mcause_27_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_26_s1  (
	.D(\core/n11469_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [26])
);
defparam \core/csr_mcause_26_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_25_s1  (
	.D(\core/n11470_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [25])
);
defparam \core/csr_mcause_25_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_24_s1  (
	.D(\core/n11471_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [24])
);
defparam \core/csr_mcause_24_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_23_s1  (
	.D(\core/n11472_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [23])
);
defparam \core/csr_mcause_23_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_22_s1  (
	.D(\core/n11473_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [22])
);
defparam \core/csr_mcause_22_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_21_s1  (
	.D(\core/n11474_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [21])
);
defparam \core/csr_mcause_21_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_20_s1  (
	.D(\core/n11475_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [20])
);
defparam \core/csr_mcause_20_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_19_s1  (
	.D(\core/n11476_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [19])
);
defparam \core/csr_mcause_19_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_18_s1  (
	.D(\core/n11477_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [18])
);
defparam \core/csr_mcause_18_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_17_s1  (
	.D(\core/n11478_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [17])
);
defparam \core/csr_mcause_17_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_16_s1  (
	.D(\core/n11479_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [16])
);
defparam \core/csr_mcause_16_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_15_s1  (
	.D(\core/n11480_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [15])
);
defparam \core/csr_mcause_15_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_14_s1  (
	.D(\core/n11481_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [14])
);
defparam \core/csr_mcause_14_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_13_s1  (
	.D(\core/n11482_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [13])
);
defparam \core/csr_mcause_13_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_12_s1  (
	.D(\core/n11483_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [12])
);
defparam \core/csr_mcause_12_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_11_s1  (
	.D(\core/n11484_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [11])
);
defparam \core/csr_mcause_11_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_10_s1  (
	.D(\core/n11485_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [10])
);
defparam \core/csr_mcause_10_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_9_s1  (
	.D(\core/n11486_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [9])
);
defparam \core/csr_mcause_9_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_8_s1  (
	.D(\core/n11487_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [8])
);
defparam \core/csr_mcause_8_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_7_s1  (
	.D(\core/n11488_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [7])
);
defparam \core/csr_mcause_7_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_6_s1  (
	.D(\core/n11489_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [6])
);
defparam \core/csr_mcause_6_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_5_s1  (
	.D(\core/n11490_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [5])
);
defparam \core/csr_mcause_5_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_3_s1  (
	.D(\core/n11493_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [3])
);
defparam \core/csr_mcause_3_s1 .INIT=1'b0;
DFFE \core/csr_mtval_31_s1  (
	.D(\core/n11618_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [31])
);
defparam \core/csr_mtval_31_s1 .INIT=1'b0;
DFFE \core/csr_mtval_30_s1  (
	.D(\core/n11619_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [30])
);
defparam \core/csr_mtval_30_s1 .INIT=1'b0;
DFFE \core/csr_mtval_29_s1  (
	.D(\core/n11620_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [29])
);
defparam \core/csr_mtval_29_s1 .INIT=1'b0;
DFFE \core/csr_mtval_28_s1  (
	.D(\core/n11621_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [28])
);
defparam \core/csr_mtval_28_s1 .INIT=1'b0;
DFFE \core/csr_mtval_27_s1  (
	.D(\core/n11622_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [27])
);
defparam \core/csr_mtval_27_s1 .INIT=1'b0;
DFFE \core/csr_mtval_26_s1  (
	.D(\core/n11623_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [26])
);
defparam \core/csr_mtval_26_s1 .INIT=1'b0;
DFFE \core/csr_mtval_25_s1  (
	.D(\core/n11624_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [25])
);
defparam \core/csr_mtval_25_s1 .INIT=1'b0;
DFFE \core/csr_mtval_24_s1  (
	.D(\core/n11625_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [24])
);
defparam \core/csr_mtval_24_s1 .INIT=1'b0;
DFFE \core/csr_mtval_23_s1  (
	.D(\core/n11626_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [23])
);
defparam \core/csr_mtval_23_s1 .INIT=1'b0;
DFFE \core/csr_mtval_22_s1  (
	.D(\core/n11627_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [22])
);
defparam \core/csr_mtval_22_s1 .INIT=1'b0;
DFFE \core/csr_mtval_21_s1  (
	.D(\core/n11628_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [21])
);
defparam \core/csr_mtval_21_s1 .INIT=1'b0;
DFFE \core/csr_mtval_20_s1  (
	.D(\core/n11629_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [20])
);
defparam \core/csr_mtval_20_s1 .INIT=1'b0;
DFFE \core/csr_mtval_19_s1  (
	.D(\core/n11630_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [19])
);
defparam \core/csr_mtval_19_s1 .INIT=1'b0;
DFFE \core/csr_mtval_18_s1  (
	.D(\core/n11631_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [18])
);
defparam \core/csr_mtval_18_s1 .INIT=1'b0;
DFFE \core/csr_mtval_17_s1  (
	.D(\core/n11632_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [17])
);
defparam \core/csr_mtval_17_s1 .INIT=1'b0;
DFFE \core/csr_mtval_16_s1  (
	.D(\core/n11633_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [16])
);
defparam \core/csr_mtval_16_s1 .INIT=1'b0;
DFFE \core/csr_mtval_15_s1  (
	.D(\core/n11634_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [15])
);
defparam \core/csr_mtval_15_s1 .INIT=1'b0;
DFFE \core/csr_mtval_14_s1  (
	.D(\core/n11635_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [14])
);
defparam \core/csr_mtval_14_s1 .INIT=1'b0;
DFFE \core/csr_mtval_13_s1  (
	.D(\core/n11636_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [13])
);
defparam \core/csr_mtval_13_s1 .INIT=1'b0;
DFFE \core/csr_mtval_12_s1  (
	.D(\core/n11637_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [12])
);
defparam \core/csr_mtval_12_s1 .INIT=1'b0;
DFFE \core/csr_mtval_11_s1  (
	.D(\core/n11638_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [11])
);
defparam \core/csr_mtval_11_s1 .INIT=1'b0;
DFFE \core/csr_mtval_10_s1  (
	.D(\core/n11639_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [10])
);
defparam \core/csr_mtval_10_s1 .INIT=1'b0;
DFFE \core/csr_mtval_9_s1  (
	.D(\core/n11640_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [9])
);
defparam \core/csr_mtval_9_s1 .INIT=1'b0;
DFFE \core/csr_mtval_8_s1  (
	.D(\core/n11641_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [8])
);
defparam \core/csr_mtval_8_s1 .INIT=1'b0;
DFFE \core/csr_mtval_7_s1  (
	.D(\core/n11642_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [7])
);
defparam \core/csr_mtval_7_s1 .INIT=1'b0;
DFFE \core/csr_mtval_6_s1  (
	.D(\core/n11643_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [6])
);
defparam \core/csr_mtval_6_s1 .INIT=1'b0;
DFFE \core/csr_mtval_5_s1  (
	.D(\core/n11644_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [5])
);
defparam \core/csr_mtval_5_s1 .INIT=1'b0;
DFFE \core/csr_mtval_4_s1  (
	.D(\core/n11645_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [4])
);
defparam \core/csr_mtval_4_s1 .INIT=1'b0;
DFFE \core/csr_mtval_3_s1  (
	.D(\core/n11646_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [3])
);
defparam \core/csr_mtval_3_s1 .INIT=1'b0;
DFFE \core/csr_mtval_2_s1  (
	.D(\core/n11647_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [2])
);
defparam \core/csr_mtval_2_s1 .INIT=1'b0;
DFFE \core/csr_mtval_1_s1  (
	.D(\core/n11648_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [1])
);
defparam \core/csr_mtval_1_s1 .INIT=1'b0;
DFFE \core/csr_mtval_0_s1  (
	.D(\core/n11649_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [0])
);
defparam \core/csr_mtval_0_s1 .INIT=1'b0;
DFFRE \core/timer_31_s1  (
	.D(\core/n12380_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [31])
);
defparam \core/timer_31_s1 .INIT=1'b0;
DFFRE \core/timer_30_s1  (
	.D(\core/n12381_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [30])
);
defparam \core/timer_30_s1 .INIT=1'b0;
DFFRE \core/timer_29_s1  (
	.D(\core/n12382_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [29])
);
defparam \core/timer_29_s1 .INIT=1'b0;
DFFRE \core/timer_28_s1  (
	.D(\core/n12383_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [28])
);
defparam \core/timer_28_s1 .INIT=1'b0;
DFFRE \core/timer_27_s1  (
	.D(\core/n12384_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [27])
);
defparam \core/timer_27_s1 .INIT=1'b0;
DFFRE \core/timer_26_s1  (
	.D(\core/n12385_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [26])
);
defparam \core/timer_26_s1 .INIT=1'b0;
DFFRE \core/timer_25_s1  (
	.D(\core/n12386_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [25])
);
defparam \core/timer_25_s1 .INIT=1'b0;
DFFRE \core/timer_24_s1  (
	.D(\core/n12387_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [24])
);
defparam \core/timer_24_s1 .INIT=1'b0;
DFFRE \core/timer_23_s1  (
	.D(\core/n12388_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [23])
);
defparam \core/timer_23_s1 .INIT=1'b0;
DFFRE \core/timer_22_s1  (
	.D(\core/n12389_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [22])
);
defparam \core/timer_22_s1 .INIT=1'b0;
DFFRE \core/timer_21_s1  (
	.D(\core/n12390_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [21])
);
defparam \core/timer_21_s1 .INIT=1'b0;
DFFRE \core/timer_20_s1  (
	.D(\core/n12391_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [20])
);
defparam \core/timer_20_s1 .INIT=1'b0;
DFFRE \core/timer_19_s1  (
	.D(\core/n12392_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [19])
);
defparam \core/timer_19_s1 .INIT=1'b0;
DFFRE \core/timer_18_s1  (
	.D(\core/n12393_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [18])
);
defparam \core/timer_18_s1 .INIT=1'b0;
DFFRE \core/timer_17_s1  (
	.D(\core/n12394_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [17])
);
defparam \core/timer_17_s1 .INIT=1'b0;
DFFRE \core/timer_16_s1  (
	.D(\core/n12395_6 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [16])
);
defparam \core/timer_16_s1 .INIT=1'b0;
DFFRE \core/timer_15_s1  (
	.D(\core/n12396_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [15])
);
defparam \core/timer_15_s1 .INIT=1'b0;
DFFRE \core/timer_14_s1  (
	.D(\core/n12397_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [14])
);
defparam \core/timer_14_s1 .INIT=1'b0;
DFFRE \core/timer_13_s1  (
	.D(\core/n12398_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [13])
);
defparam \core/timer_13_s1 .INIT=1'b0;
DFFRE \core/timer_12_s1  (
	.D(\core/n12399_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [12])
);
defparam \core/timer_12_s1 .INIT=1'b0;
DFFRE \core/timer_11_s1  (
	.D(\core/n12400_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [11])
);
defparam \core/timer_11_s1 .INIT=1'b0;
DFFRE \core/timer_10_s1  (
	.D(\core/n12401_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [10])
);
defparam \core/timer_10_s1 .INIT=1'b0;
DFFRE \core/timer_9_s1  (
	.D(\core/n12402_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [9])
);
defparam \core/timer_9_s1 .INIT=1'b0;
DFFRE \core/timer_8_s1  (
	.D(\core/n12403_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [8])
);
defparam \core/timer_8_s1 .INIT=1'b0;
DFFRE \core/timer_7_s1  (
	.D(\core/n12404_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [7])
);
defparam \core/timer_7_s1 .INIT=1'b0;
DFFRE \core/timer_6_s1  (
	.D(\core/n12405_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [6])
);
defparam \core/timer_6_s1 .INIT=1'b0;
DFFRE \core/timer_5_s1  (
	.D(\core/n12406_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [5])
);
defparam \core/timer_5_s1 .INIT=1'b0;
DFFRE \core/timer_4_s1  (
	.D(\core/n12407_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [4])
);
defparam \core/timer_4_s1 .INIT=1'b0;
DFFRE \core/timer_3_s1  (
	.D(\core/n12408_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [3])
);
defparam \core/timer_3_s1 .INIT=1'b0;
DFFRE \core/timer_2_s1  (
	.D(\core/n12409_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [2])
);
defparam \core/timer_2_s1 .INIT=1'b0;
DFFRE \core/timer_1_s1  (
	.D(\core/n12410_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [1])
);
defparam \core/timer_1_s1 .INIT=1'b0;
DFFRE \core/timer_0_s1  (
	.D(\core/n12411_5 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n624_5),
	.Q(\core/timer [0])
);
defparam \core/timer_0_s1 .INIT=1'b0;
DFFSE \core/mem_do_rinst_s1  (
	.D(\core/n15846_5 ),
	.CLK(clk_in_d),
	.CE(VCC),
	.SET(\core/n16059_5 ),
	.Q(\core/mem_do_rinst )
);
defparam \core/mem_do_rinst_s1 .INIT=1'b1;
DFFRE \core/latched_stalu_s2  (
	.D(\core/cpu_state.cpu_state_exec ),
	.CLK(clk_in_d),
	.CE(\core/latched_stalu_9 ),
	.RESET(n624_5),
	.Q(\core/latched_stalu )
);
defparam \core/latched_stalu_s2 .INIT=1'b0;
DFFRE \core/latched_branch_s1  (
	.D(\core/n15086_13 ),
	.CLK(clk_in_d),
	.CE(\core/n15086_18 ),
	.RESET(n624_5),
	.Q(\core/latched_branch )
);
defparam \core/latched_branch_s1 .INIT=1'b0;
DFFRE \core/latched_is_lu_s2  (
	.D(\core/n14885_5 ),
	.CLK(clk_in_d),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n624_5),
	.Q(\core/latched_is_lu )
);
defparam \core/latched_is_lu_s2 .INIT=1'b0;
DFFRE \core/latched_is_lh_s2  (
	.D(\core/n14886_5 ),
	.CLK(clk_in_d),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n624_5),
	.Q(\core/latched_is_lh )
);
defparam \core/latched_is_lh_s2 .INIT=1'b0;
DFFRE \core/latched_is_lb_s2  (
	.D(\core/n14887_5 ),
	.CLK(clk_in_d),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n624_5),
	.Q(\core/latched_is_lb )
);
defparam \core/latched_is_lb_s2 .INIT=1'b0;
DFFRE \core/irq_active_s2  (
	.D(\core/n14981_13 ),
	.CLK(clk_in_d),
	.CE(\core/n14981_11 ),
	.RESET(n624_5),
	.Q(\core/irq_active )
);
defparam \core/irq_active_s2 .INIT=1'b0;
DFFRE \core/dbg_active_s2  (
	.D(\core/n14979_11 ),
	.CLK(clk_in_d),
	.CE(\core/n14981_11 ),
	.RESET(n624_5),
	.Q(\core/dbg_active )
);
defparam \core/dbg_active_s2 .INIT=1'b0;
DFFSE \core/latched_store_s1  (
	.D(\core/n15082_17 ),
	.CLK(clk_in_d),
	.CE(\core/n15082_15 ),
	.SET(n624_5),
	.Q(\core/latched_store )
);
defparam \core/latched_store_s1 .INIT=1'b1;
DFFRE \core/latched_rd_5_s2  (
	.D(\core/n15094_11 ),
	.CLK(clk_in_d),
	.CE(\core/n15086_18 ),
	.RESET(n624_5),
	.Q(\core/latched_rd [5])
);
defparam \core/latched_rd_5_s2 .INIT=1'b0;
DFFRE \core/latched_rd_4_s2  (
	.D(\core/n15096_19 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_4_12 ),
	.RESET(n624_5),
	.Q(\core/latched_rd [4])
);
defparam \core/latched_rd_4_s2 .INIT=1'b0;
DFFRE \core/latched_rd_3_s2  (
	.D(\core/n15098_19 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_3_11 ),
	.RESET(n624_5),
	.Q(\core/latched_rd [3])
);
defparam \core/latched_rd_3_s2 .INIT=1'b0;
DFFRE \core/latched_rd_2_s2  (
	.D(\core/n15100_19 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_2_11 ),
	.RESET(n624_5),
	.Q(\core/latched_rd [2])
);
defparam \core/latched_rd_2_s2 .INIT=1'b0;
DFFSE \core/latched_rd_1_s2  (
	.D(\core/n15102_19 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_1_11 ),
	.SET(n624_5),
	.Q(\core/latched_rd [1])
);
defparam \core/latched_rd_1_s2 .INIT=1'b1;
DFFRE \core/latched_rd_0_s2  (
	.D(\core/n15104_17 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_0_11 ),
	.RESET(n624_5),
	.Q(\core/latched_rd [0])
);
defparam \core/latched_rd_0_s2 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ld_rs1_s6  (
	.D(\core/n15222_21 ),
	.CLK(clk_in_d),
	.CE(\core/n15222_19 ),
	.RESET(\core/n23291_5 ),
	.Q(\core/cpu_state.cpu_state_ld_rs1 )
);
defparam \core/cpu_state.cpu_state_ld_rs1_s6 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ld_rs2_s6  (
	.D(\core/n15223_19 ),
	.CLK(clk_in_d),
	.CE(\core/n15222_19 ),
	.RESET(\core/n23291_5 ),
	.Q(\core/cpu_state.cpu_state_ld_rs2 )
);
defparam \core/cpu_state.cpu_state_ld_rs2_s6 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_exec_s4  (
	.D(\core/n15224_19 ),
	.CLK(clk_in_d),
	.CE(\core/n15222_19 ),
	.RESET(\core/n23291_5 ),
	.Q(\core/cpu_state.cpu_state_exec )
);
defparam \core/cpu_state.cpu_state_exec_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_shift_s4  (
	.D(\core/n15225_19 ),
	.CLK(clk_in_d),
	.CE(\core/n15222_19 ),
	.RESET(\core/n23291_5 ),
	.Q(\core/cpu_state.cpu_state_shift )
);
defparam \core/cpu_state.cpu_state_shift_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_stmem_s4  (
	.D(\core/n15226_19 ),
	.CLK(clk_in_d),
	.CE(\core/n15222_19 ),
	.RESET(\core/n23291_5 ),
	.Q(\core/cpu_state.cpu_state_stmem )
);
defparam \core/cpu_state.cpu_state_stmem_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ldmem_s8  (
	.D(\core/n15227_19 ),
	.CLK(clk_in_d),
	.CE(\core/n15222_19 ),
	.RESET(\core/n23291_5 ),
	.Q(\core/cpu_state.cpu_state_ldmem )
);
defparam \core/cpu_state.cpu_state_ldmem_s8 .INIT=1'b0;
DFFRE \core/irq_pending_3_s2  (
	.D(\core/n15011_20 ),
	.CLK(clk_in_d),
	.CE(\core/n15011_16 ),
	.RESET(n624_5),
	.Q(\core/irq_pending [3])
);
defparam \core/irq_pending_3_s2 .INIT=1'b0;
DFFRE \core/irq_pending_1_s2  (
	.D(\core/n15014_18 ),
	.CLK(clk_in_d),
	.CE(\core/n15011_16 ),
	.RESET(n624_5),
	.Q(\core/irq_pending [1])
);
defparam \core/irq_pending_1_s2 .INIT=1'b0;
ALU \core/alu_lts_s64  (
	.I0(GND),
	.I1(\core/reg_op1 [0]),
	.I3(GND),
	.CIN(\core/reg_op2 [0]),
	.COUT(\core/alu_lts_68 ),
	.SUM(\core/alu_lts_67 )
);
defparam \core/alu_lts_s64 .ALU_MODE=1;
ALU \core/alu_ltu_s64  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op1 [1]),
	.I3(GND),
	.CIN(\core/alu_lts_68 ),
	.COUT(\core/alu_ltu_68 ),
	.SUM(\core/alu_ltu_67 )
);
defparam \core/alu_ltu_s64 .ALU_MODE=1;
ALU \core/alu_lts_s65  (
	.I0(\core/reg_op2 [2]),
	.I1(\core/reg_op1 [2]),
	.I3(GND),
	.CIN(\core/alu_ltu_68 ),
	.COUT(\core/alu_lts_70 ),
	.SUM(\core/alu_lts_69 )
);
defparam \core/alu_lts_s65 .ALU_MODE=1;
ALU \core/alu_ltu_s65  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/reg_op1 [3]),
	.I3(GND),
	.CIN(\core/alu_lts_70 ),
	.COUT(\core/alu_ltu_70 ),
	.SUM(\core/alu_ltu_69 )
);
defparam \core/alu_ltu_s65 .ALU_MODE=1;
ALU \core/alu_lts_s66  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/reg_op1 [4]),
	.I3(GND),
	.CIN(\core/alu_ltu_70 ),
	.COUT(\core/alu_lts_72 ),
	.SUM(\core/alu_lts_71 )
);
defparam \core/alu_lts_s66 .ALU_MODE=1;
ALU \core/alu_ltu_s66  (
	.I0(\core/reg_op2 [5]),
	.I1(\core/reg_op1 [5]),
	.I3(GND),
	.CIN(\core/alu_lts_72 ),
	.COUT(\core/alu_ltu_72 ),
	.SUM(\core/alu_ltu_71 )
);
defparam \core/alu_ltu_s66 .ALU_MODE=1;
ALU \core/alu_lts_s67  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/reg_op1 [6]),
	.I3(GND),
	.CIN(\core/alu_ltu_72 ),
	.COUT(\core/alu_lts_74 ),
	.SUM(\core/alu_lts_73 )
);
defparam \core/alu_lts_s67 .ALU_MODE=1;
ALU \core/alu_ltu_s67  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op1 [7]),
	.I3(GND),
	.CIN(\core/alu_lts_74 ),
	.COUT(\core/alu_ltu_74 ),
	.SUM(\core/alu_ltu_73 )
);
defparam \core/alu_ltu_s67 .ALU_MODE=1;
ALU \core/alu_lts_s68  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op1 [8]),
	.I3(GND),
	.CIN(\core/alu_ltu_74 ),
	.COUT(\core/alu_lts_76 ),
	.SUM(\core/alu_lts_75 )
);
defparam \core/alu_lts_s68 .ALU_MODE=1;
ALU \core/alu_ltu_s68  (
	.I0(\core/reg_op2 [9]),
	.I1(\core/reg_op1 [9]),
	.I3(GND),
	.CIN(\core/alu_lts_76 ),
	.COUT(\core/alu_ltu_76 ),
	.SUM(\core/alu_ltu_75 )
);
defparam \core/alu_ltu_s68 .ALU_MODE=1;
ALU \core/alu_lts_s69  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op1 [10]),
	.I3(GND),
	.CIN(\core/alu_ltu_76 ),
	.COUT(\core/alu_lts_78 ),
	.SUM(\core/alu_lts_77 )
);
defparam \core/alu_lts_s69 .ALU_MODE=1;
ALU \core/alu_ltu_s69  (
	.I0(\core/reg_op2 [11]),
	.I1(\core/reg_op1 [11]),
	.I3(GND),
	.CIN(\core/alu_lts_78 ),
	.COUT(\core/alu_ltu_78 ),
	.SUM(\core/alu_ltu_77 )
);
defparam \core/alu_ltu_s69 .ALU_MODE=1;
ALU \core/alu_lts_s70  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op1 [12]),
	.I3(GND),
	.CIN(\core/alu_ltu_78 ),
	.COUT(\core/alu_lts_80 ),
	.SUM(\core/alu_lts_79 )
);
defparam \core/alu_lts_s70 .ALU_MODE=1;
ALU \core/alu_ltu_s70  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op1 [13]),
	.I3(GND),
	.CIN(\core/alu_lts_80 ),
	.COUT(\core/alu_ltu_80 ),
	.SUM(\core/alu_ltu_79 )
);
defparam \core/alu_ltu_s70 .ALU_MODE=1;
ALU \core/alu_lts_s71  (
	.I0(\core/reg_op2 [14]),
	.I1(\core/reg_op1 [14]),
	.I3(GND),
	.CIN(\core/alu_ltu_80 ),
	.COUT(\core/alu_lts_82 ),
	.SUM(\core/alu_lts_81 )
);
defparam \core/alu_lts_s71 .ALU_MODE=1;
ALU \core/alu_ltu_s71  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/reg_op1 [15]),
	.I3(GND),
	.CIN(\core/alu_lts_82 ),
	.COUT(\core/alu_ltu_82 ),
	.SUM(\core/alu_ltu_81 )
);
defparam \core/alu_ltu_s71 .ALU_MODE=1;
ALU \core/alu_lts_s72  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op1 [16]),
	.I3(GND),
	.CIN(\core/alu_ltu_82 ),
	.COUT(\core/alu_lts_84 ),
	.SUM(\core/alu_lts_83 )
);
defparam \core/alu_lts_s72 .ALU_MODE=1;
ALU \core/alu_ltu_s72  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op1 [17]),
	.I3(GND),
	.CIN(\core/alu_lts_84 ),
	.COUT(\core/alu_ltu_84 ),
	.SUM(\core/alu_ltu_83 )
);
defparam \core/alu_ltu_s72 .ALU_MODE=1;
ALU \core/alu_lts_s73  (
	.I0(\core/reg_op2 [18]),
	.I1(\core/reg_op1 [18]),
	.I3(GND),
	.CIN(\core/alu_ltu_84 ),
	.COUT(\core/alu_lts_86 ),
	.SUM(\core/alu_lts_85 )
);
defparam \core/alu_lts_s73 .ALU_MODE=1;
ALU \core/alu_ltu_s73  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op1 [19]),
	.I3(GND),
	.CIN(\core/alu_lts_86 ),
	.COUT(\core/alu_ltu_86 ),
	.SUM(\core/alu_ltu_85 )
);
defparam \core/alu_ltu_s73 .ALU_MODE=1;
ALU \core/alu_lts_s74  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op1 [20]),
	.I3(GND),
	.CIN(\core/alu_ltu_86 ),
	.COUT(\core/alu_lts_88 ),
	.SUM(\core/alu_lts_87 )
);
defparam \core/alu_lts_s74 .ALU_MODE=1;
ALU \core/alu_ltu_s74  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op1 [21]),
	.I3(GND),
	.CIN(\core/alu_lts_88 ),
	.COUT(\core/alu_ltu_88 ),
	.SUM(\core/alu_ltu_87 )
);
defparam \core/alu_ltu_s74 .ALU_MODE=1;
ALU \core/alu_lts_s75  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op1 [22]),
	.I3(GND),
	.CIN(\core/alu_ltu_88 ),
	.COUT(\core/alu_lts_90 ),
	.SUM(\core/alu_lts_89 )
);
defparam \core/alu_lts_s75 .ALU_MODE=1;
ALU \core/alu_ltu_s75  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op1 [23]),
	.I3(GND),
	.CIN(\core/alu_lts_90 ),
	.COUT(\core/alu_ltu_90 ),
	.SUM(\core/alu_ltu_89 )
);
defparam \core/alu_ltu_s75 .ALU_MODE=1;
ALU \core/alu_lts_s76  (
	.I0(\core/reg_op2 [24]),
	.I1(\core/reg_op1 [24]),
	.I3(GND),
	.CIN(\core/alu_ltu_90 ),
	.COUT(\core/alu_lts_92 ),
	.SUM(\core/alu_lts_91 )
);
defparam \core/alu_lts_s76 .ALU_MODE=1;
ALU \core/alu_ltu_s76  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op1 [25]),
	.I3(GND),
	.CIN(\core/alu_lts_92 ),
	.COUT(\core/alu_ltu_92 ),
	.SUM(\core/alu_ltu_91 )
);
defparam \core/alu_ltu_s76 .ALU_MODE=1;
ALU \core/alu_lts_s77  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op1 [26]),
	.I3(GND),
	.CIN(\core/alu_ltu_92 ),
	.COUT(\core/alu_lts_94 ),
	.SUM(\core/alu_lts_93 )
);
defparam \core/alu_lts_s77 .ALU_MODE=1;
ALU \core/alu_ltu_s77  (
	.I0(\core/reg_op2 [27]),
	.I1(\core/reg_op1 [27]),
	.I3(GND),
	.CIN(\core/alu_lts_94 ),
	.COUT(\core/alu_ltu_94 ),
	.SUM(\core/alu_ltu_93 )
);
defparam \core/alu_ltu_s77 .ALU_MODE=1;
ALU \core/alu_lts_s78  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op1 [28]),
	.I3(GND),
	.CIN(\core/alu_ltu_94 ),
	.COUT(\core/alu_lts_96 ),
	.SUM(\core/alu_lts_95 )
);
defparam \core/alu_lts_s78 .ALU_MODE=1;
ALU \core/alu_ltu_s78  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op1 [29]),
	.I3(GND),
	.CIN(\core/alu_lts_96 ),
	.COUT(\core/alu_ltu_96 ),
	.SUM(\core/alu_ltu_95 )
);
defparam \core/alu_ltu_s78 .ALU_MODE=1;
ALU \core/alu_add_sub_0_1_s  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op2 [0]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/instr_sub ),
	.COUT(\core/alu_add_sub_0_1_0_COUT ),
	.SUM(\core/alu_add_sub [0])
);
defparam \core/alu_add_sub_0_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_1_1_s  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op2 [1]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_0_1_0_COUT ),
	.COUT(\core/alu_add_sub_1_1_0_COUT ),
	.SUM(\core/alu_add_sub [1])
);
defparam \core/alu_add_sub_1_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_2_1_s  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op2 [2]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_1_1_0_COUT ),
	.COUT(\core/alu_add_sub_2_1_0_COUT ),
	.SUM(\core/alu_add_sub [2])
);
defparam \core/alu_add_sub_2_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_3_1_s  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op2 [3]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_2_1_0_COUT ),
	.COUT(\core/alu_add_sub_3_1_0_COUT ),
	.SUM(\core/alu_add_sub [3])
);
defparam \core/alu_add_sub_3_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_4_1_s  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op2 [4]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_3_1_0_COUT ),
	.COUT(\core/alu_add_sub_4_1_0_COUT ),
	.SUM(\core/alu_add_sub [4])
);
defparam \core/alu_add_sub_4_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_5_1_s  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op2 [5]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_4_1_0_COUT ),
	.COUT(\core/alu_add_sub_5_1_0_COUT ),
	.SUM(\core/alu_add_sub [5])
);
defparam \core/alu_add_sub_5_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_6_1_s  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op2 [6]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_5_1_0_COUT ),
	.COUT(\core/alu_add_sub_6_1_0_COUT ),
	.SUM(\core/alu_add_sub [6])
);
defparam \core/alu_add_sub_6_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_7_1_s  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op2 [7]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_6_1_0_COUT ),
	.COUT(\core/alu_add_sub_7_1_0_COUT ),
	.SUM(\core/alu_add_sub [7])
);
defparam \core/alu_add_sub_7_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_8_1_s  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op2 [8]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_7_1_0_COUT ),
	.COUT(\core/alu_add_sub_8_1_0_COUT ),
	.SUM(\core/alu_add_sub [8])
);
defparam \core/alu_add_sub_8_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_9_1_s  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op2 [9]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_8_1_0_COUT ),
	.COUT(\core/alu_add_sub_9_1_0_COUT ),
	.SUM(\core/alu_add_sub [9])
);
defparam \core/alu_add_sub_9_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_10_1_s  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op2 [10]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_9_1_0_COUT ),
	.COUT(\core/alu_add_sub_10_1_0_COUT ),
	.SUM(\core/alu_add_sub [10])
);
defparam \core/alu_add_sub_10_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_11_1_s  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op2 [11]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_10_1_0_COUT ),
	.COUT(\core/alu_add_sub_11_1_0_COUT ),
	.SUM(\core/alu_add_sub [11])
);
defparam \core/alu_add_sub_11_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_12_1_s  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op2 [12]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_11_1_0_COUT ),
	.COUT(\core/alu_add_sub_12_1_0_COUT ),
	.SUM(\core/alu_add_sub [12])
);
defparam \core/alu_add_sub_12_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_13_1_s  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op2 [13]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_12_1_0_COUT ),
	.COUT(\core/alu_add_sub_13_1_0_COUT ),
	.SUM(\core/alu_add_sub [13])
);
defparam \core/alu_add_sub_13_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_14_1_s  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op2 [14]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_13_1_0_COUT ),
	.COUT(\core/alu_add_sub_14_1_0_COUT ),
	.SUM(\core/alu_add_sub [14])
);
defparam \core/alu_add_sub_14_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_15_1_s  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op2 [15]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_14_1_0_COUT ),
	.COUT(\core/alu_add_sub_15_1_0_COUT ),
	.SUM(\core/alu_add_sub [15])
);
defparam \core/alu_add_sub_15_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_16_1_s  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op2 [16]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_15_1_0_COUT ),
	.COUT(\core/alu_add_sub_16_1_0_COUT ),
	.SUM(\core/alu_add_sub [16])
);
defparam \core/alu_add_sub_16_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_17_1_s  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op2 [17]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_16_1_0_COUT ),
	.COUT(\core/alu_add_sub_17_1_0_COUT ),
	.SUM(\core/alu_add_sub [17])
);
defparam \core/alu_add_sub_17_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_18_1_s  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op2 [18]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_17_1_0_COUT ),
	.COUT(\core/alu_add_sub_18_1_0_COUT ),
	.SUM(\core/alu_add_sub [18])
);
defparam \core/alu_add_sub_18_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_19_1_s  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op2 [19]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_18_1_0_COUT ),
	.COUT(\core/alu_add_sub_19_1_0_COUT ),
	.SUM(\core/alu_add_sub [19])
);
defparam \core/alu_add_sub_19_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_20_1_s  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op2 [20]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_19_1_0_COUT ),
	.COUT(\core/alu_add_sub_20_1_0_COUT ),
	.SUM(\core/alu_add_sub [20])
);
defparam \core/alu_add_sub_20_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_21_1_s  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op2 [21]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_20_1_0_COUT ),
	.COUT(\core/alu_add_sub_21_1_0_COUT ),
	.SUM(\core/alu_add_sub [21])
);
defparam \core/alu_add_sub_21_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_22_1_s  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op2 [22]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_21_1_0_COUT ),
	.COUT(\core/alu_add_sub_22_1_0_COUT ),
	.SUM(\core/alu_add_sub [22])
);
defparam \core/alu_add_sub_22_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_23_1_s  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op2 [23]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_22_1_0_COUT ),
	.COUT(\core/alu_add_sub_23_1_0_COUT ),
	.SUM(\core/alu_add_sub [23])
);
defparam \core/alu_add_sub_23_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_24_1_s  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op2 [24]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_23_1_0_COUT ),
	.COUT(\core/alu_add_sub_24_1_0_COUT ),
	.SUM(\core/alu_add_sub [24])
);
defparam \core/alu_add_sub_24_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_25_1_s  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op2 [25]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_24_1_0_COUT ),
	.COUT(\core/alu_add_sub_25_1_0_COUT ),
	.SUM(\core/alu_add_sub [25])
);
defparam \core/alu_add_sub_25_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_26_1_s  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op2 [26]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_25_1_0_COUT ),
	.COUT(\core/alu_add_sub_26_1_0_COUT ),
	.SUM(\core/alu_add_sub [26])
);
defparam \core/alu_add_sub_26_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_27_1_s  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op2 [27]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_26_1_0_COUT ),
	.COUT(\core/alu_add_sub_27_1_0_COUT ),
	.SUM(\core/alu_add_sub [27])
);
defparam \core/alu_add_sub_27_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_28_1_s  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op2 [28]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_27_1_0_COUT ),
	.COUT(\core/alu_add_sub_28_1_0_COUT ),
	.SUM(\core/alu_add_sub [28])
);
defparam \core/alu_add_sub_28_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_29_1_s  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op2 [29]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_28_1_0_COUT ),
	.COUT(\core/alu_add_sub_29_1_0_COUT ),
	.SUM(\core/alu_add_sub [29])
);
defparam \core/alu_add_sub_29_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_30_1_s  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_29_1_0_COUT ),
	.COUT(\core/alu_add_sub_30_1_0_COUT ),
	.SUM(\core/alu_add_sub [30])
);
defparam \core/alu_add_sub_30_1_s .ALU_MODE=2;
ALU \core/alu_add_sub_31_1_s  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub_30_1_0_COUT ),
	.COUT(\core/alu_add_sub_31_1_0_COUT ),
	.SUM(\core/alu_add_sub [31])
);
defparam \core/alu_add_sub_31_1_s .ALU_MODE=2;
ALU \core/n1608_s  (
	.I0(\core/next_pc [2]),
	.I1(\core/mem_la_firstword_xfer ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n1608_0_COUT ),
	.SUM(\core/n1608_1 )
);
defparam \core/n1608_s .ALU_MODE=0;
ALU \core/n1607_s  (
	.I0(GND),
	.I1(\core/next_pc [3]),
	.I3(GND),
	.CIN(\core/n1608_0_COUT ),
	.COUT(\core/n1607_0_COUT ),
	.SUM(\core/n1607_1 )
);
defparam \core/n1607_s .ALU_MODE=0;
ALU \core/n1606_s  (
	.I0(GND),
	.I1(\core/next_pc [4]),
	.I3(GND),
	.CIN(\core/n1607_0_COUT ),
	.COUT(\core/n1606_0_COUT ),
	.SUM(\core/n1606_1 )
);
defparam \core/n1606_s .ALU_MODE=0;
ALU \core/n1605_s  (
	.I0(GND),
	.I1(\core/next_pc [5]),
	.I3(GND),
	.CIN(\core/n1606_0_COUT ),
	.COUT(\core/n1605_0_COUT ),
	.SUM(\core/n1605_1 )
);
defparam \core/n1605_s .ALU_MODE=0;
ALU \core/n1604_s  (
	.I0(GND),
	.I1(\core/next_pc [6]),
	.I3(GND),
	.CIN(\core/n1605_0_COUT ),
	.COUT(\core/n1604_0_COUT ),
	.SUM(\core/n1604_1 )
);
defparam \core/n1604_s .ALU_MODE=0;
ALU \core/n1603_s  (
	.I0(GND),
	.I1(\core/next_pc [7]),
	.I3(GND),
	.CIN(\core/n1604_0_COUT ),
	.COUT(\core/n1603_0_COUT ),
	.SUM(\core/n1603_1 )
);
defparam \core/n1603_s .ALU_MODE=0;
ALU \core/n1602_s  (
	.I0(GND),
	.I1(\core/next_pc [8]),
	.I3(GND),
	.CIN(\core/n1603_0_COUT ),
	.COUT(\core/n1602_0_COUT ),
	.SUM(\core/n1602_1 )
);
defparam \core/n1602_s .ALU_MODE=0;
ALU \core/n1601_s  (
	.I0(GND),
	.I1(\core/next_pc [9]),
	.I3(GND),
	.CIN(\core/n1602_0_COUT ),
	.COUT(\core/n1601_0_COUT ),
	.SUM(\core/n1601_1 )
);
defparam \core/n1601_s .ALU_MODE=0;
ALU \core/n1600_s  (
	.I0(GND),
	.I1(\core/next_pc [10]),
	.I3(GND),
	.CIN(\core/n1601_0_COUT ),
	.COUT(\core/n1600_0_COUT ),
	.SUM(\core/n1600_1 )
);
defparam \core/n1600_s .ALU_MODE=0;
ALU \core/n1599_s  (
	.I0(GND),
	.I1(\core/next_pc [11]),
	.I3(GND),
	.CIN(\core/n1600_0_COUT ),
	.COUT(\core/n1599_0_COUT ),
	.SUM(\core/n1599_1 )
);
defparam \core/n1599_s .ALU_MODE=0;
ALU \core/n1598_s  (
	.I0(GND),
	.I1(\core/next_pc [12]),
	.I3(GND),
	.CIN(\core/n1599_0_COUT ),
	.COUT(\core/n1598_0_COUT ),
	.SUM(\core/n1598_1 )
);
defparam \core/n1598_s .ALU_MODE=0;
ALU \core/n1597_s  (
	.I0(GND),
	.I1(\core/next_pc [13]),
	.I3(GND),
	.CIN(\core/n1598_0_COUT ),
	.COUT(\core/n1597_0_COUT ),
	.SUM(\core/n1597_1 )
);
defparam \core/n1597_s .ALU_MODE=0;
ALU \core/n1596_s  (
	.I0(GND),
	.I1(\core/next_pc [14]),
	.I3(GND),
	.CIN(\core/n1597_0_COUT ),
	.COUT(\core/n1596_0_COUT ),
	.SUM(\core/n1596_1 )
);
defparam \core/n1596_s .ALU_MODE=0;
ALU \core/n1595_s  (
	.I0(GND),
	.I1(\core/next_pc [15]),
	.I3(GND),
	.CIN(\core/n1596_0_COUT ),
	.COUT(\core/n1595_0_COUT ),
	.SUM(\core/n1595_1 )
);
defparam \core/n1595_s .ALU_MODE=0;
ALU \core/n1594_s  (
	.I0(GND),
	.I1(\core/next_pc [16]),
	.I3(GND),
	.CIN(\core/n1595_0_COUT ),
	.COUT(\core/n1594_0_COUT ),
	.SUM(\core/n1594_1 )
);
defparam \core/n1594_s .ALU_MODE=0;
ALU \core/n1593_s  (
	.I0(GND),
	.I1(\core/next_pc [17]),
	.I3(GND),
	.CIN(\core/n1594_0_COUT ),
	.COUT(\core/n1593_0_COUT ),
	.SUM(\core/n1593_1 )
);
defparam \core/n1593_s .ALU_MODE=0;
ALU \core/n1592_s  (
	.I0(GND),
	.I1(\core/next_pc [18]),
	.I3(GND),
	.CIN(\core/n1593_0_COUT ),
	.COUT(\core/n1592_0_COUT ),
	.SUM(\core/n1592_1 )
);
defparam \core/n1592_s .ALU_MODE=0;
ALU \core/n1591_s  (
	.I0(GND),
	.I1(\core/next_pc [19]),
	.I3(GND),
	.CIN(\core/n1592_0_COUT ),
	.COUT(\core/n1591_0_COUT ),
	.SUM(\core/n1591_1 )
);
defparam \core/n1591_s .ALU_MODE=0;
ALU \core/n1590_s  (
	.I0(GND),
	.I1(\core/next_pc [20]),
	.I3(GND),
	.CIN(\core/n1591_0_COUT ),
	.COUT(\core/n1590_0_COUT ),
	.SUM(\core/n1590_1 )
);
defparam \core/n1590_s .ALU_MODE=0;
ALU \core/n1589_s  (
	.I0(GND),
	.I1(\core/next_pc [21]),
	.I3(GND),
	.CIN(\core/n1590_0_COUT ),
	.COUT(\core/n1589_0_COUT ),
	.SUM(\core/n1589_1 )
);
defparam \core/n1589_s .ALU_MODE=0;
ALU \core/n1588_s  (
	.I0(GND),
	.I1(\core/next_pc [22]),
	.I3(GND),
	.CIN(\core/n1589_0_COUT ),
	.COUT(\core/n1588_0_COUT ),
	.SUM(\core/n1588_1 )
);
defparam \core/n1588_s .ALU_MODE=0;
ALU \core/n1587_s  (
	.I0(GND),
	.I1(\core/next_pc [23]),
	.I3(GND),
	.CIN(\core/n1588_0_COUT ),
	.COUT(\core/n1587_0_COUT ),
	.SUM(\core/n1587_1 )
);
defparam \core/n1587_s .ALU_MODE=0;
ALU \core/n1586_s  (
	.I0(GND),
	.I1(\core/next_pc [24]),
	.I3(GND),
	.CIN(\core/n1587_0_COUT ),
	.COUT(\core/n1586_0_COUT ),
	.SUM(\core/n1586_1 )
);
defparam \core/n1586_s .ALU_MODE=0;
ALU \core/n1585_s  (
	.I0(GND),
	.I1(\core/next_pc [25]),
	.I3(GND),
	.CIN(\core/n1586_0_COUT ),
	.COUT(\core/n1585_0_COUT ),
	.SUM(\core/n1585_1 )
);
defparam \core/n1585_s .ALU_MODE=0;
ALU \core/n1584_s  (
	.I0(GND),
	.I1(\core/next_pc [26]),
	.I3(GND),
	.CIN(\core/n1585_0_COUT ),
	.COUT(\core/n1584_0_COUT ),
	.SUM(\core/n1584_1 )
);
defparam \core/n1584_s .ALU_MODE=0;
ALU \core/n1583_s  (
	.I0(GND),
	.I1(\core/next_pc [27]),
	.I3(GND),
	.CIN(\core/n1584_0_COUT ),
	.COUT(\core/n1583_0_COUT ),
	.SUM(\core/n1583_1 )
);
defparam \core/n1583_s .ALU_MODE=0;
ALU \core/n1582_s  (
	.I0(GND),
	.I1(\core/next_pc [28]),
	.I3(GND),
	.CIN(\core/n1583_0_COUT ),
	.COUT(\core/n1582_0_COUT ),
	.SUM(\core/n1582_1 )
);
defparam \core/n1582_s .ALU_MODE=0;
ALU \core/n1581_s  (
	.I0(GND),
	.I1(\core/next_pc [29]),
	.I3(GND),
	.CIN(\core/n1582_0_COUT ),
	.COUT(\core/n1581_0_COUT ),
	.SUM(\core/n1581_1 )
);
defparam \core/n1581_s .ALU_MODE=0;
ALU \core/n1580_s  (
	.I0(GND),
	.I1(\core/next_pc [30]),
	.I3(GND),
	.CIN(\core/n1581_0_COUT ),
	.COUT(\core/n1580_0_COUT ),
	.SUM(\core/n1580_1 )
);
defparam \core/n1580_s .ALU_MODE=0;
ALU \core/n1579_s  (
	.I0(GND),
	.I1(\core/next_pc [31]),
	.I3(GND),
	.CIN(\core/n1580_0_COUT ),
	.COUT(\core/n1579_0_COUT ),
	.SUM(\core/n1579_1 )
);
defparam \core/n1579_s .ALU_MODE=0;
ALU \core/n7390_s  (
	.I0(\core/reg_pc [1]),
	.I1(\core/latched_compr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n7390_0_COUT ),
	.SUM(\core/n7390_1 )
);
defparam \core/n7390_s .ALU_MODE=0;
ALU \core/n7388_s  (
	.I0(GND),
	.I1(\core/reg_pc [3]),
	.I3(GND),
	.CIN(\core/n7389_2_COUT ),
	.COUT(\core/n7388_0_COUT ),
	.SUM(\core/n7388_1 )
);
defparam \core/n7388_s .ALU_MODE=0;
ALU \core/n7387_s  (
	.I0(GND),
	.I1(\core/reg_pc [4]),
	.I3(GND),
	.CIN(\core/n7388_0_COUT ),
	.COUT(\core/n7387_0_COUT ),
	.SUM(\core/n7387_1 )
);
defparam \core/n7387_s .ALU_MODE=0;
ALU \core/n7386_s  (
	.I0(GND),
	.I1(\core/reg_pc [5]),
	.I3(GND),
	.CIN(\core/n7387_0_COUT ),
	.COUT(\core/n7386_0_COUT ),
	.SUM(\core/n7386_1 )
);
defparam \core/n7386_s .ALU_MODE=0;
ALU \core/n7385_s  (
	.I0(GND),
	.I1(\core/reg_pc [6]),
	.I3(GND),
	.CIN(\core/n7386_0_COUT ),
	.COUT(\core/n7385_0_COUT ),
	.SUM(\core/n7385_1 )
);
defparam \core/n7385_s .ALU_MODE=0;
ALU \core/n7384_s  (
	.I0(GND),
	.I1(\core/reg_pc [7]),
	.I3(GND),
	.CIN(\core/n7385_0_COUT ),
	.COUT(\core/n7384_0_COUT ),
	.SUM(\core/n7384_1 )
);
defparam \core/n7384_s .ALU_MODE=0;
ALU \core/n7383_s  (
	.I0(GND),
	.I1(\core/reg_pc [8]),
	.I3(GND),
	.CIN(\core/n7384_0_COUT ),
	.COUT(\core/n7383_0_COUT ),
	.SUM(\core/n7383_1 )
);
defparam \core/n7383_s .ALU_MODE=0;
ALU \core/n7382_s  (
	.I0(GND),
	.I1(\core/reg_pc [9]),
	.I3(GND),
	.CIN(\core/n7383_0_COUT ),
	.COUT(\core/n7382_0_COUT ),
	.SUM(\core/n7382_1 )
);
defparam \core/n7382_s .ALU_MODE=0;
ALU \core/n7381_s  (
	.I0(GND),
	.I1(\core/reg_pc [10]),
	.I3(GND),
	.CIN(\core/n7382_0_COUT ),
	.COUT(\core/n7381_0_COUT ),
	.SUM(\core/n7381_1 )
);
defparam \core/n7381_s .ALU_MODE=0;
ALU \core/n7380_s  (
	.I0(GND),
	.I1(\core/reg_pc [11]),
	.I3(GND),
	.CIN(\core/n7381_0_COUT ),
	.COUT(\core/n7380_0_COUT ),
	.SUM(\core/n7380_1 )
);
defparam \core/n7380_s .ALU_MODE=0;
ALU \core/n7379_s  (
	.I0(GND),
	.I1(\core/reg_pc [12]),
	.I3(GND),
	.CIN(\core/n7380_0_COUT ),
	.COUT(\core/n7379_0_COUT ),
	.SUM(\core/n7379_1 )
);
defparam \core/n7379_s .ALU_MODE=0;
ALU \core/n7378_s  (
	.I0(GND),
	.I1(\core/reg_pc [13]),
	.I3(GND),
	.CIN(\core/n7379_0_COUT ),
	.COUT(\core/n7378_0_COUT ),
	.SUM(\core/n7378_1 )
);
defparam \core/n7378_s .ALU_MODE=0;
ALU \core/n7377_s  (
	.I0(GND),
	.I1(\core/reg_pc [14]),
	.I3(GND),
	.CIN(\core/n7378_0_COUT ),
	.COUT(\core/n7377_0_COUT ),
	.SUM(\core/n7377_1 )
);
defparam \core/n7377_s .ALU_MODE=0;
ALU \core/n7376_s  (
	.I0(GND),
	.I1(\core/reg_pc [15]),
	.I3(GND),
	.CIN(\core/n7377_0_COUT ),
	.COUT(\core/n7376_0_COUT ),
	.SUM(\core/n7376_1 )
);
defparam \core/n7376_s .ALU_MODE=0;
ALU \core/n7375_s  (
	.I0(GND),
	.I1(\core/reg_pc [16]),
	.I3(GND),
	.CIN(\core/n7376_0_COUT ),
	.COUT(\core/n7375_0_COUT ),
	.SUM(\core/n7375_1 )
);
defparam \core/n7375_s .ALU_MODE=0;
ALU \core/n7374_s  (
	.I0(GND),
	.I1(\core/reg_pc [17]),
	.I3(GND),
	.CIN(\core/n7375_0_COUT ),
	.COUT(\core/n7374_0_COUT ),
	.SUM(\core/n7374_1 )
);
defparam \core/n7374_s .ALU_MODE=0;
ALU \core/n7373_s  (
	.I0(GND),
	.I1(\core/reg_pc [18]),
	.I3(GND),
	.CIN(\core/n7374_0_COUT ),
	.COUT(\core/n7373_0_COUT ),
	.SUM(\core/n7373_1 )
);
defparam \core/n7373_s .ALU_MODE=0;
ALU \core/n7372_s  (
	.I0(GND),
	.I1(\core/reg_pc [19]),
	.I3(GND),
	.CIN(\core/n7373_0_COUT ),
	.COUT(\core/n7372_0_COUT ),
	.SUM(\core/n7372_1 )
);
defparam \core/n7372_s .ALU_MODE=0;
ALU \core/n7371_s  (
	.I0(GND),
	.I1(\core/reg_pc [20]),
	.I3(GND),
	.CIN(\core/n7372_0_COUT ),
	.COUT(\core/n7371_0_COUT ),
	.SUM(\core/n7371_1 )
);
defparam \core/n7371_s .ALU_MODE=0;
ALU \core/n7370_s  (
	.I0(GND),
	.I1(\core/reg_pc [21]),
	.I3(GND),
	.CIN(\core/n7371_0_COUT ),
	.COUT(\core/n7370_0_COUT ),
	.SUM(\core/n7370_1 )
);
defparam \core/n7370_s .ALU_MODE=0;
ALU \core/n7369_s  (
	.I0(GND),
	.I1(\core/reg_pc [22]),
	.I3(GND),
	.CIN(\core/n7370_0_COUT ),
	.COUT(\core/n7369_0_COUT ),
	.SUM(\core/n7369_1 )
);
defparam \core/n7369_s .ALU_MODE=0;
ALU \core/n7368_s  (
	.I0(GND),
	.I1(\core/reg_pc [23]),
	.I3(GND),
	.CIN(\core/n7369_0_COUT ),
	.COUT(\core/n7368_0_COUT ),
	.SUM(\core/n7368_1 )
);
defparam \core/n7368_s .ALU_MODE=0;
ALU \core/n7367_s  (
	.I0(GND),
	.I1(\core/reg_pc [24]),
	.I3(GND),
	.CIN(\core/n7368_0_COUT ),
	.COUT(\core/n7367_0_COUT ),
	.SUM(\core/n7367_1 )
);
defparam \core/n7367_s .ALU_MODE=0;
ALU \core/n7366_s  (
	.I0(GND),
	.I1(\core/reg_pc [25]),
	.I3(GND),
	.CIN(\core/n7367_0_COUT ),
	.COUT(\core/n7366_0_COUT ),
	.SUM(\core/n7366_1 )
);
defparam \core/n7366_s .ALU_MODE=0;
ALU \core/n7365_s  (
	.I0(GND),
	.I1(\core/reg_pc [26]),
	.I3(GND),
	.CIN(\core/n7366_0_COUT ),
	.COUT(\core/n7365_0_COUT ),
	.SUM(\core/n7365_1 )
);
defparam \core/n7365_s .ALU_MODE=0;
ALU \core/n7364_s  (
	.I0(GND),
	.I1(\core/reg_pc [27]),
	.I3(GND),
	.CIN(\core/n7365_0_COUT ),
	.COUT(\core/n7364_0_COUT ),
	.SUM(\core/n7364_1 )
);
defparam \core/n7364_s .ALU_MODE=0;
ALU \core/n7363_s  (
	.I0(GND),
	.I1(\core/reg_pc [28]),
	.I3(GND),
	.CIN(\core/n7364_0_COUT ),
	.COUT(\core/n7363_0_COUT ),
	.SUM(\core/n7363_1 )
);
defparam \core/n7363_s .ALU_MODE=0;
ALU \core/n7362_s  (
	.I0(GND),
	.I1(\core/reg_pc [29]),
	.I3(GND),
	.CIN(\core/n7363_0_COUT ),
	.COUT(\core/n7362_0_COUT ),
	.SUM(\core/n7362_1 )
);
defparam \core/n7362_s .ALU_MODE=0;
ALU \core/n7361_s  (
	.I0(GND),
	.I1(\core/reg_pc [30]),
	.I3(GND),
	.CIN(\core/n7362_0_COUT ),
	.COUT(\core/n7361_0_COUT ),
	.SUM(\core/n7361_1 )
);
defparam \core/n7361_s .ALU_MODE=0;
ALU \core/n7360_s  (
	.I0(GND),
	.I1(\core/reg_pc [31]),
	.I3(GND),
	.CIN(\core/n7361_0_COUT ),
	.COUT(\core/n7360_0_COUT ),
	.SUM(\core/n7360_1 )
);
defparam \core/n7360_s .ALU_MODE=0;
ALU \core/n12146_s  (
	.I0(\core/csr_cycle [1]),
	.I1(\core/csr_cycle [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12146_0_COUT ),
	.SUM(\core/n12146_1 )
);
defparam \core/n12146_s .ALU_MODE=0;
ALU \core/n12145_s  (
	.I0(GND),
	.I1(\core/csr_cycle [2]),
	.I3(GND),
	.CIN(\core/n12146_0_COUT ),
	.COUT(\core/n12145_0_COUT ),
	.SUM(\core/n12145_1 )
);
defparam \core/n12145_s .ALU_MODE=0;
ALU \core/n12144_s  (
	.I0(GND),
	.I1(\core/csr_cycle [3]),
	.I3(GND),
	.CIN(\core/n12145_0_COUT ),
	.COUT(\core/n12144_0_COUT ),
	.SUM(\core/n12144_1 )
);
defparam \core/n12144_s .ALU_MODE=0;
ALU \core/n12143_s  (
	.I0(GND),
	.I1(\core/csr_cycle [4]),
	.I3(GND),
	.CIN(\core/n12144_0_COUT ),
	.COUT(\core/n12143_0_COUT ),
	.SUM(\core/n12143_1 )
);
defparam \core/n12143_s .ALU_MODE=0;
ALU \core/n12142_s  (
	.I0(GND),
	.I1(\core/csr_cycle [5]),
	.I3(GND),
	.CIN(\core/n12143_0_COUT ),
	.COUT(\core/n12142_0_COUT ),
	.SUM(\core/n12142_1 )
);
defparam \core/n12142_s .ALU_MODE=0;
ALU \core/n12141_s  (
	.I0(GND),
	.I1(\core/csr_cycle [6]),
	.I3(GND),
	.CIN(\core/n12142_0_COUT ),
	.COUT(\core/n12141_0_COUT ),
	.SUM(\core/n12141_1 )
);
defparam \core/n12141_s .ALU_MODE=0;
ALU \core/n12140_s  (
	.I0(GND),
	.I1(\core/csr_cycle [7]),
	.I3(GND),
	.CIN(\core/n12141_0_COUT ),
	.COUT(\core/n12140_0_COUT ),
	.SUM(\core/n12140_1 )
);
defparam \core/n12140_s .ALU_MODE=0;
ALU \core/n12139_s  (
	.I0(GND),
	.I1(\core/csr_cycle [8]),
	.I3(GND),
	.CIN(\core/n12140_0_COUT ),
	.COUT(\core/n12139_0_COUT ),
	.SUM(\core/n12139_1 )
);
defparam \core/n12139_s .ALU_MODE=0;
ALU \core/n12138_s  (
	.I0(GND),
	.I1(\core/csr_cycle [9]),
	.I3(GND),
	.CIN(\core/n12139_0_COUT ),
	.COUT(\core/n12138_0_COUT ),
	.SUM(\core/n12138_1 )
);
defparam \core/n12138_s .ALU_MODE=0;
ALU \core/n12137_s  (
	.I0(GND),
	.I1(\core/csr_cycle [10]),
	.I3(GND),
	.CIN(\core/n12138_0_COUT ),
	.COUT(\core/n12137_0_COUT ),
	.SUM(\core/n12137_1 )
);
defparam \core/n12137_s .ALU_MODE=0;
ALU \core/n12136_s  (
	.I0(GND),
	.I1(\core/csr_cycle [11]),
	.I3(GND),
	.CIN(\core/n12137_0_COUT ),
	.COUT(\core/n12136_0_COUT ),
	.SUM(\core/n12136_1 )
);
defparam \core/n12136_s .ALU_MODE=0;
ALU \core/n12135_s  (
	.I0(GND),
	.I1(\core/csr_cycle [12]),
	.I3(GND),
	.CIN(\core/n12136_0_COUT ),
	.COUT(\core/n12135_0_COUT ),
	.SUM(\core/n12135_1 )
);
defparam \core/n12135_s .ALU_MODE=0;
ALU \core/n12134_s  (
	.I0(GND),
	.I1(\core/csr_cycle [13]),
	.I3(GND),
	.CIN(\core/n12135_0_COUT ),
	.COUT(\core/n12134_0_COUT ),
	.SUM(\core/n12134_1 )
);
defparam \core/n12134_s .ALU_MODE=0;
ALU \core/n12133_s  (
	.I0(GND),
	.I1(\core/csr_cycle [14]),
	.I3(GND),
	.CIN(\core/n12134_0_COUT ),
	.COUT(\core/n12133_0_COUT ),
	.SUM(\core/n12133_1 )
);
defparam \core/n12133_s .ALU_MODE=0;
ALU \core/n12132_s  (
	.I0(GND),
	.I1(\core/csr_cycle [15]),
	.I3(GND),
	.CIN(\core/n12133_0_COUT ),
	.COUT(\core/n12132_0_COUT ),
	.SUM(\core/n12132_1 )
);
defparam \core/n12132_s .ALU_MODE=0;
ALU \core/n12131_s  (
	.I0(GND),
	.I1(\core/csr_cycle [16]),
	.I3(GND),
	.CIN(\core/n12132_0_COUT ),
	.COUT(\core/n12131_0_COUT ),
	.SUM(\core/n12131_1 )
);
defparam \core/n12131_s .ALU_MODE=0;
ALU \core/n12130_s  (
	.I0(GND),
	.I1(\core/csr_cycle [17]),
	.I3(GND),
	.CIN(\core/n12131_0_COUT ),
	.COUT(\core/n12130_0_COUT ),
	.SUM(\core/n12130_1 )
);
defparam \core/n12130_s .ALU_MODE=0;
ALU \core/n12129_s  (
	.I0(GND),
	.I1(\core/csr_cycle [18]),
	.I3(GND),
	.CIN(\core/n12130_0_COUT ),
	.COUT(\core/n12129_0_COUT ),
	.SUM(\core/n12129_1 )
);
defparam \core/n12129_s .ALU_MODE=0;
ALU \core/n12128_s  (
	.I0(GND),
	.I1(\core/csr_cycle [19]),
	.I3(GND),
	.CIN(\core/n12129_0_COUT ),
	.COUT(\core/n12128_0_COUT ),
	.SUM(\core/n12128_1 )
);
defparam \core/n12128_s .ALU_MODE=0;
ALU \core/n12127_s  (
	.I0(GND),
	.I1(\core/csr_cycle [20]),
	.I3(GND),
	.CIN(\core/n12128_0_COUT ),
	.COUT(\core/n12127_0_COUT ),
	.SUM(\core/n12127_1 )
);
defparam \core/n12127_s .ALU_MODE=0;
ALU \core/n12126_s  (
	.I0(GND),
	.I1(\core/csr_cycle [21]),
	.I3(GND),
	.CIN(\core/n12127_0_COUT ),
	.COUT(\core/n12126_0_COUT ),
	.SUM(\core/n12126_1 )
);
defparam \core/n12126_s .ALU_MODE=0;
ALU \core/n12125_s  (
	.I0(GND),
	.I1(\core/csr_cycle [22]),
	.I3(GND),
	.CIN(\core/n12126_0_COUT ),
	.COUT(\core/n12125_0_COUT ),
	.SUM(\core/n12125_1 )
);
defparam \core/n12125_s .ALU_MODE=0;
ALU \core/n12124_s  (
	.I0(GND),
	.I1(\core/csr_cycle [23]),
	.I3(GND),
	.CIN(\core/n12125_0_COUT ),
	.COUT(\core/n12124_0_COUT ),
	.SUM(\core/n12124_1 )
);
defparam \core/n12124_s .ALU_MODE=0;
ALU \core/n12123_s  (
	.I0(GND),
	.I1(\core/csr_cycle [24]),
	.I3(GND),
	.CIN(\core/n12124_0_COUT ),
	.COUT(\core/n12123_0_COUT ),
	.SUM(\core/n12123_1 )
);
defparam \core/n12123_s .ALU_MODE=0;
ALU \core/n12122_s  (
	.I0(GND),
	.I1(\core/csr_cycle [25]),
	.I3(GND),
	.CIN(\core/n12123_0_COUT ),
	.COUT(\core/n12122_0_COUT ),
	.SUM(\core/n12122_1 )
);
defparam \core/n12122_s .ALU_MODE=0;
ALU \core/n12121_s  (
	.I0(GND),
	.I1(\core/csr_cycle [26]),
	.I3(GND),
	.CIN(\core/n12122_0_COUT ),
	.COUT(\core/n12121_0_COUT ),
	.SUM(\core/n12121_1 )
);
defparam \core/n12121_s .ALU_MODE=0;
ALU \core/n12120_s  (
	.I0(GND),
	.I1(\core/csr_cycle [27]),
	.I3(GND),
	.CIN(\core/n12121_0_COUT ),
	.COUT(\core/n12120_0_COUT ),
	.SUM(\core/n12120_1 )
);
defparam \core/n12120_s .ALU_MODE=0;
ALU \core/n12119_s  (
	.I0(GND),
	.I1(\core/csr_cycle [28]),
	.I3(GND),
	.CIN(\core/n12120_0_COUT ),
	.COUT(\core/n12119_0_COUT ),
	.SUM(\core/n12119_1 )
);
defparam \core/n12119_s .ALU_MODE=0;
ALU \core/n12118_s  (
	.I0(GND),
	.I1(\core/csr_cycle [29]),
	.I3(GND),
	.CIN(\core/n12119_0_COUT ),
	.COUT(\core/n12118_0_COUT ),
	.SUM(\core/n12118_1 )
);
defparam \core/n12118_s .ALU_MODE=0;
ALU \core/n12117_s  (
	.I0(GND),
	.I1(\core/csr_cycle [30]),
	.I3(GND),
	.CIN(\core/n12118_0_COUT ),
	.COUT(\core/n12117_0_COUT ),
	.SUM(\core/n12117_1 )
);
defparam \core/n12117_s .ALU_MODE=0;
ALU \core/n12116_s  (
	.I0(GND),
	.I1(\core/csr_cycle [31]),
	.I3(GND),
	.CIN(\core/n12117_0_COUT ),
	.COUT(\core/n12116_0_COUT ),
	.SUM(\core/n12116_1 )
);
defparam \core/n12116_s .ALU_MODE=0;
ALU \core/n12244_s  (
	.I0(\core/csr_cycleh [1]),
	.I1(\core/csr_cycleh [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12244_0_COUT ),
	.SUM(\core/n12244_1 )
);
defparam \core/n12244_s .ALU_MODE=0;
ALU \core/n12243_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [2]),
	.I3(GND),
	.CIN(\core/n12244_0_COUT ),
	.COUT(\core/n12243_0_COUT ),
	.SUM(\core/n12243_1 )
);
defparam \core/n12243_s .ALU_MODE=0;
ALU \core/n12242_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [3]),
	.I3(GND),
	.CIN(\core/n12243_0_COUT ),
	.COUT(\core/n12242_0_COUT ),
	.SUM(\core/n12242_1 )
);
defparam \core/n12242_s .ALU_MODE=0;
ALU \core/n12241_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [4]),
	.I3(GND),
	.CIN(\core/n12242_0_COUT ),
	.COUT(\core/n12241_0_COUT ),
	.SUM(\core/n12241_1 )
);
defparam \core/n12241_s .ALU_MODE=0;
ALU \core/n12240_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [5]),
	.I3(GND),
	.CIN(\core/n12241_0_COUT ),
	.COUT(\core/n12240_0_COUT ),
	.SUM(\core/n12240_1 )
);
defparam \core/n12240_s .ALU_MODE=0;
ALU \core/n12239_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [6]),
	.I3(GND),
	.CIN(\core/n12240_0_COUT ),
	.COUT(\core/n12239_0_COUT ),
	.SUM(\core/n12239_1 )
);
defparam \core/n12239_s .ALU_MODE=0;
ALU \core/n12238_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [7]),
	.I3(GND),
	.CIN(\core/n12239_0_COUT ),
	.COUT(\core/n12238_0_COUT ),
	.SUM(\core/n12238_1 )
);
defparam \core/n12238_s .ALU_MODE=0;
ALU \core/n12237_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [8]),
	.I3(GND),
	.CIN(\core/n12238_0_COUT ),
	.COUT(\core/n12237_0_COUT ),
	.SUM(\core/n12237_1 )
);
defparam \core/n12237_s .ALU_MODE=0;
ALU \core/n12236_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [9]),
	.I3(GND),
	.CIN(\core/n12237_0_COUT ),
	.COUT(\core/n12236_0_COUT ),
	.SUM(\core/n12236_1 )
);
defparam \core/n12236_s .ALU_MODE=0;
ALU \core/n12235_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [10]),
	.I3(GND),
	.CIN(\core/n12236_0_COUT ),
	.COUT(\core/n12235_0_COUT ),
	.SUM(\core/n12235_1 )
);
defparam \core/n12235_s .ALU_MODE=0;
ALU \core/n12234_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [11]),
	.I3(GND),
	.CIN(\core/n12235_0_COUT ),
	.COUT(\core/n12234_0_COUT ),
	.SUM(\core/n12234_1 )
);
defparam \core/n12234_s .ALU_MODE=0;
ALU \core/n12233_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [12]),
	.I3(GND),
	.CIN(\core/n12234_0_COUT ),
	.COUT(\core/n12233_0_COUT ),
	.SUM(\core/n12233_1 )
);
defparam \core/n12233_s .ALU_MODE=0;
ALU \core/n12232_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [13]),
	.I3(GND),
	.CIN(\core/n12233_0_COUT ),
	.COUT(\core/n12232_0_COUT ),
	.SUM(\core/n12232_1 )
);
defparam \core/n12232_s .ALU_MODE=0;
ALU \core/n12231_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [14]),
	.I3(GND),
	.CIN(\core/n12232_0_COUT ),
	.COUT(\core/n12231_0_COUT ),
	.SUM(\core/n12231_1 )
);
defparam \core/n12231_s .ALU_MODE=0;
ALU \core/n12230_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [15]),
	.I3(GND),
	.CIN(\core/n12231_0_COUT ),
	.COUT(\core/n12230_0_COUT ),
	.SUM(\core/n12230_1 )
);
defparam \core/n12230_s .ALU_MODE=0;
ALU \core/n12229_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [16]),
	.I3(GND),
	.CIN(\core/n12230_0_COUT ),
	.COUT(\core/n12229_0_COUT ),
	.SUM(\core/n12229_1 )
);
defparam \core/n12229_s .ALU_MODE=0;
ALU \core/n12228_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [17]),
	.I3(GND),
	.CIN(\core/n12229_0_COUT ),
	.COUT(\core/n12228_0_COUT ),
	.SUM(\core/n12228_1 )
);
defparam \core/n12228_s .ALU_MODE=0;
ALU \core/n12227_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [18]),
	.I3(GND),
	.CIN(\core/n12228_0_COUT ),
	.COUT(\core/n12227_0_COUT ),
	.SUM(\core/n12227_1 )
);
defparam \core/n12227_s .ALU_MODE=0;
ALU \core/n12226_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [19]),
	.I3(GND),
	.CIN(\core/n12227_0_COUT ),
	.COUT(\core/n12226_0_COUT ),
	.SUM(\core/n12226_1 )
);
defparam \core/n12226_s .ALU_MODE=0;
ALU \core/n12225_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [20]),
	.I3(GND),
	.CIN(\core/n12226_0_COUT ),
	.COUT(\core/n12225_0_COUT ),
	.SUM(\core/n12225_1 )
);
defparam \core/n12225_s .ALU_MODE=0;
ALU \core/n12224_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [21]),
	.I3(GND),
	.CIN(\core/n12225_0_COUT ),
	.COUT(\core/n12224_0_COUT ),
	.SUM(\core/n12224_1 )
);
defparam \core/n12224_s .ALU_MODE=0;
ALU \core/n12223_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [22]),
	.I3(GND),
	.CIN(\core/n12224_0_COUT ),
	.COUT(\core/n12223_0_COUT ),
	.SUM(\core/n12223_1 )
);
defparam \core/n12223_s .ALU_MODE=0;
ALU \core/n12222_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [23]),
	.I3(GND),
	.CIN(\core/n12223_0_COUT ),
	.COUT(\core/n12222_0_COUT ),
	.SUM(\core/n12222_1 )
);
defparam \core/n12222_s .ALU_MODE=0;
ALU \core/n12221_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [24]),
	.I3(GND),
	.CIN(\core/n12222_0_COUT ),
	.COUT(\core/n12221_0_COUT ),
	.SUM(\core/n12221_1 )
);
defparam \core/n12221_s .ALU_MODE=0;
ALU \core/n12220_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [25]),
	.I3(GND),
	.CIN(\core/n12221_0_COUT ),
	.COUT(\core/n12220_0_COUT ),
	.SUM(\core/n12220_1 )
);
defparam \core/n12220_s .ALU_MODE=0;
ALU \core/n12219_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [26]),
	.I3(GND),
	.CIN(\core/n12220_0_COUT ),
	.COUT(\core/n12219_0_COUT ),
	.SUM(\core/n12219_1 )
);
defparam \core/n12219_s .ALU_MODE=0;
ALU \core/n12218_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [27]),
	.I3(GND),
	.CIN(\core/n12219_0_COUT ),
	.COUT(\core/n12218_0_COUT ),
	.SUM(\core/n12218_1 )
);
defparam \core/n12218_s .ALU_MODE=0;
ALU \core/n12217_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [28]),
	.I3(GND),
	.CIN(\core/n12218_0_COUT ),
	.COUT(\core/n12217_0_COUT ),
	.SUM(\core/n12217_1 )
);
defparam \core/n12217_s .ALU_MODE=0;
ALU \core/n12216_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [29]),
	.I3(GND),
	.CIN(\core/n12217_0_COUT ),
	.COUT(\core/n12216_0_COUT ),
	.SUM(\core/n12216_1 )
);
defparam \core/n12216_s .ALU_MODE=0;
ALU \core/n12215_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [30]),
	.I3(GND),
	.CIN(\core/n12216_0_COUT ),
	.COUT(\core/n12215_0_COUT ),
	.SUM(\core/n12215_1 )
);
defparam \core/n12215_s .ALU_MODE=0;
ALU \core/n12214_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [31]),
	.I3(GND),
	.CIN(\core/n12215_0_COUT ),
	.COUT(\core/n12214_0_COUT ),
	.SUM(\core/n12214_1 )
);
defparam \core/n12214_s .ALU_MODE=0;
ALU \core/n12728_s  (
	.I0(\core/n12618_9 ),
	.I1(\core/compressed_instr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12728_0_COUT ),
	.SUM(\core/n12728_1 )
);
defparam \core/n12728_s .ALU_MODE=0;
ALU \core/n12726_s  (
	.I0(GND),
	.I1(\core/n12614_9 ),
	.I3(GND),
	.CIN(\core/n12727_2_COUT ),
	.COUT(\core/n12726_0_COUT ),
	.SUM(\core/n12726_1 )
);
defparam \core/n12726_s .ALU_MODE=0;
ALU \core/n12725_s  (
	.I0(GND),
	.I1(\core/n12612_9 ),
	.I3(GND),
	.CIN(\core/n12726_0_COUT ),
	.COUT(\core/n12725_0_COUT ),
	.SUM(\core/n12725_1 )
);
defparam \core/n12725_s .ALU_MODE=0;
ALU \core/n12724_s  (
	.I0(GND),
	.I1(\core/n12610_9 ),
	.I3(GND),
	.CIN(\core/n12725_0_COUT ),
	.COUT(\core/n12724_0_COUT ),
	.SUM(\core/n12724_1 )
);
defparam \core/n12724_s .ALU_MODE=0;
ALU \core/n12723_s  (
	.I0(GND),
	.I1(\core/n12608_9 ),
	.I3(GND),
	.CIN(\core/n12724_0_COUT ),
	.COUT(\core/n12723_0_COUT ),
	.SUM(\core/n12723_1 )
);
defparam \core/n12723_s .ALU_MODE=0;
ALU \core/n12722_s  (
	.I0(GND),
	.I1(\core/n12606_9 ),
	.I3(GND),
	.CIN(\core/n12723_0_COUT ),
	.COUT(\core/n12722_0_COUT ),
	.SUM(\core/n12722_1 )
);
defparam \core/n12722_s .ALU_MODE=0;
ALU \core/n12721_s  (
	.I0(GND),
	.I1(\core/n12604_9 ),
	.I3(GND),
	.CIN(\core/n12722_0_COUT ),
	.COUT(\core/n12721_0_COUT ),
	.SUM(\core/n12721_1 )
);
defparam \core/n12721_s .ALU_MODE=0;
ALU \core/n12720_s  (
	.I0(GND),
	.I1(\core/n12602_9 ),
	.I3(GND),
	.CIN(\core/n12721_0_COUT ),
	.COUT(\core/n12720_0_COUT ),
	.SUM(\core/n12720_1 )
);
defparam \core/n12720_s .ALU_MODE=0;
ALU \core/n12719_s  (
	.I0(GND),
	.I1(\core/n12600_9 ),
	.I3(GND),
	.CIN(\core/n12720_0_COUT ),
	.COUT(\core/n12719_0_COUT ),
	.SUM(\core/n12719_1 )
);
defparam \core/n12719_s .ALU_MODE=0;
ALU \core/n12718_s  (
	.I0(GND),
	.I1(\core/n12598_9 ),
	.I3(GND),
	.CIN(\core/n12719_0_COUT ),
	.COUT(\core/n12718_0_COUT ),
	.SUM(\core/n12718_1 )
);
defparam \core/n12718_s .ALU_MODE=0;
ALU \core/n12717_s  (
	.I0(GND),
	.I1(\core/n12596_9 ),
	.I3(GND),
	.CIN(\core/n12718_0_COUT ),
	.COUT(\core/n12717_0_COUT ),
	.SUM(\core/n12717_1 )
);
defparam \core/n12717_s .ALU_MODE=0;
ALU \core/n12716_s  (
	.I0(GND),
	.I1(\core/n12594_9 ),
	.I3(GND),
	.CIN(\core/n12717_0_COUT ),
	.COUT(\core/n12716_0_COUT ),
	.SUM(\core/n12716_1 )
);
defparam \core/n12716_s .ALU_MODE=0;
ALU \core/n12715_s  (
	.I0(GND),
	.I1(\core/n12592_9 ),
	.I3(GND),
	.CIN(\core/n12716_0_COUT ),
	.COUT(\core/n12715_0_COUT ),
	.SUM(\core/n12715_1 )
);
defparam \core/n12715_s .ALU_MODE=0;
ALU \core/n12714_s  (
	.I0(GND),
	.I1(\core/n12590_9 ),
	.I3(GND),
	.CIN(\core/n12715_0_COUT ),
	.COUT(\core/n12714_0_COUT ),
	.SUM(\core/n12714_1 )
);
defparam \core/n12714_s .ALU_MODE=0;
ALU \core/n12713_s  (
	.I0(GND),
	.I1(\core/n12588_9 ),
	.I3(GND),
	.CIN(\core/n12714_0_COUT ),
	.COUT(\core/n12713_0_COUT ),
	.SUM(\core/n12713_1 )
);
defparam \core/n12713_s .ALU_MODE=0;
ALU \core/n12712_s  (
	.I0(GND),
	.I1(\core/n12586_9 ),
	.I3(GND),
	.CIN(\core/n12713_0_COUT ),
	.COUT(\core/n12712_0_COUT ),
	.SUM(\core/n12712_1 )
);
defparam \core/n12712_s .ALU_MODE=0;
ALU \core/n12711_s  (
	.I0(GND),
	.I1(\core/n12584_9 ),
	.I3(GND),
	.CIN(\core/n12712_0_COUT ),
	.COUT(\core/n12711_0_COUT ),
	.SUM(\core/n12711_1 )
);
defparam \core/n12711_s .ALU_MODE=0;
ALU \core/n12710_s  (
	.I0(GND),
	.I1(\core/n12582_9 ),
	.I3(GND),
	.CIN(\core/n12711_0_COUT ),
	.COUT(\core/n12710_0_COUT ),
	.SUM(\core/n12710_1 )
);
defparam \core/n12710_s .ALU_MODE=0;
ALU \core/n12709_s  (
	.I0(GND),
	.I1(\core/n12580_9 ),
	.I3(GND),
	.CIN(\core/n12710_0_COUT ),
	.COUT(\core/n12709_0_COUT ),
	.SUM(\core/n12709_1 )
);
defparam \core/n12709_s .ALU_MODE=0;
ALU \core/n12708_s  (
	.I0(GND),
	.I1(\core/n12578_9 ),
	.I3(GND),
	.CIN(\core/n12709_0_COUT ),
	.COUT(\core/n12708_0_COUT ),
	.SUM(\core/n12708_1 )
);
defparam \core/n12708_s .ALU_MODE=0;
ALU \core/n12707_s  (
	.I0(GND),
	.I1(\core/n12576_9 ),
	.I3(GND),
	.CIN(\core/n12708_0_COUT ),
	.COUT(\core/n12707_0_COUT ),
	.SUM(\core/n12707_1 )
);
defparam \core/n12707_s .ALU_MODE=0;
ALU \core/n12706_s  (
	.I0(GND),
	.I1(\core/n12574_9 ),
	.I3(GND),
	.CIN(\core/n12707_0_COUT ),
	.COUT(\core/n12706_0_COUT ),
	.SUM(\core/n12706_1 )
);
defparam \core/n12706_s .ALU_MODE=0;
ALU \core/n12705_s  (
	.I0(GND),
	.I1(\core/n12572_9 ),
	.I3(GND),
	.CIN(\core/n12706_0_COUT ),
	.COUT(\core/n12705_0_COUT ),
	.SUM(\core/n12705_1 )
);
defparam \core/n12705_s .ALU_MODE=0;
ALU \core/n12704_s  (
	.I0(GND),
	.I1(\core/n12570_9 ),
	.I3(GND),
	.CIN(\core/n12705_0_COUT ),
	.COUT(\core/n12704_0_COUT ),
	.SUM(\core/n12704_1 )
);
defparam \core/n12704_s .ALU_MODE=0;
ALU \core/n12703_s  (
	.I0(GND),
	.I1(\core/n12568_9 ),
	.I3(GND),
	.CIN(\core/n12704_0_COUT ),
	.COUT(\core/n12703_0_COUT ),
	.SUM(\core/n12703_1 )
);
defparam \core/n12703_s .ALU_MODE=0;
ALU \core/n12702_s  (
	.I0(GND),
	.I1(\core/n12566_9 ),
	.I3(GND),
	.CIN(\core/n12703_0_COUT ),
	.COUT(\core/n12702_0_COUT ),
	.SUM(\core/n12702_1 )
);
defparam \core/n12702_s .ALU_MODE=0;
ALU \core/n12701_s  (
	.I0(GND),
	.I1(\core/n12564_9 ),
	.I3(GND),
	.CIN(\core/n12702_0_COUT ),
	.COUT(\core/n12701_0_COUT ),
	.SUM(\core/n12701_1 )
);
defparam \core/n12701_s .ALU_MODE=0;
ALU \core/n12700_s  (
	.I0(GND),
	.I1(\core/n12562_9 ),
	.I3(GND),
	.CIN(\core/n12701_0_COUT ),
	.COUT(\core/n12700_0_COUT ),
	.SUM(\core/n12700_1 )
);
defparam \core/n12700_s .ALU_MODE=0;
ALU \core/n12699_s  (
	.I0(GND),
	.I1(\core/n12560_9 ),
	.I3(GND),
	.CIN(\core/n12700_0_COUT ),
	.COUT(\core/n12699_0_COUT ),
	.SUM(\core/n12699_1 )
);
defparam \core/n12699_s .ALU_MODE=0;
ALU \core/n12698_s  (
	.I0(GND),
	.I1(\core/n12558_9 ),
	.I3(GND),
	.CIN(\core/n12699_0_COUT ),
	.COUT(\core/n12698_0_COUT ),
	.SUM(\core/n12698_1 )
);
defparam \core/n12698_s .ALU_MODE=0;
ALU \core/n12828_s  (
	.I0(\core/csr_instret [1]),
	.I1(\core/csr_instret [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12828_0_COUT ),
	.SUM(\core/n12828_1 )
);
defparam \core/n12828_s .ALU_MODE=0;
ALU \core/n12827_s  (
	.I0(GND),
	.I1(\core/csr_instret [2]),
	.I3(GND),
	.CIN(\core/n12828_0_COUT ),
	.COUT(\core/n12827_0_COUT ),
	.SUM(\core/n12827_1 )
);
defparam \core/n12827_s .ALU_MODE=0;
ALU \core/n12826_s  (
	.I0(GND),
	.I1(\core/csr_instret [3]),
	.I3(GND),
	.CIN(\core/n12827_0_COUT ),
	.COUT(\core/n12826_0_COUT ),
	.SUM(\core/n12826_1 )
);
defparam \core/n12826_s .ALU_MODE=0;
ALU \core/n12825_s  (
	.I0(GND),
	.I1(\core/csr_instret [4]),
	.I3(GND),
	.CIN(\core/n12826_0_COUT ),
	.COUT(\core/n12825_0_COUT ),
	.SUM(\core/n12825_1 )
);
defparam \core/n12825_s .ALU_MODE=0;
ALU \core/n12824_s  (
	.I0(GND),
	.I1(\core/csr_instret [5]),
	.I3(GND),
	.CIN(\core/n12825_0_COUT ),
	.COUT(\core/n12824_0_COUT ),
	.SUM(\core/n12824_1 )
);
defparam \core/n12824_s .ALU_MODE=0;
ALU \core/n12823_s  (
	.I0(GND),
	.I1(\core/csr_instret [6]),
	.I3(GND),
	.CIN(\core/n12824_0_COUT ),
	.COUT(\core/n12823_0_COUT ),
	.SUM(\core/n12823_1 )
);
defparam \core/n12823_s .ALU_MODE=0;
ALU \core/n12822_s  (
	.I0(GND),
	.I1(\core/csr_instret [7]),
	.I3(GND),
	.CIN(\core/n12823_0_COUT ),
	.COUT(\core/n12822_0_COUT ),
	.SUM(\core/n12822_1 )
);
defparam \core/n12822_s .ALU_MODE=0;
ALU \core/n12821_s  (
	.I0(GND),
	.I1(\core/csr_instret [8]),
	.I3(GND),
	.CIN(\core/n12822_0_COUT ),
	.COUT(\core/n12821_0_COUT ),
	.SUM(\core/n12821_1 )
);
defparam \core/n12821_s .ALU_MODE=0;
ALU \core/n12820_s  (
	.I0(GND),
	.I1(\core/csr_instret [9]),
	.I3(GND),
	.CIN(\core/n12821_0_COUT ),
	.COUT(\core/n12820_0_COUT ),
	.SUM(\core/n12820_1 )
);
defparam \core/n12820_s .ALU_MODE=0;
ALU \core/n12819_s  (
	.I0(GND),
	.I1(\core/csr_instret [10]),
	.I3(GND),
	.CIN(\core/n12820_0_COUT ),
	.COUT(\core/n12819_0_COUT ),
	.SUM(\core/n12819_1 )
);
defparam \core/n12819_s .ALU_MODE=0;
ALU \core/n12818_s  (
	.I0(GND),
	.I1(\core/csr_instret [11]),
	.I3(GND),
	.CIN(\core/n12819_0_COUT ),
	.COUT(\core/n12818_0_COUT ),
	.SUM(\core/n12818_1 )
);
defparam \core/n12818_s .ALU_MODE=0;
ALU \core/n12817_s  (
	.I0(GND),
	.I1(\core/csr_instret [12]),
	.I3(GND),
	.CIN(\core/n12818_0_COUT ),
	.COUT(\core/n12817_0_COUT ),
	.SUM(\core/n12817_1 )
);
defparam \core/n12817_s .ALU_MODE=0;
ALU \core/n12816_s  (
	.I0(GND),
	.I1(\core/csr_instret [13]),
	.I3(GND),
	.CIN(\core/n12817_0_COUT ),
	.COUT(\core/n12816_0_COUT ),
	.SUM(\core/n12816_1 )
);
defparam \core/n12816_s .ALU_MODE=0;
ALU \core/n12815_s  (
	.I0(GND),
	.I1(\core/csr_instret [14]),
	.I3(GND),
	.CIN(\core/n12816_0_COUT ),
	.COUT(\core/n12815_0_COUT ),
	.SUM(\core/n12815_1 )
);
defparam \core/n12815_s .ALU_MODE=0;
ALU \core/n12814_s  (
	.I0(GND),
	.I1(\core/csr_instret [15]),
	.I3(GND),
	.CIN(\core/n12815_0_COUT ),
	.COUT(\core/n12814_0_COUT ),
	.SUM(\core/n12814_1 )
);
defparam \core/n12814_s .ALU_MODE=0;
ALU \core/n12813_s  (
	.I0(GND),
	.I1(\core/csr_instret [16]),
	.I3(GND),
	.CIN(\core/n12814_0_COUT ),
	.COUT(\core/n12813_0_COUT ),
	.SUM(\core/n12813_1 )
);
defparam \core/n12813_s .ALU_MODE=0;
ALU \core/n12812_s  (
	.I0(GND),
	.I1(\core/csr_instret [17]),
	.I3(GND),
	.CIN(\core/n12813_0_COUT ),
	.COUT(\core/n12812_0_COUT ),
	.SUM(\core/n12812_1 )
);
defparam \core/n12812_s .ALU_MODE=0;
ALU \core/n12811_s  (
	.I0(GND),
	.I1(\core/csr_instret [18]),
	.I3(GND),
	.CIN(\core/n12812_0_COUT ),
	.COUT(\core/n12811_0_COUT ),
	.SUM(\core/n12811_1 )
);
defparam \core/n12811_s .ALU_MODE=0;
ALU \core/n12810_s  (
	.I0(GND),
	.I1(\core/csr_instret [19]),
	.I3(GND),
	.CIN(\core/n12811_0_COUT ),
	.COUT(\core/n12810_0_COUT ),
	.SUM(\core/n12810_1 )
);
defparam \core/n12810_s .ALU_MODE=0;
ALU \core/n12809_s  (
	.I0(GND),
	.I1(\core/csr_instret [20]),
	.I3(GND),
	.CIN(\core/n12810_0_COUT ),
	.COUT(\core/n12809_0_COUT ),
	.SUM(\core/n12809_1 )
);
defparam \core/n12809_s .ALU_MODE=0;
ALU \core/n12808_s  (
	.I0(GND),
	.I1(\core/csr_instret [21]),
	.I3(GND),
	.CIN(\core/n12809_0_COUT ),
	.COUT(\core/n12808_0_COUT ),
	.SUM(\core/n12808_1 )
);
defparam \core/n12808_s .ALU_MODE=0;
ALU \core/n12807_s  (
	.I0(GND),
	.I1(\core/csr_instret [22]),
	.I3(GND),
	.CIN(\core/n12808_0_COUT ),
	.COUT(\core/n12807_0_COUT ),
	.SUM(\core/n12807_1 )
);
defparam \core/n12807_s .ALU_MODE=0;
ALU \core/n12806_s  (
	.I0(GND),
	.I1(\core/csr_instret [23]),
	.I3(GND),
	.CIN(\core/n12807_0_COUT ),
	.COUT(\core/n12806_0_COUT ),
	.SUM(\core/n12806_1 )
);
defparam \core/n12806_s .ALU_MODE=0;
ALU \core/n12805_s  (
	.I0(GND),
	.I1(\core/csr_instret [24]),
	.I3(GND),
	.CIN(\core/n12806_0_COUT ),
	.COUT(\core/n12805_0_COUT ),
	.SUM(\core/n12805_1 )
);
defparam \core/n12805_s .ALU_MODE=0;
ALU \core/n12804_s  (
	.I0(GND),
	.I1(\core/csr_instret [25]),
	.I3(GND),
	.CIN(\core/n12805_0_COUT ),
	.COUT(\core/n12804_0_COUT ),
	.SUM(\core/n12804_1 )
);
defparam \core/n12804_s .ALU_MODE=0;
ALU \core/n12803_s  (
	.I0(GND),
	.I1(\core/csr_instret [26]),
	.I3(GND),
	.CIN(\core/n12804_0_COUT ),
	.COUT(\core/n12803_0_COUT ),
	.SUM(\core/n12803_1 )
);
defparam \core/n12803_s .ALU_MODE=0;
ALU \core/n12802_s  (
	.I0(GND),
	.I1(\core/csr_instret [27]),
	.I3(GND),
	.CIN(\core/n12803_0_COUT ),
	.COUT(\core/n12802_0_COUT ),
	.SUM(\core/n12802_1 )
);
defparam \core/n12802_s .ALU_MODE=0;
ALU \core/n12801_s  (
	.I0(GND),
	.I1(\core/csr_instret [28]),
	.I3(GND),
	.CIN(\core/n12802_0_COUT ),
	.COUT(\core/n12801_0_COUT ),
	.SUM(\core/n12801_1 )
);
defparam \core/n12801_s .ALU_MODE=0;
ALU \core/n12800_s  (
	.I0(GND),
	.I1(\core/csr_instret [29]),
	.I3(GND),
	.CIN(\core/n12801_0_COUT ),
	.COUT(\core/n12800_0_COUT ),
	.SUM(\core/n12800_1 )
);
defparam \core/n12800_s .ALU_MODE=0;
ALU \core/n12799_s  (
	.I0(GND),
	.I1(\core/csr_instret [30]),
	.I3(GND),
	.CIN(\core/n12800_0_COUT ),
	.COUT(\core/n12799_0_COUT ),
	.SUM(\core/n12799_1 )
);
defparam \core/n12799_s .ALU_MODE=0;
ALU \core/n12798_s  (
	.I0(GND),
	.I1(\core/csr_instret [31]),
	.I3(GND),
	.CIN(\core/n12799_0_COUT ),
	.COUT(\core/n12798_0_COUT ),
	.SUM(\core/n12798_1 )
);
defparam \core/n12798_s .ALU_MODE=0;
ALU \core/n12894_s  (
	.I0(\core/csr_instreth [1]),
	.I1(\core/csr_instreth [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12894_0_COUT ),
	.SUM(\core/n12894_1 )
);
defparam \core/n12894_s .ALU_MODE=0;
ALU \core/n12893_s  (
	.I0(GND),
	.I1(\core/csr_instreth [2]),
	.I3(GND),
	.CIN(\core/n12894_0_COUT ),
	.COUT(\core/n12893_0_COUT ),
	.SUM(\core/n12893_1 )
);
defparam \core/n12893_s .ALU_MODE=0;
ALU \core/n12892_s  (
	.I0(GND),
	.I1(\core/csr_instreth [3]),
	.I3(GND),
	.CIN(\core/n12893_0_COUT ),
	.COUT(\core/n12892_0_COUT ),
	.SUM(\core/n12892_1 )
);
defparam \core/n12892_s .ALU_MODE=0;
ALU \core/n12891_s  (
	.I0(GND),
	.I1(\core/csr_instreth [4]),
	.I3(GND),
	.CIN(\core/n12892_0_COUT ),
	.COUT(\core/n12891_0_COUT ),
	.SUM(\core/n12891_1 )
);
defparam \core/n12891_s .ALU_MODE=0;
ALU \core/n12890_s  (
	.I0(GND),
	.I1(\core/csr_instreth [5]),
	.I3(GND),
	.CIN(\core/n12891_0_COUT ),
	.COUT(\core/n12890_0_COUT ),
	.SUM(\core/n12890_1 )
);
defparam \core/n12890_s .ALU_MODE=0;
ALU \core/n12889_s  (
	.I0(GND),
	.I1(\core/csr_instreth [6]),
	.I3(GND),
	.CIN(\core/n12890_0_COUT ),
	.COUT(\core/n12889_0_COUT ),
	.SUM(\core/n12889_1 )
);
defparam \core/n12889_s .ALU_MODE=0;
ALU \core/n12888_s  (
	.I0(GND),
	.I1(\core/csr_instreth [7]),
	.I3(GND),
	.CIN(\core/n12889_0_COUT ),
	.COUT(\core/n12888_0_COUT ),
	.SUM(\core/n12888_1 )
);
defparam \core/n12888_s .ALU_MODE=0;
ALU \core/n12887_s  (
	.I0(GND),
	.I1(\core/csr_instreth [8]),
	.I3(GND),
	.CIN(\core/n12888_0_COUT ),
	.COUT(\core/n12887_0_COUT ),
	.SUM(\core/n12887_1 )
);
defparam \core/n12887_s .ALU_MODE=0;
ALU \core/n12886_s  (
	.I0(GND),
	.I1(\core/csr_instreth [9]),
	.I3(GND),
	.CIN(\core/n12887_0_COUT ),
	.COUT(\core/n12886_0_COUT ),
	.SUM(\core/n12886_1 )
);
defparam \core/n12886_s .ALU_MODE=0;
ALU \core/n12885_s  (
	.I0(GND),
	.I1(\core/csr_instreth [10]),
	.I3(GND),
	.CIN(\core/n12886_0_COUT ),
	.COUT(\core/n12885_0_COUT ),
	.SUM(\core/n12885_1 )
);
defparam \core/n12885_s .ALU_MODE=0;
ALU \core/n12884_s  (
	.I0(GND),
	.I1(\core/csr_instreth [11]),
	.I3(GND),
	.CIN(\core/n12885_0_COUT ),
	.COUT(\core/n12884_0_COUT ),
	.SUM(\core/n12884_1 )
);
defparam \core/n12884_s .ALU_MODE=0;
ALU \core/n12883_s  (
	.I0(GND),
	.I1(\core/csr_instreth [12]),
	.I3(GND),
	.CIN(\core/n12884_0_COUT ),
	.COUT(\core/n12883_0_COUT ),
	.SUM(\core/n12883_1 )
);
defparam \core/n12883_s .ALU_MODE=0;
ALU \core/n12882_s  (
	.I0(GND),
	.I1(\core/csr_instreth [13]),
	.I3(GND),
	.CIN(\core/n12883_0_COUT ),
	.COUT(\core/n12882_0_COUT ),
	.SUM(\core/n12882_1 )
);
defparam \core/n12882_s .ALU_MODE=0;
ALU \core/n12881_s  (
	.I0(GND),
	.I1(\core/csr_instreth [14]),
	.I3(GND),
	.CIN(\core/n12882_0_COUT ),
	.COUT(\core/n12881_0_COUT ),
	.SUM(\core/n12881_1 )
);
defparam \core/n12881_s .ALU_MODE=0;
ALU \core/n12880_s  (
	.I0(GND),
	.I1(\core/csr_instreth [15]),
	.I3(GND),
	.CIN(\core/n12881_0_COUT ),
	.COUT(\core/n12880_0_COUT ),
	.SUM(\core/n12880_1 )
);
defparam \core/n12880_s .ALU_MODE=0;
ALU \core/n12879_s  (
	.I0(GND),
	.I1(\core/csr_instreth [16]),
	.I3(GND),
	.CIN(\core/n12880_0_COUT ),
	.COUT(\core/n12879_0_COUT ),
	.SUM(\core/n12879_1 )
);
defparam \core/n12879_s .ALU_MODE=0;
ALU \core/n12878_s  (
	.I0(GND),
	.I1(\core/csr_instreth [17]),
	.I3(GND),
	.CIN(\core/n12879_0_COUT ),
	.COUT(\core/n12878_0_COUT ),
	.SUM(\core/n12878_1 )
);
defparam \core/n12878_s .ALU_MODE=0;
ALU \core/n12877_s  (
	.I0(GND),
	.I1(\core/csr_instreth [18]),
	.I3(GND),
	.CIN(\core/n12878_0_COUT ),
	.COUT(\core/n12877_0_COUT ),
	.SUM(\core/n12877_1 )
);
defparam \core/n12877_s .ALU_MODE=0;
ALU \core/n12876_s  (
	.I0(GND),
	.I1(\core/csr_instreth [19]),
	.I3(GND),
	.CIN(\core/n12877_0_COUT ),
	.COUT(\core/n12876_0_COUT ),
	.SUM(\core/n12876_1 )
);
defparam \core/n12876_s .ALU_MODE=0;
ALU \core/n12875_s  (
	.I0(GND),
	.I1(\core/csr_instreth [20]),
	.I3(GND),
	.CIN(\core/n12876_0_COUT ),
	.COUT(\core/n12875_0_COUT ),
	.SUM(\core/n12875_1 )
);
defparam \core/n12875_s .ALU_MODE=0;
ALU \core/n12874_s  (
	.I0(GND),
	.I1(\core/csr_instreth [21]),
	.I3(GND),
	.CIN(\core/n12875_0_COUT ),
	.COUT(\core/n12874_0_COUT ),
	.SUM(\core/n12874_1 )
);
defparam \core/n12874_s .ALU_MODE=0;
ALU \core/n12873_s  (
	.I0(GND),
	.I1(\core/csr_instreth [22]),
	.I3(GND),
	.CIN(\core/n12874_0_COUT ),
	.COUT(\core/n12873_0_COUT ),
	.SUM(\core/n12873_1 )
);
defparam \core/n12873_s .ALU_MODE=0;
ALU \core/n12872_s  (
	.I0(GND),
	.I1(\core/csr_instreth [23]),
	.I3(GND),
	.CIN(\core/n12873_0_COUT ),
	.COUT(\core/n12872_0_COUT ),
	.SUM(\core/n12872_1 )
);
defparam \core/n12872_s .ALU_MODE=0;
ALU \core/n12871_s  (
	.I0(GND),
	.I1(\core/csr_instreth [24]),
	.I3(GND),
	.CIN(\core/n12872_0_COUT ),
	.COUT(\core/n12871_0_COUT ),
	.SUM(\core/n12871_1 )
);
defparam \core/n12871_s .ALU_MODE=0;
ALU \core/n12870_s  (
	.I0(GND),
	.I1(\core/csr_instreth [25]),
	.I3(GND),
	.CIN(\core/n12871_0_COUT ),
	.COUT(\core/n12870_0_COUT ),
	.SUM(\core/n12870_1 )
);
defparam \core/n12870_s .ALU_MODE=0;
ALU \core/n12869_s  (
	.I0(GND),
	.I1(\core/csr_instreth [26]),
	.I3(GND),
	.CIN(\core/n12870_0_COUT ),
	.COUT(\core/n12869_0_COUT ),
	.SUM(\core/n12869_1 )
);
defparam \core/n12869_s .ALU_MODE=0;
ALU \core/n12868_s  (
	.I0(GND),
	.I1(\core/csr_instreth [27]),
	.I3(GND),
	.CIN(\core/n12869_0_COUT ),
	.COUT(\core/n12868_0_COUT ),
	.SUM(\core/n12868_1 )
);
defparam \core/n12868_s .ALU_MODE=0;
ALU \core/n12867_s  (
	.I0(GND),
	.I1(\core/csr_instreth [28]),
	.I3(GND),
	.CIN(\core/n12868_0_COUT ),
	.COUT(\core/n12867_0_COUT ),
	.SUM(\core/n12867_1 )
);
defparam \core/n12867_s .ALU_MODE=0;
ALU \core/n12866_s  (
	.I0(GND),
	.I1(\core/csr_instreth [29]),
	.I3(GND),
	.CIN(\core/n12867_0_COUT ),
	.COUT(\core/n12866_0_COUT ),
	.SUM(\core/n12866_1 )
);
defparam \core/n12866_s .ALU_MODE=0;
ALU \core/n12865_s  (
	.I0(GND),
	.I1(\core/csr_instreth [30]),
	.I3(GND),
	.CIN(\core/n12866_0_COUT ),
	.COUT(\core/n12865_0_COUT ),
	.SUM(\core/n12865_1 )
);
defparam \core/n12865_s .ALU_MODE=0;
ALU \core/n12864_s  (
	.I0(GND),
	.I1(\core/csr_instreth [31]),
	.I3(GND),
	.CIN(\core/n12865_0_COUT ),
	.COUT(\core/n12864_0_COUT ),
	.SUM(\core/n12864_1 )
);
defparam \core/n12864_s .ALU_MODE=0;
ALU \core/n12959_s  (
	.I0(\core/n12618_9 ),
	.I1(\core/decoded_imm_uj [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12959_0_COUT ),
	.SUM(\core/n12959_1 )
);
defparam \core/n12959_s .ALU_MODE=0;
ALU \core/n12958_s  (
	.I0(\core/n12616_9 ),
	.I1(\core/decoded_imm_uj [2]),
	.I3(GND),
	.CIN(\core/n12959_0_COUT ),
	.COUT(\core/n12958_0_COUT ),
	.SUM(\core/n12958_1 )
);
defparam \core/n12958_s .ALU_MODE=0;
ALU \core/n12957_s  (
	.I0(\core/n12614_9 ),
	.I1(\core/decoded_imm_uj [3]),
	.I3(GND),
	.CIN(\core/n12958_0_COUT ),
	.COUT(\core/n12957_0_COUT ),
	.SUM(\core/n12957_1 )
);
defparam \core/n12957_s .ALU_MODE=0;
ALU \core/n12956_s  (
	.I0(\core/n12612_9 ),
	.I1(\core/decoded_imm_uj [4]),
	.I3(GND),
	.CIN(\core/n12957_0_COUT ),
	.COUT(\core/n12956_0_COUT ),
	.SUM(\core/n12956_1 )
);
defparam \core/n12956_s .ALU_MODE=0;
ALU \core/n12955_s  (
	.I0(\core/n12610_9 ),
	.I1(\core/decoded_imm_uj [5]),
	.I3(GND),
	.CIN(\core/n12956_0_COUT ),
	.COUT(\core/n12955_0_COUT ),
	.SUM(\core/n12955_1 )
);
defparam \core/n12955_s .ALU_MODE=0;
ALU \core/n12954_s  (
	.I0(\core/n12608_9 ),
	.I1(\core/decoded_imm_uj [6]),
	.I3(GND),
	.CIN(\core/n12955_0_COUT ),
	.COUT(\core/n12954_0_COUT ),
	.SUM(\core/n12954_1 )
);
defparam \core/n12954_s .ALU_MODE=0;
ALU \core/n12953_s  (
	.I0(\core/n12606_9 ),
	.I1(\core/decoded_imm_uj [7]),
	.I3(GND),
	.CIN(\core/n12954_0_COUT ),
	.COUT(\core/n12953_0_COUT ),
	.SUM(\core/n12953_1 )
);
defparam \core/n12953_s .ALU_MODE=0;
ALU \core/n12952_s  (
	.I0(\core/n12604_9 ),
	.I1(\core/decoded_imm_uj [8]),
	.I3(GND),
	.CIN(\core/n12953_0_COUT ),
	.COUT(\core/n12952_0_COUT ),
	.SUM(\core/n12952_1 )
);
defparam \core/n12952_s .ALU_MODE=0;
ALU \core/n12951_s  (
	.I0(\core/n12602_9 ),
	.I1(\core/decoded_imm_uj [9]),
	.I3(GND),
	.CIN(\core/n12952_0_COUT ),
	.COUT(\core/n12951_0_COUT ),
	.SUM(\core/n12951_1 )
);
defparam \core/n12951_s .ALU_MODE=0;
ALU \core/n12950_s  (
	.I0(\core/n12600_9 ),
	.I1(\core/decoded_imm_uj [10]),
	.I3(GND),
	.CIN(\core/n12951_0_COUT ),
	.COUT(\core/n12950_0_COUT ),
	.SUM(\core/n12950_1 )
);
defparam \core/n12950_s .ALU_MODE=0;
ALU \core/n12949_s  (
	.I0(\core/n12598_9 ),
	.I1(\core/decoded_imm_uj [11]),
	.I3(GND),
	.CIN(\core/n12950_0_COUT ),
	.COUT(\core/n12949_0_COUT ),
	.SUM(\core/n12949_1 )
);
defparam \core/n12949_s .ALU_MODE=0;
ALU \core/n12948_s  (
	.I0(\core/n12596_9 ),
	.I1(\core/decoded_imm_uj [12]),
	.I3(GND),
	.CIN(\core/n12949_0_COUT ),
	.COUT(\core/n12948_0_COUT ),
	.SUM(\core/n12948_1 )
);
defparam \core/n12948_s .ALU_MODE=0;
ALU \core/n12947_s  (
	.I0(\core/n12594_9 ),
	.I1(\core/decoded_imm_uj [13]),
	.I3(GND),
	.CIN(\core/n12948_0_COUT ),
	.COUT(\core/n12947_0_COUT ),
	.SUM(\core/n12947_1 )
);
defparam \core/n12947_s .ALU_MODE=0;
ALU \core/n12946_s  (
	.I0(\core/n12592_9 ),
	.I1(\core/decoded_imm_uj [14]),
	.I3(GND),
	.CIN(\core/n12947_0_COUT ),
	.COUT(\core/n12946_0_COUT ),
	.SUM(\core/n12946_1 )
);
defparam \core/n12946_s .ALU_MODE=0;
ALU \core/n12945_s  (
	.I0(\core/n12590_9 ),
	.I1(\core/decoded_imm_uj [15]),
	.I3(GND),
	.CIN(\core/n12946_0_COUT ),
	.COUT(\core/n12945_0_COUT ),
	.SUM(\core/n12945_1 )
);
defparam \core/n12945_s .ALU_MODE=0;
ALU \core/n12944_s  (
	.I0(\core/n12588_9 ),
	.I1(\core/decoded_imm_uj [16]),
	.I3(GND),
	.CIN(\core/n12945_0_COUT ),
	.COUT(\core/n12944_0_COUT ),
	.SUM(\core/n12944_1 )
);
defparam \core/n12944_s .ALU_MODE=0;
ALU \core/n12943_s  (
	.I0(\core/n12586_9 ),
	.I1(\core/decoded_imm_uj [17]),
	.I3(GND),
	.CIN(\core/n12944_0_COUT ),
	.COUT(\core/n12943_0_COUT ),
	.SUM(\core/n12943_1 )
);
defparam \core/n12943_s .ALU_MODE=0;
ALU \core/n12942_s  (
	.I0(\core/n12584_9 ),
	.I1(\core/decoded_imm_uj [18]),
	.I3(GND),
	.CIN(\core/n12943_0_COUT ),
	.COUT(\core/n12942_0_COUT ),
	.SUM(\core/n12942_1 )
);
defparam \core/n12942_s .ALU_MODE=0;
ALU \core/n12941_s  (
	.I0(\core/n12582_9 ),
	.I1(\core/decoded_imm_uj [19]),
	.I3(GND),
	.CIN(\core/n12942_0_COUT ),
	.COUT(\core/n12941_0_COUT ),
	.SUM(\core/n12941_1 )
);
defparam \core/n12941_s .ALU_MODE=0;
ALU \core/n12940_s  (
	.I0(\core/n12580_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12941_0_COUT ),
	.COUT(\core/n12940_0_COUT ),
	.SUM(\core/n12940_1 )
);
defparam \core/n12940_s .ALU_MODE=0;
ALU \core/n12939_s  (
	.I0(\core/n12578_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12940_0_COUT ),
	.COUT(\core/n12939_0_COUT ),
	.SUM(\core/n12939_1 )
);
defparam \core/n12939_s .ALU_MODE=0;
ALU \core/n12938_s  (
	.I0(\core/n12576_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12939_0_COUT ),
	.COUT(\core/n12938_0_COUT ),
	.SUM(\core/n12938_1 )
);
defparam \core/n12938_s .ALU_MODE=0;
ALU \core/n12937_s  (
	.I0(\core/n12574_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12938_0_COUT ),
	.COUT(\core/n12937_0_COUT ),
	.SUM(\core/n12937_1 )
);
defparam \core/n12937_s .ALU_MODE=0;
ALU \core/n12936_s  (
	.I0(\core/n12572_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12937_0_COUT ),
	.COUT(\core/n12936_0_COUT ),
	.SUM(\core/n12936_1 )
);
defparam \core/n12936_s .ALU_MODE=0;
ALU \core/n12935_s  (
	.I0(\core/n12570_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12936_0_COUT ),
	.COUT(\core/n12935_0_COUT ),
	.SUM(\core/n12935_1 )
);
defparam \core/n12935_s .ALU_MODE=0;
ALU \core/n12934_s  (
	.I0(\core/n12568_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12935_0_COUT ),
	.COUT(\core/n12934_0_COUT ),
	.SUM(\core/n12934_1 )
);
defparam \core/n12934_s .ALU_MODE=0;
ALU \core/n12933_s  (
	.I0(\core/n12566_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12934_0_COUT ),
	.COUT(\core/n12933_0_COUT ),
	.SUM(\core/n12933_1 )
);
defparam \core/n12933_s .ALU_MODE=0;
ALU \core/n12932_s  (
	.I0(\core/n12564_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12933_0_COUT ),
	.COUT(\core/n12932_0_COUT ),
	.SUM(\core/n12932_1 )
);
defparam \core/n12932_s .ALU_MODE=0;
ALU \core/n12931_s  (
	.I0(\core/n12562_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12932_0_COUT ),
	.COUT(\core/n12931_0_COUT ),
	.SUM(\core/n12931_1 )
);
defparam \core/n12931_s .ALU_MODE=0;
ALU \core/n12930_s  (
	.I0(\core/n12560_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12931_0_COUT ),
	.COUT(\core/n12930_0_COUT ),
	.SUM(\core/n12930_1 )
);
defparam \core/n12930_s .ALU_MODE=0;
ALU \core/n12929_s  (
	.I0(\core/n12558_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n12930_0_COUT ),
	.COUT(\core/n12929_0_COUT ),
	.SUM(\core/n12929_1 )
);
defparam \core/n12929_s .ALU_MODE=0;
ALU \core/n14316_s  (
	.I0(\core/reg_pc [0]),
	.I1(\core/decoded_imm [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n14316_0_COUT ),
	.SUM(\core/n14316_1 )
);
defparam \core/n14316_s .ALU_MODE=0;
ALU \core/n14315_s  (
	.I0(\core/reg_pc [1]),
	.I1(\core/decoded_imm [1]),
	.I3(GND),
	.CIN(\core/n14316_0_COUT ),
	.COUT(\core/n14315_0_COUT ),
	.SUM(\core/n14315_1 )
);
defparam \core/n14315_s .ALU_MODE=0;
ALU \core/n14314_s  (
	.I0(\core/reg_pc [2]),
	.I1(\core/decoded_imm [2]),
	.I3(GND),
	.CIN(\core/n14315_0_COUT ),
	.COUT(\core/n14314_0_COUT ),
	.SUM(\core/n14314_1 )
);
defparam \core/n14314_s .ALU_MODE=0;
ALU \core/n14313_s  (
	.I0(\core/reg_pc [3]),
	.I1(\core/decoded_imm [3]),
	.I3(GND),
	.CIN(\core/n14314_0_COUT ),
	.COUT(\core/n14313_0_COUT ),
	.SUM(\core/n14313_1 )
);
defparam \core/n14313_s .ALU_MODE=0;
ALU \core/n14312_s  (
	.I0(\core/reg_pc [4]),
	.I1(\core/decoded_imm [4]),
	.I3(GND),
	.CIN(\core/n14313_0_COUT ),
	.COUT(\core/n14312_0_COUT ),
	.SUM(\core/n14312_1 )
);
defparam \core/n14312_s .ALU_MODE=0;
ALU \core/n14311_s  (
	.I0(\core/reg_pc [5]),
	.I1(\core/decoded_imm [5]),
	.I3(GND),
	.CIN(\core/n14312_0_COUT ),
	.COUT(\core/n14311_0_COUT ),
	.SUM(\core/n14311_1 )
);
defparam \core/n14311_s .ALU_MODE=0;
ALU \core/n14310_s  (
	.I0(\core/reg_pc [6]),
	.I1(\core/decoded_imm [6]),
	.I3(GND),
	.CIN(\core/n14311_0_COUT ),
	.COUT(\core/n14310_0_COUT ),
	.SUM(\core/n14310_1 )
);
defparam \core/n14310_s .ALU_MODE=0;
ALU \core/n14309_s  (
	.I0(\core/reg_pc [7]),
	.I1(\core/decoded_imm [7]),
	.I3(GND),
	.CIN(\core/n14310_0_COUT ),
	.COUT(\core/n14309_0_COUT ),
	.SUM(\core/n14309_1 )
);
defparam \core/n14309_s .ALU_MODE=0;
ALU \core/n14308_s  (
	.I0(\core/reg_pc [8]),
	.I1(\core/decoded_imm [8]),
	.I3(GND),
	.CIN(\core/n14309_0_COUT ),
	.COUT(\core/n14308_0_COUT ),
	.SUM(\core/n14308_1 )
);
defparam \core/n14308_s .ALU_MODE=0;
ALU \core/n14307_s  (
	.I0(\core/reg_pc [9]),
	.I1(\core/decoded_imm [9]),
	.I3(GND),
	.CIN(\core/n14308_0_COUT ),
	.COUT(\core/n14307_0_COUT ),
	.SUM(\core/n14307_1 )
);
defparam \core/n14307_s .ALU_MODE=0;
ALU \core/n14306_s  (
	.I0(\core/reg_pc [10]),
	.I1(\core/decoded_imm [10]),
	.I3(GND),
	.CIN(\core/n14307_0_COUT ),
	.COUT(\core/n14306_0_COUT ),
	.SUM(\core/n14306_1 )
);
defparam \core/n14306_s .ALU_MODE=0;
ALU \core/n14305_s  (
	.I0(\core/reg_pc [11]),
	.I1(\core/decoded_imm [11]),
	.I3(GND),
	.CIN(\core/n14306_0_COUT ),
	.COUT(\core/n14305_0_COUT ),
	.SUM(\core/n14305_1 )
);
defparam \core/n14305_s .ALU_MODE=0;
ALU \core/n14304_s  (
	.I0(\core/reg_pc [12]),
	.I1(\core/decoded_imm [12]),
	.I3(GND),
	.CIN(\core/n14305_0_COUT ),
	.COUT(\core/n14304_0_COUT ),
	.SUM(\core/n14304_1 )
);
defparam \core/n14304_s .ALU_MODE=0;
ALU \core/n14303_s  (
	.I0(\core/reg_pc [13]),
	.I1(\core/decoded_imm [13]),
	.I3(GND),
	.CIN(\core/n14304_0_COUT ),
	.COUT(\core/n14303_0_COUT ),
	.SUM(\core/n14303_1 )
);
defparam \core/n14303_s .ALU_MODE=0;
ALU \core/n14302_s  (
	.I0(\core/reg_pc [14]),
	.I1(\core/decoded_imm [14]),
	.I3(GND),
	.CIN(\core/n14303_0_COUT ),
	.COUT(\core/n14302_0_COUT ),
	.SUM(\core/n14302_1 )
);
defparam \core/n14302_s .ALU_MODE=0;
ALU \core/n14301_s  (
	.I0(\core/reg_pc [15]),
	.I1(\core/decoded_imm [15]),
	.I3(GND),
	.CIN(\core/n14302_0_COUT ),
	.COUT(\core/n14301_0_COUT ),
	.SUM(\core/n14301_1 )
);
defparam \core/n14301_s .ALU_MODE=0;
ALU \core/n14300_s  (
	.I0(\core/reg_pc [16]),
	.I1(\core/decoded_imm [16]),
	.I3(GND),
	.CIN(\core/n14301_0_COUT ),
	.COUT(\core/n14300_0_COUT ),
	.SUM(\core/n14300_1 )
);
defparam \core/n14300_s .ALU_MODE=0;
ALU \core/n14299_s  (
	.I0(\core/reg_pc [17]),
	.I1(\core/decoded_imm [17]),
	.I3(GND),
	.CIN(\core/n14300_0_COUT ),
	.COUT(\core/n14299_0_COUT ),
	.SUM(\core/n14299_1 )
);
defparam \core/n14299_s .ALU_MODE=0;
ALU \core/n14298_s  (
	.I0(\core/reg_pc [18]),
	.I1(\core/decoded_imm [18]),
	.I3(GND),
	.CIN(\core/n14299_0_COUT ),
	.COUT(\core/n14298_0_COUT ),
	.SUM(\core/n14298_1 )
);
defparam \core/n14298_s .ALU_MODE=0;
ALU \core/n14297_s  (
	.I0(\core/reg_pc [19]),
	.I1(\core/decoded_imm [19]),
	.I3(GND),
	.CIN(\core/n14298_0_COUT ),
	.COUT(\core/n14297_0_COUT ),
	.SUM(\core/n14297_1 )
);
defparam \core/n14297_s .ALU_MODE=0;
ALU \core/n14296_s  (
	.I0(\core/reg_pc [20]),
	.I1(\core/decoded_imm [20]),
	.I3(GND),
	.CIN(\core/n14297_0_COUT ),
	.COUT(\core/n14296_0_COUT ),
	.SUM(\core/n14296_1 )
);
defparam \core/n14296_s .ALU_MODE=0;
ALU \core/n14295_s  (
	.I0(\core/reg_pc [21]),
	.I1(\core/decoded_imm [21]),
	.I3(GND),
	.CIN(\core/n14296_0_COUT ),
	.COUT(\core/n14295_0_COUT ),
	.SUM(\core/n14295_1 )
);
defparam \core/n14295_s .ALU_MODE=0;
ALU \core/n14294_s  (
	.I0(\core/reg_pc [22]),
	.I1(\core/decoded_imm [22]),
	.I3(GND),
	.CIN(\core/n14295_0_COUT ),
	.COUT(\core/n14294_0_COUT ),
	.SUM(\core/n14294_1 )
);
defparam \core/n14294_s .ALU_MODE=0;
ALU \core/n14293_s  (
	.I0(\core/reg_pc [23]),
	.I1(\core/decoded_imm [23]),
	.I3(GND),
	.CIN(\core/n14294_0_COUT ),
	.COUT(\core/n14293_0_COUT ),
	.SUM(\core/n14293_1 )
);
defparam \core/n14293_s .ALU_MODE=0;
ALU \core/n14292_s  (
	.I0(\core/reg_pc [24]),
	.I1(\core/decoded_imm [24]),
	.I3(GND),
	.CIN(\core/n14293_0_COUT ),
	.COUT(\core/n14292_0_COUT ),
	.SUM(\core/n14292_1 )
);
defparam \core/n14292_s .ALU_MODE=0;
ALU \core/n14291_s  (
	.I0(\core/reg_pc [25]),
	.I1(\core/decoded_imm [25]),
	.I3(GND),
	.CIN(\core/n14292_0_COUT ),
	.COUT(\core/n14291_0_COUT ),
	.SUM(\core/n14291_1 )
);
defparam \core/n14291_s .ALU_MODE=0;
ALU \core/n14290_s  (
	.I0(\core/reg_pc [26]),
	.I1(\core/decoded_imm [26]),
	.I3(GND),
	.CIN(\core/n14291_0_COUT ),
	.COUT(\core/n14290_0_COUT ),
	.SUM(\core/n14290_1 )
);
defparam \core/n14290_s .ALU_MODE=0;
ALU \core/n14289_s  (
	.I0(\core/reg_pc [27]),
	.I1(\core/decoded_imm [27]),
	.I3(GND),
	.CIN(\core/n14290_0_COUT ),
	.COUT(\core/n14289_0_COUT ),
	.SUM(\core/n14289_1 )
);
defparam \core/n14289_s .ALU_MODE=0;
ALU \core/n14288_s  (
	.I0(\core/reg_pc [28]),
	.I1(\core/decoded_imm [28]),
	.I3(GND),
	.CIN(\core/n14289_0_COUT ),
	.COUT(\core/n14288_0_COUT ),
	.SUM(\core/n14288_1 )
);
defparam \core/n14288_s .ALU_MODE=0;
ALU \core/n14287_s  (
	.I0(\core/reg_pc [29]),
	.I1(\core/decoded_imm [29]),
	.I3(GND),
	.CIN(\core/n14288_0_COUT ),
	.COUT(\core/n14287_0_COUT ),
	.SUM(\core/n14287_1 )
);
defparam \core/n14287_s .ALU_MODE=0;
ALU \core/n14286_s  (
	.I0(\core/reg_pc [30]),
	.I1(\core/decoded_imm [30]),
	.I3(GND),
	.CIN(\core/n14287_0_COUT ),
	.COUT(\core/n14286_0_COUT ),
	.SUM(\core/n14286_1 )
);
defparam \core/n14286_s .ALU_MODE=0;
ALU \core/n14285_s  (
	.I0(\core/reg_pc [31]),
	.I1(\core/decoded_imm [31]),
	.I3(GND),
	.CIN(\core/n14286_0_COUT ),
	.COUT(\core/n14285_0_COUT ),
	.SUM(\core/n14285_1 )
);
defparam \core/n14285_s .ALU_MODE=0;
ALU \core/n14670_s  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/decoded_imm [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n14670_0_COUT ),
	.SUM(\core/n14670_1 )
);
defparam \core/n14670_s .ALU_MODE=0;
ALU \core/n14669_s  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/decoded_imm [1]),
	.I3(GND),
	.CIN(\core/n14670_0_COUT ),
	.COUT(\core/n14669_0_COUT ),
	.SUM(\core/n14669_1 )
);
defparam \core/n14669_s .ALU_MODE=0;
ALU \core/n14668_s  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/decoded_imm [2]),
	.I3(GND),
	.CIN(\core/n14669_0_COUT ),
	.COUT(\core/n14668_0_COUT ),
	.SUM(\core/n14668_1 )
);
defparam \core/n14668_s .ALU_MODE=0;
ALU \core/n14667_s  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/decoded_imm [3]),
	.I3(GND),
	.CIN(\core/n14668_0_COUT ),
	.COUT(\core/n14667_0_COUT ),
	.SUM(\core/n14667_1 )
);
defparam \core/n14667_s .ALU_MODE=0;
ALU \core/n14666_s  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/decoded_imm [4]),
	.I3(GND),
	.CIN(\core/n14667_0_COUT ),
	.COUT(\core/n14666_0_COUT ),
	.SUM(\core/n14666_1 )
);
defparam \core/n14666_s .ALU_MODE=0;
ALU \core/n14665_s  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/decoded_imm [5]),
	.I3(GND),
	.CIN(\core/n14666_0_COUT ),
	.COUT(\core/n14665_0_COUT ),
	.SUM(\core/n14665_1 )
);
defparam \core/n14665_s .ALU_MODE=0;
ALU \core/n14664_s  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/decoded_imm [6]),
	.I3(GND),
	.CIN(\core/n14665_0_COUT ),
	.COUT(\core/n14664_0_COUT ),
	.SUM(\core/n14664_1 )
);
defparam \core/n14664_s .ALU_MODE=0;
ALU \core/n14663_s  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/decoded_imm [7]),
	.I3(GND),
	.CIN(\core/n14664_0_COUT ),
	.COUT(\core/n14663_0_COUT ),
	.SUM(\core/n14663_1 )
);
defparam \core/n14663_s .ALU_MODE=0;
ALU \core/n14662_s  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/decoded_imm [8]),
	.I3(GND),
	.CIN(\core/n14663_0_COUT ),
	.COUT(\core/n14662_0_COUT ),
	.SUM(\core/n14662_1 )
);
defparam \core/n14662_s .ALU_MODE=0;
ALU \core/n14661_s  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/decoded_imm [9]),
	.I3(GND),
	.CIN(\core/n14662_0_COUT ),
	.COUT(\core/n14661_0_COUT ),
	.SUM(\core/n14661_1 )
);
defparam \core/n14661_s .ALU_MODE=0;
ALU \core/n14660_s  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/decoded_imm [10]),
	.I3(GND),
	.CIN(\core/n14661_0_COUT ),
	.COUT(\core/n14660_0_COUT ),
	.SUM(\core/n14660_1 )
);
defparam \core/n14660_s .ALU_MODE=0;
ALU \core/n14659_s  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/decoded_imm [11]),
	.I3(GND),
	.CIN(\core/n14660_0_COUT ),
	.COUT(\core/n14659_0_COUT ),
	.SUM(\core/n14659_1 )
);
defparam \core/n14659_s .ALU_MODE=0;
ALU \core/n14658_s  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/decoded_imm [12]),
	.I3(GND),
	.CIN(\core/n14659_0_COUT ),
	.COUT(\core/n14658_0_COUT ),
	.SUM(\core/n14658_1 )
);
defparam \core/n14658_s .ALU_MODE=0;
ALU \core/n14657_s  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/decoded_imm [13]),
	.I3(GND),
	.CIN(\core/n14658_0_COUT ),
	.COUT(\core/n14657_0_COUT ),
	.SUM(\core/n14657_1 )
);
defparam \core/n14657_s .ALU_MODE=0;
ALU \core/n14656_s  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/decoded_imm [14]),
	.I3(GND),
	.CIN(\core/n14657_0_COUT ),
	.COUT(\core/n14656_0_COUT ),
	.SUM(\core/n14656_1 )
);
defparam \core/n14656_s .ALU_MODE=0;
ALU \core/n14655_s  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/decoded_imm [15]),
	.I3(GND),
	.CIN(\core/n14656_0_COUT ),
	.COUT(\core/n14655_0_COUT ),
	.SUM(\core/n14655_1 )
);
defparam \core/n14655_s .ALU_MODE=0;
ALU \core/n14654_s  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/decoded_imm [16]),
	.I3(GND),
	.CIN(\core/n14655_0_COUT ),
	.COUT(\core/n14654_0_COUT ),
	.SUM(\core/n14654_1 )
);
defparam \core/n14654_s .ALU_MODE=0;
ALU \core/n14653_s  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/decoded_imm [17]),
	.I3(GND),
	.CIN(\core/n14654_0_COUT ),
	.COUT(\core/n14653_0_COUT ),
	.SUM(\core/n14653_1 )
);
defparam \core/n14653_s .ALU_MODE=0;
ALU \core/n14652_s  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/decoded_imm [18]),
	.I3(GND),
	.CIN(\core/n14653_0_COUT ),
	.COUT(\core/n14652_0_COUT ),
	.SUM(\core/n14652_1 )
);
defparam \core/n14652_s .ALU_MODE=0;
ALU \core/n14651_s  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/decoded_imm [19]),
	.I3(GND),
	.CIN(\core/n14652_0_COUT ),
	.COUT(\core/n14651_0_COUT ),
	.SUM(\core/n14651_1 )
);
defparam \core/n14651_s .ALU_MODE=0;
ALU \core/n14650_s  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/decoded_imm [20]),
	.I3(GND),
	.CIN(\core/n14651_0_COUT ),
	.COUT(\core/n14650_0_COUT ),
	.SUM(\core/n14650_1 )
);
defparam \core/n14650_s .ALU_MODE=0;
ALU \core/n14649_s  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/decoded_imm [21]),
	.I3(GND),
	.CIN(\core/n14650_0_COUT ),
	.COUT(\core/n14649_0_COUT ),
	.SUM(\core/n14649_1 )
);
defparam \core/n14649_s .ALU_MODE=0;
ALU \core/n14648_s  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/decoded_imm [22]),
	.I3(GND),
	.CIN(\core/n14649_0_COUT ),
	.COUT(\core/n14648_0_COUT ),
	.SUM(\core/n14648_1 )
);
defparam \core/n14648_s .ALU_MODE=0;
ALU \core/n14647_s  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/decoded_imm [23]),
	.I3(GND),
	.CIN(\core/n14648_0_COUT ),
	.COUT(\core/n14647_0_COUT ),
	.SUM(\core/n14647_1 )
);
defparam \core/n14647_s .ALU_MODE=0;
ALU \core/n14646_s  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/decoded_imm [24]),
	.I3(GND),
	.CIN(\core/n14647_0_COUT ),
	.COUT(\core/n14646_0_COUT ),
	.SUM(\core/n14646_1 )
);
defparam \core/n14646_s .ALU_MODE=0;
ALU \core/n14645_s  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/decoded_imm [25]),
	.I3(GND),
	.CIN(\core/n14646_0_COUT ),
	.COUT(\core/n14645_0_COUT ),
	.SUM(\core/n14645_1 )
);
defparam \core/n14645_s .ALU_MODE=0;
ALU \core/n14644_s  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/decoded_imm [26]),
	.I3(GND),
	.CIN(\core/n14645_0_COUT ),
	.COUT(\core/n14644_0_COUT ),
	.SUM(\core/n14644_1 )
);
defparam \core/n14644_s .ALU_MODE=0;
ALU \core/n14643_s  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/decoded_imm [27]),
	.I3(GND),
	.CIN(\core/n14644_0_COUT ),
	.COUT(\core/n14643_0_COUT ),
	.SUM(\core/n14643_1 )
);
defparam \core/n14643_s .ALU_MODE=0;
ALU \core/n14642_s  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/decoded_imm [28]),
	.I3(GND),
	.CIN(\core/n14643_0_COUT ),
	.COUT(\core/n14642_0_COUT ),
	.SUM(\core/n14642_1 )
);
defparam \core/n14642_s .ALU_MODE=0;
ALU \core/n14641_s  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/decoded_imm [29]),
	.I3(GND),
	.CIN(\core/n14642_0_COUT ),
	.COUT(\core/n14641_0_COUT ),
	.SUM(\core/n14641_1 )
);
defparam \core/n14641_s .ALU_MODE=0;
ALU \core/n14640_s  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/decoded_imm [30]),
	.I3(GND),
	.CIN(\core/n14641_0_COUT ),
	.COUT(\core/n14640_0_COUT ),
	.SUM(\core/n14640_1 )
);
defparam \core/n14640_s .ALU_MODE=0;
ALU \core/n14639_s  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/decoded_imm [31]),
	.I3(GND),
	.CIN(\core/n14640_0_COUT ),
	.COUT(\core/n14639_0_COUT ),
	.SUM(\core/n14639_1 )
);
defparam \core/n14639_s .ALU_MODE=0;
ALU \core/n12077_s  (
	.I0(\core/pcpi_timeout_counter [1]),
	.I1(\core/pcpi_timeout_counter [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\core/n12077_0_COUT ),
	.SUM(\core/n12077_2 )
);
defparam \core/n12077_s .ALU_MODE=0;
ALU \core/n12076_s  (
	.I0(VCC),
	.I1(\core/pcpi_timeout_counter [2]),
	.I3(GND),
	.CIN(\core/n12077_0_COUT ),
	.COUT(\core/n12076_0_COUT ),
	.SUM(\core/n12076_2 )
);
defparam \core/n12076_s .ALU_MODE=0;
ALU \core/n12075_s  (
	.I0(VCC),
	.I1(\core/pcpi_timeout_counter [3]),
	.I3(GND),
	.CIN(\core/n12076_0_COUT ),
	.COUT(\core/n12075_0_COUT ),
	.SUM(\core/n12075_2 )
);
defparam \core/n12075_s .ALU_MODE=0;
DFFE \core/mem_rdata_q_11_s1  (
	.D(\core/mem_rdata_latched [11]),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [11])
);
defparam \core/mem_rdata_q_11_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_10_s1  (
	.D(\core/mem_rdata_latched [10]),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [10])
);
defparam \core/mem_rdata_q_10_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_8_s1  (
	.D(\core/n2226_5 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [8])
);
defparam \core/mem_rdata_q_8_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_7_s1  (
	.D(\core/n2227_5 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [7])
);
defparam \core/mem_rdata_q_7_s1 .INIT=1'b0;
DFFE \core/mem_state_1_s1  (
	.D(\core/n2532_9 ),
	.CLK(clk_in_d),
	.CE(\core/mem_state_1_10 ),
	.Q(\core/mem_state [1])
);
defparam \core/mem_state_1_s1 .INIT=1'b0;
DFFE \core/mem_state_0_s1  (
	.D(\core/n2533_9 ),
	.CLK(clk_in_d),
	.CE(\core/mem_state_1_10 ),
	.Q(\core/mem_state [0])
);
defparam \core/mem_state_0_s1 .INIT=1'b0;
DFFE \core/mem_valid_s1  (
	.D(\core/n2534_9 ),
	.CLK(clk_in_d),
	.CE(\core/mem_valid_10 ),
	.Q(mem_valid)
);
defparam \core/mem_valid_s1 .INIT=1'b0;
DFFSE \core/next_irq_pending_2_s1  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/next_irq_pending_2_10 ),
	.SET(\core/n23253_3 ),
	.Q(\core/next_irq_pending [2])
);
defparam \core/next_irq_pending_2_s1 .INIT=1'b1;
DFFCE \core/csr_mcause_31_s1  (
	.D(\core/n11464_17 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [31])
);
defparam \core/csr_mcause_31_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_4_s1  (
	.D(\core/n11492_15 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [4])
);
defparam \core/csr_mcause_4_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_0_s1  (
	.D(\core/n11500_15 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n624_5),
	.Q(\core/csr_mcause [0])
);
defparam \core/csr_mcause_0_s1 .INIT=1'b0;
ALU \core/n7389_s1  (
	.I0(\core/reg_pc [2]),
	.I1(\core/latched_compr ),
	.I3(GND),
	.CIN(\core/n7390_0_COUT ),
	.COUT(\core/n7389_2_COUT ),
	.SUM(\core/n7389_4 )
);
defparam \core/n7389_s1 .ALU_MODE=1;
ALU \core/n12727_s1  (
	.I0(\core/n12616_9 ),
	.I1(\core/compressed_instr ),
	.I3(GND),
	.CIN(\core/n12728_0_COUT ),
	.COUT(\core/n12727_2_COUT ),
	.SUM(\core/n12727_4 )
);
defparam \core/n12727_s1 .ALU_MODE=1;
LUT3 \core/n11898_s114  (
	.I0(\core/cpuregs[0] [31]),
	.I1(\core/cpuregs[1] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_72 )
);
defparam \core/n11898_s114 .INIT=8'hCA;
LUT3 \core/n11898_s115  (
	.I0(\core/cpuregs[2] [31]),
	.I1(\core/cpuregs[3] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_73 )
);
defparam \core/n11898_s115 .INIT=8'hCA;
LUT3 \core/n11898_s116  (
	.I0(\core/cpuregs[4] [31]),
	.I1(\core/cpuregs[5] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_74 )
);
defparam \core/n11898_s116 .INIT=8'hCA;
LUT3 \core/n11898_s117  (
	.I0(\core/cpuregs[6] [31]),
	.I1(\core/cpuregs[7] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_75 )
);
defparam \core/n11898_s117 .INIT=8'hCA;
LUT3 \core/n11898_s118  (
	.I0(\core/cpuregs[8] [31]),
	.I1(\core/cpuregs[9] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_76 )
);
defparam \core/n11898_s118 .INIT=8'hCA;
LUT3 \core/n11898_s119  (
	.I0(\core/cpuregs[10] [31]),
	.I1(\core/cpuregs[11] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_77 )
);
defparam \core/n11898_s119 .INIT=8'hCA;
LUT3 \core/n11898_s120  (
	.I0(\core/cpuregs[12] [31]),
	.I1(\core/cpuregs[13] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_78 )
);
defparam \core/n11898_s120 .INIT=8'hCA;
LUT3 \core/n11898_s121  (
	.I0(\core/cpuregs[14] [31]),
	.I1(\core/cpuregs[15] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_79 )
);
defparam \core/n11898_s121 .INIT=8'hCA;
LUT3 \core/n11898_s122  (
	.I0(\core/cpuregs[16] [31]),
	.I1(\core/cpuregs[17] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_80 )
);
defparam \core/n11898_s122 .INIT=8'hCA;
LUT3 \core/n11898_s123  (
	.I0(\core/cpuregs[18] [31]),
	.I1(\core/cpuregs[19] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_81 )
);
defparam \core/n11898_s123 .INIT=8'hCA;
LUT3 \core/n11898_s124  (
	.I0(\core/cpuregs[20] [31]),
	.I1(\core/cpuregs[21] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_82 )
);
defparam \core/n11898_s124 .INIT=8'hCA;
LUT3 \core/n11898_s125  (
	.I0(\core/cpuregs[22] [31]),
	.I1(\core/cpuregs[23] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_83 )
);
defparam \core/n11898_s125 .INIT=8'hCA;
LUT3 \core/n11898_s126  (
	.I0(\core/cpuregs[24] [31]),
	.I1(\core/cpuregs[25] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_84 )
);
defparam \core/n11898_s126 .INIT=8'hCA;
LUT3 \core/n11898_s127  (
	.I0(\core/cpuregs[26] [31]),
	.I1(\core/cpuregs[27] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_85 )
);
defparam \core/n11898_s127 .INIT=8'hCA;
LUT3 \core/n11898_s128  (
	.I0(\core/cpuregs[28] [31]),
	.I1(\core/cpuregs[29] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_86 )
);
defparam \core/n11898_s128 .INIT=8'hCA;
LUT3 \core/n11898_s129  (
	.I0(\core/cpuregs[30] [31]),
	.I1(\core/cpuregs[31] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_87 )
);
defparam \core/n11898_s129 .INIT=8'hCA;
LUT3 \core/n11898_s130  (
	.I0(\core/cpuregs[32] [31]),
	.I1(\core/cpuregs[33] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_88 )
);
defparam \core/n11898_s130 .INIT=8'hCA;
LUT3 \core/n11898_s131  (
	.I0(\core/cpuregs[34] [31]),
	.I1(\core/cpuregs[35] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11898_89 )
);
defparam \core/n11898_s131 .INIT=8'hCA;
LUT3 \core/n11899_s114  (
	.I0(\core/cpuregs[0] [30]),
	.I1(\core/cpuregs[1] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_72 )
);
defparam \core/n11899_s114 .INIT=8'hCA;
LUT3 \core/n11899_s115  (
	.I0(\core/cpuregs[2] [30]),
	.I1(\core/cpuregs[3] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_73 )
);
defparam \core/n11899_s115 .INIT=8'hCA;
LUT3 \core/n11899_s116  (
	.I0(\core/cpuregs[4] [30]),
	.I1(\core/cpuregs[5] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_74 )
);
defparam \core/n11899_s116 .INIT=8'hCA;
LUT3 \core/n11899_s117  (
	.I0(\core/cpuregs[6] [30]),
	.I1(\core/cpuregs[7] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_75 )
);
defparam \core/n11899_s117 .INIT=8'hCA;
LUT3 \core/n11899_s118  (
	.I0(\core/cpuregs[8] [30]),
	.I1(\core/cpuregs[9] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_76 )
);
defparam \core/n11899_s118 .INIT=8'hCA;
LUT3 \core/n11899_s119  (
	.I0(\core/cpuregs[10] [30]),
	.I1(\core/cpuregs[11] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_77 )
);
defparam \core/n11899_s119 .INIT=8'hCA;
LUT3 \core/n11899_s120  (
	.I0(\core/cpuregs[12] [30]),
	.I1(\core/cpuregs[13] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_78 )
);
defparam \core/n11899_s120 .INIT=8'hCA;
LUT3 \core/n11899_s121  (
	.I0(\core/cpuregs[14] [30]),
	.I1(\core/cpuregs[15] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_79 )
);
defparam \core/n11899_s121 .INIT=8'hCA;
LUT3 \core/n11899_s122  (
	.I0(\core/cpuregs[16] [30]),
	.I1(\core/cpuregs[17] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_80 )
);
defparam \core/n11899_s122 .INIT=8'hCA;
LUT3 \core/n11899_s123  (
	.I0(\core/cpuregs[18] [30]),
	.I1(\core/cpuregs[19] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_81 )
);
defparam \core/n11899_s123 .INIT=8'hCA;
LUT3 \core/n11899_s124  (
	.I0(\core/cpuregs[20] [30]),
	.I1(\core/cpuregs[21] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_82 )
);
defparam \core/n11899_s124 .INIT=8'hCA;
LUT3 \core/n11899_s125  (
	.I0(\core/cpuregs[22] [30]),
	.I1(\core/cpuregs[23] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_83 )
);
defparam \core/n11899_s125 .INIT=8'hCA;
LUT3 \core/n11899_s126  (
	.I0(\core/cpuregs[24] [30]),
	.I1(\core/cpuregs[25] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_84 )
);
defparam \core/n11899_s126 .INIT=8'hCA;
LUT3 \core/n11899_s127  (
	.I0(\core/cpuregs[26] [30]),
	.I1(\core/cpuregs[27] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_85 )
);
defparam \core/n11899_s127 .INIT=8'hCA;
LUT3 \core/n11899_s128  (
	.I0(\core/cpuregs[28] [30]),
	.I1(\core/cpuregs[29] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_86 )
);
defparam \core/n11899_s128 .INIT=8'hCA;
LUT3 \core/n11899_s129  (
	.I0(\core/cpuregs[30] [30]),
	.I1(\core/cpuregs[31] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_87 )
);
defparam \core/n11899_s129 .INIT=8'hCA;
LUT3 \core/n11899_s130  (
	.I0(\core/cpuregs[32] [30]),
	.I1(\core/cpuregs[33] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_88 )
);
defparam \core/n11899_s130 .INIT=8'hCA;
LUT3 \core/n11899_s131  (
	.I0(\core/cpuregs[34] [30]),
	.I1(\core/cpuregs[35] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11899_89 )
);
defparam \core/n11899_s131 .INIT=8'hCA;
LUT3 \core/n11900_s114  (
	.I0(\core/cpuregs[0] [29]),
	.I1(\core/cpuregs[1] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_72 )
);
defparam \core/n11900_s114 .INIT=8'hCA;
LUT3 \core/n11900_s115  (
	.I0(\core/cpuregs[2] [29]),
	.I1(\core/cpuregs[3] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_73 )
);
defparam \core/n11900_s115 .INIT=8'hCA;
LUT3 \core/n11900_s116  (
	.I0(\core/cpuregs[4] [29]),
	.I1(\core/cpuregs[5] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_74 )
);
defparam \core/n11900_s116 .INIT=8'hCA;
LUT3 \core/n11900_s117  (
	.I0(\core/cpuregs[6] [29]),
	.I1(\core/cpuregs[7] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_75 )
);
defparam \core/n11900_s117 .INIT=8'hCA;
LUT3 \core/n11900_s118  (
	.I0(\core/cpuregs[8] [29]),
	.I1(\core/cpuregs[9] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_76 )
);
defparam \core/n11900_s118 .INIT=8'hCA;
LUT3 \core/n11900_s119  (
	.I0(\core/cpuregs[10] [29]),
	.I1(\core/cpuregs[11] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_77 )
);
defparam \core/n11900_s119 .INIT=8'hCA;
LUT3 \core/n11900_s120  (
	.I0(\core/cpuregs[12] [29]),
	.I1(\core/cpuregs[13] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_78 )
);
defparam \core/n11900_s120 .INIT=8'hCA;
LUT3 \core/n11900_s121  (
	.I0(\core/cpuregs[14] [29]),
	.I1(\core/cpuregs[15] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_79 )
);
defparam \core/n11900_s121 .INIT=8'hCA;
LUT3 \core/n11900_s122  (
	.I0(\core/cpuregs[16] [29]),
	.I1(\core/cpuregs[17] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_80 )
);
defparam \core/n11900_s122 .INIT=8'hCA;
LUT3 \core/n11900_s123  (
	.I0(\core/cpuregs[18] [29]),
	.I1(\core/cpuregs[19] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_81 )
);
defparam \core/n11900_s123 .INIT=8'hCA;
LUT3 \core/n11900_s124  (
	.I0(\core/cpuregs[20] [29]),
	.I1(\core/cpuregs[21] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_82 )
);
defparam \core/n11900_s124 .INIT=8'hCA;
LUT3 \core/n11900_s125  (
	.I0(\core/cpuregs[22] [29]),
	.I1(\core/cpuregs[23] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_83 )
);
defparam \core/n11900_s125 .INIT=8'hCA;
LUT3 \core/n11900_s126  (
	.I0(\core/cpuregs[24] [29]),
	.I1(\core/cpuregs[25] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_84 )
);
defparam \core/n11900_s126 .INIT=8'hCA;
LUT3 \core/n11900_s127  (
	.I0(\core/cpuregs[26] [29]),
	.I1(\core/cpuregs[27] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_85 )
);
defparam \core/n11900_s127 .INIT=8'hCA;
LUT3 \core/n11900_s128  (
	.I0(\core/cpuregs[28] [29]),
	.I1(\core/cpuregs[29] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_86 )
);
defparam \core/n11900_s128 .INIT=8'hCA;
LUT3 \core/n11900_s129  (
	.I0(\core/cpuregs[30] [29]),
	.I1(\core/cpuregs[31] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_87 )
);
defparam \core/n11900_s129 .INIT=8'hCA;
LUT3 \core/n11900_s130  (
	.I0(\core/cpuregs[32] [29]),
	.I1(\core/cpuregs[33] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_88 )
);
defparam \core/n11900_s130 .INIT=8'hCA;
LUT3 \core/n11900_s131  (
	.I0(\core/cpuregs[34] [29]),
	.I1(\core/cpuregs[35] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11900_89 )
);
defparam \core/n11900_s131 .INIT=8'hCA;
LUT3 \core/n11901_s114  (
	.I0(\core/cpuregs[0] [28]),
	.I1(\core/cpuregs[1] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_72 )
);
defparam \core/n11901_s114 .INIT=8'hCA;
LUT3 \core/n11901_s115  (
	.I0(\core/cpuregs[2] [28]),
	.I1(\core/cpuregs[3] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_73 )
);
defparam \core/n11901_s115 .INIT=8'hCA;
LUT3 \core/n11901_s116  (
	.I0(\core/cpuregs[4] [28]),
	.I1(\core/cpuregs[5] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_74 )
);
defparam \core/n11901_s116 .INIT=8'hCA;
LUT3 \core/n11901_s117  (
	.I0(\core/cpuregs[6] [28]),
	.I1(\core/cpuregs[7] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_75 )
);
defparam \core/n11901_s117 .INIT=8'hCA;
LUT3 \core/n11901_s118  (
	.I0(\core/cpuregs[8] [28]),
	.I1(\core/cpuregs[9] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_76 )
);
defparam \core/n11901_s118 .INIT=8'hCA;
LUT3 \core/n11901_s119  (
	.I0(\core/cpuregs[10] [28]),
	.I1(\core/cpuregs[11] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_77 )
);
defparam \core/n11901_s119 .INIT=8'hCA;
LUT3 \core/n11901_s120  (
	.I0(\core/cpuregs[12] [28]),
	.I1(\core/cpuregs[13] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_78 )
);
defparam \core/n11901_s120 .INIT=8'hCA;
LUT3 \core/n11901_s121  (
	.I0(\core/cpuregs[14] [28]),
	.I1(\core/cpuregs[15] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_79 )
);
defparam \core/n11901_s121 .INIT=8'hCA;
LUT3 \core/n11901_s122  (
	.I0(\core/cpuregs[16] [28]),
	.I1(\core/cpuregs[17] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_80 )
);
defparam \core/n11901_s122 .INIT=8'hCA;
LUT3 \core/n11901_s123  (
	.I0(\core/cpuregs[18] [28]),
	.I1(\core/cpuregs[19] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_81 )
);
defparam \core/n11901_s123 .INIT=8'hCA;
LUT3 \core/n11901_s124  (
	.I0(\core/cpuregs[20] [28]),
	.I1(\core/cpuregs[21] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_82 )
);
defparam \core/n11901_s124 .INIT=8'hCA;
LUT3 \core/n11901_s125  (
	.I0(\core/cpuregs[22] [28]),
	.I1(\core/cpuregs[23] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_83 )
);
defparam \core/n11901_s125 .INIT=8'hCA;
LUT3 \core/n11901_s126  (
	.I0(\core/cpuregs[24] [28]),
	.I1(\core/cpuregs[25] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_84 )
);
defparam \core/n11901_s126 .INIT=8'hCA;
LUT3 \core/n11901_s127  (
	.I0(\core/cpuregs[26] [28]),
	.I1(\core/cpuregs[27] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_85 )
);
defparam \core/n11901_s127 .INIT=8'hCA;
LUT3 \core/n11901_s128  (
	.I0(\core/cpuregs[28] [28]),
	.I1(\core/cpuregs[29] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_86 )
);
defparam \core/n11901_s128 .INIT=8'hCA;
LUT3 \core/n11901_s129  (
	.I0(\core/cpuregs[30] [28]),
	.I1(\core/cpuregs[31] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_87 )
);
defparam \core/n11901_s129 .INIT=8'hCA;
LUT3 \core/n11901_s130  (
	.I0(\core/cpuregs[32] [28]),
	.I1(\core/cpuregs[33] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_88 )
);
defparam \core/n11901_s130 .INIT=8'hCA;
LUT3 \core/n11901_s131  (
	.I0(\core/cpuregs[34] [28]),
	.I1(\core/cpuregs[35] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11901_89 )
);
defparam \core/n11901_s131 .INIT=8'hCA;
LUT3 \core/n11902_s114  (
	.I0(\core/cpuregs[0] [27]),
	.I1(\core/cpuregs[1] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_72 )
);
defparam \core/n11902_s114 .INIT=8'hCA;
LUT3 \core/n11902_s115  (
	.I0(\core/cpuregs[2] [27]),
	.I1(\core/cpuregs[3] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_73 )
);
defparam \core/n11902_s115 .INIT=8'hCA;
LUT3 \core/n11902_s116  (
	.I0(\core/cpuregs[4] [27]),
	.I1(\core/cpuregs[5] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_74 )
);
defparam \core/n11902_s116 .INIT=8'hCA;
LUT3 \core/n11902_s117  (
	.I0(\core/cpuregs[6] [27]),
	.I1(\core/cpuregs[7] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_75 )
);
defparam \core/n11902_s117 .INIT=8'hCA;
LUT3 \core/n11902_s118  (
	.I0(\core/cpuregs[8] [27]),
	.I1(\core/cpuregs[9] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_76 )
);
defparam \core/n11902_s118 .INIT=8'hCA;
LUT3 \core/n11902_s119  (
	.I0(\core/cpuregs[10] [27]),
	.I1(\core/cpuregs[11] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_77 )
);
defparam \core/n11902_s119 .INIT=8'hCA;
LUT3 \core/n11902_s120  (
	.I0(\core/cpuregs[12] [27]),
	.I1(\core/cpuregs[13] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_78 )
);
defparam \core/n11902_s120 .INIT=8'hCA;
LUT3 \core/n11902_s121  (
	.I0(\core/cpuregs[14] [27]),
	.I1(\core/cpuregs[15] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_79 )
);
defparam \core/n11902_s121 .INIT=8'hCA;
LUT3 \core/n11902_s122  (
	.I0(\core/cpuregs[16] [27]),
	.I1(\core/cpuregs[17] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_80 )
);
defparam \core/n11902_s122 .INIT=8'hCA;
LUT3 \core/n11902_s123  (
	.I0(\core/cpuregs[18] [27]),
	.I1(\core/cpuregs[19] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_81 )
);
defparam \core/n11902_s123 .INIT=8'hCA;
LUT3 \core/n11902_s124  (
	.I0(\core/cpuregs[20] [27]),
	.I1(\core/cpuregs[21] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_82 )
);
defparam \core/n11902_s124 .INIT=8'hCA;
LUT3 \core/n11902_s125  (
	.I0(\core/cpuregs[22] [27]),
	.I1(\core/cpuregs[23] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_83 )
);
defparam \core/n11902_s125 .INIT=8'hCA;
LUT3 \core/n11902_s126  (
	.I0(\core/cpuregs[24] [27]),
	.I1(\core/cpuregs[25] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_84 )
);
defparam \core/n11902_s126 .INIT=8'hCA;
LUT3 \core/n11902_s127  (
	.I0(\core/cpuregs[26] [27]),
	.I1(\core/cpuregs[27] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_85 )
);
defparam \core/n11902_s127 .INIT=8'hCA;
LUT3 \core/n11902_s128  (
	.I0(\core/cpuregs[28] [27]),
	.I1(\core/cpuregs[29] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_86 )
);
defparam \core/n11902_s128 .INIT=8'hCA;
LUT3 \core/n11902_s129  (
	.I0(\core/cpuregs[30] [27]),
	.I1(\core/cpuregs[31] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_87 )
);
defparam \core/n11902_s129 .INIT=8'hCA;
LUT3 \core/n11902_s130  (
	.I0(\core/cpuregs[32] [27]),
	.I1(\core/cpuregs[33] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_88 )
);
defparam \core/n11902_s130 .INIT=8'hCA;
LUT3 \core/n11902_s131  (
	.I0(\core/cpuregs[34] [27]),
	.I1(\core/cpuregs[35] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11902_89 )
);
defparam \core/n11902_s131 .INIT=8'hCA;
LUT3 \core/n11903_s114  (
	.I0(\core/cpuregs[0] [26]),
	.I1(\core/cpuregs[1] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_72 )
);
defparam \core/n11903_s114 .INIT=8'hCA;
LUT3 \core/n11903_s115  (
	.I0(\core/cpuregs[2] [26]),
	.I1(\core/cpuregs[3] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_73 )
);
defparam \core/n11903_s115 .INIT=8'hCA;
LUT3 \core/n11903_s116  (
	.I0(\core/cpuregs[4] [26]),
	.I1(\core/cpuregs[5] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_74 )
);
defparam \core/n11903_s116 .INIT=8'hCA;
LUT3 \core/n11903_s117  (
	.I0(\core/cpuregs[6] [26]),
	.I1(\core/cpuregs[7] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_75 )
);
defparam \core/n11903_s117 .INIT=8'hCA;
LUT3 \core/n11903_s118  (
	.I0(\core/cpuregs[8] [26]),
	.I1(\core/cpuregs[9] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_76 )
);
defparam \core/n11903_s118 .INIT=8'hCA;
LUT3 \core/n11903_s119  (
	.I0(\core/cpuregs[10] [26]),
	.I1(\core/cpuregs[11] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_77 )
);
defparam \core/n11903_s119 .INIT=8'hCA;
LUT3 \core/n11903_s120  (
	.I0(\core/cpuregs[12] [26]),
	.I1(\core/cpuregs[13] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_78 )
);
defparam \core/n11903_s120 .INIT=8'hCA;
LUT3 \core/n11903_s121  (
	.I0(\core/cpuregs[14] [26]),
	.I1(\core/cpuregs[15] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_79 )
);
defparam \core/n11903_s121 .INIT=8'hCA;
LUT3 \core/n11903_s122  (
	.I0(\core/cpuregs[16] [26]),
	.I1(\core/cpuregs[17] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_80 )
);
defparam \core/n11903_s122 .INIT=8'hCA;
LUT3 \core/n11903_s123  (
	.I0(\core/cpuregs[18] [26]),
	.I1(\core/cpuregs[19] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_81 )
);
defparam \core/n11903_s123 .INIT=8'hCA;
LUT3 \core/n11903_s124  (
	.I0(\core/cpuregs[20] [26]),
	.I1(\core/cpuregs[21] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_82 )
);
defparam \core/n11903_s124 .INIT=8'hCA;
LUT3 \core/n11903_s125  (
	.I0(\core/cpuregs[22] [26]),
	.I1(\core/cpuregs[23] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_83 )
);
defparam \core/n11903_s125 .INIT=8'hCA;
LUT3 \core/n11903_s126  (
	.I0(\core/cpuregs[24] [26]),
	.I1(\core/cpuregs[25] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_84 )
);
defparam \core/n11903_s126 .INIT=8'hCA;
LUT3 \core/n11903_s127  (
	.I0(\core/cpuregs[26] [26]),
	.I1(\core/cpuregs[27] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_85 )
);
defparam \core/n11903_s127 .INIT=8'hCA;
LUT3 \core/n11903_s128  (
	.I0(\core/cpuregs[28] [26]),
	.I1(\core/cpuregs[29] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_86 )
);
defparam \core/n11903_s128 .INIT=8'hCA;
LUT3 \core/n11903_s129  (
	.I0(\core/cpuregs[30] [26]),
	.I1(\core/cpuregs[31] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_87 )
);
defparam \core/n11903_s129 .INIT=8'hCA;
LUT3 \core/n11903_s130  (
	.I0(\core/cpuregs[32] [26]),
	.I1(\core/cpuregs[33] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_88 )
);
defparam \core/n11903_s130 .INIT=8'hCA;
LUT3 \core/n11903_s131  (
	.I0(\core/cpuregs[34] [26]),
	.I1(\core/cpuregs[35] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11903_89 )
);
defparam \core/n11903_s131 .INIT=8'hCA;
LUT3 \core/n11904_s114  (
	.I0(\core/cpuregs[0] [25]),
	.I1(\core/cpuregs[1] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_72 )
);
defparam \core/n11904_s114 .INIT=8'hCA;
LUT3 \core/n11904_s115  (
	.I0(\core/cpuregs[2] [25]),
	.I1(\core/cpuregs[3] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_73 )
);
defparam \core/n11904_s115 .INIT=8'hCA;
LUT3 \core/n11904_s116  (
	.I0(\core/cpuregs[4] [25]),
	.I1(\core/cpuregs[5] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_74 )
);
defparam \core/n11904_s116 .INIT=8'hCA;
LUT3 \core/n11904_s117  (
	.I0(\core/cpuregs[6] [25]),
	.I1(\core/cpuregs[7] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_75 )
);
defparam \core/n11904_s117 .INIT=8'hCA;
LUT3 \core/n11904_s118  (
	.I0(\core/cpuregs[8] [25]),
	.I1(\core/cpuregs[9] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_76 )
);
defparam \core/n11904_s118 .INIT=8'hCA;
LUT3 \core/n11904_s119  (
	.I0(\core/cpuregs[10] [25]),
	.I1(\core/cpuregs[11] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_77 )
);
defparam \core/n11904_s119 .INIT=8'hCA;
LUT3 \core/n11904_s120  (
	.I0(\core/cpuregs[12] [25]),
	.I1(\core/cpuregs[13] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_78 )
);
defparam \core/n11904_s120 .INIT=8'hCA;
LUT3 \core/n11904_s121  (
	.I0(\core/cpuregs[14] [25]),
	.I1(\core/cpuregs[15] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_79 )
);
defparam \core/n11904_s121 .INIT=8'hCA;
LUT3 \core/n11904_s122  (
	.I0(\core/cpuregs[16] [25]),
	.I1(\core/cpuregs[17] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_80 )
);
defparam \core/n11904_s122 .INIT=8'hCA;
LUT3 \core/n11904_s123  (
	.I0(\core/cpuregs[18] [25]),
	.I1(\core/cpuregs[19] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_81 )
);
defparam \core/n11904_s123 .INIT=8'hCA;
LUT3 \core/n11904_s124  (
	.I0(\core/cpuregs[20] [25]),
	.I1(\core/cpuregs[21] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_82 )
);
defparam \core/n11904_s124 .INIT=8'hCA;
LUT3 \core/n11904_s125  (
	.I0(\core/cpuregs[22] [25]),
	.I1(\core/cpuregs[23] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_83 )
);
defparam \core/n11904_s125 .INIT=8'hCA;
LUT3 \core/n11904_s126  (
	.I0(\core/cpuregs[24] [25]),
	.I1(\core/cpuregs[25] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_84 )
);
defparam \core/n11904_s126 .INIT=8'hCA;
LUT3 \core/n11904_s127  (
	.I0(\core/cpuregs[26] [25]),
	.I1(\core/cpuregs[27] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_85 )
);
defparam \core/n11904_s127 .INIT=8'hCA;
LUT3 \core/n11904_s128  (
	.I0(\core/cpuregs[28] [25]),
	.I1(\core/cpuregs[29] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_86 )
);
defparam \core/n11904_s128 .INIT=8'hCA;
LUT3 \core/n11904_s129  (
	.I0(\core/cpuregs[30] [25]),
	.I1(\core/cpuregs[31] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_87 )
);
defparam \core/n11904_s129 .INIT=8'hCA;
LUT3 \core/n11904_s130  (
	.I0(\core/cpuregs[32] [25]),
	.I1(\core/cpuregs[33] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_88 )
);
defparam \core/n11904_s130 .INIT=8'hCA;
LUT3 \core/n11904_s131  (
	.I0(\core/cpuregs[34] [25]),
	.I1(\core/cpuregs[35] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11904_89 )
);
defparam \core/n11904_s131 .INIT=8'hCA;
LUT3 \core/n11905_s114  (
	.I0(\core/cpuregs[0] [24]),
	.I1(\core/cpuregs[1] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_72 )
);
defparam \core/n11905_s114 .INIT=8'hCA;
LUT3 \core/n11905_s115  (
	.I0(\core/cpuregs[2] [24]),
	.I1(\core/cpuregs[3] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_73 )
);
defparam \core/n11905_s115 .INIT=8'hCA;
LUT3 \core/n11905_s116  (
	.I0(\core/cpuregs[4] [24]),
	.I1(\core/cpuregs[5] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_74 )
);
defparam \core/n11905_s116 .INIT=8'hCA;
LUT3 \core/n11905_s117  (
	.I0(\core/cpuregs[6] [24]),
	.I1(\core/cpuregs[7] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_75 )
);
defparam \core/n11905_s117 .INIT=8'hCA;
LUT3 \core/n11905_s118  (
	.I0(\core/cpuregs[8] [24]),
	.I1(\core/cpuregs[9] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_76 )
);
defparam \core/n11905_s118 .INIT=8'hCA;
LUT3 \core/n11905_s119  (
	.I0(\core/cpuregs[10] [24]),
	.I1(\core/cpuregs[11] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_77 )
);
defparam \core/n11905_s119 .INIT=8'hCA;
LUT3 \core/n11905_s120  (
	.I0(\core/cpuregs[12] [24]),
	.I1(\core/cpuregs[13] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_78 )
);
defparam \core/n11905_s120 .INIT=8'hCA;
LUT3 \core/n11905_s121  (
	.I0(\core/cpuregs[14] [24]),
	.I1(\core/cpuregs[15] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_79 )
);
defparam \core/n11905_s121 .INIT=8'hCA;
LUT3 \core/n11905_s122  (
	.I0(\core/cpuregs[16] [24]),
	.I1(\core/cpuregs[17] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_80 )
);
defparam \core/n11905_s122 .INIT=8'hCA;
LUT3 \core/n11905_s123  (
	.I0(\core/cpuregs[18] [24]),
	.I1(\core/cpuregs[19] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_81 )
);
defparam \core/n11905_s123 .INIT=8'hCA;
LUT3 \core/n11905_s124  (
	.I0(\core/cpuregs[20] [24]),
	.I1(\core/cpuregs[21] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_82 )
);
defparam \core/n11905_s124 .INIT=8'hCA;
LUT3 \core/n11905_s125  (
	.I0(\core/cpuregs[22] [24]),
	.I1(\core/cpuregs[23] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_83 )
);
defparam \core/n11905_s125 .INIT=8'hCA;
LUT3 \core/n11905_s126  (
	.I0(\core/cpuregs[24] [24]),
	.I1(\core/cpuregs[25] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_84 )
);
defparam \core/n11905_s126 .INIT=8'hCA;
LUT3 \core/n11905_s127  (
	.I0(\core/cpuregs[26] [24]),
	.I1(\core/cpuregs[27] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_85 )
);
defparam \core/n11905_s127 .INIT=8'hCA;
LUT3 \core/n11905_s128  (
	.I0(\core/cpuregs[28] [24]),
	.I1(\core/cpuregs[29] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_86 )
);
defparam \core/n11905_s128 .INIT=8'hCA;
LUT3 \core/n11905_s129  (
	.I0(\core/cpuregs[30] [24]),
	.I1(\core/cpuregs[31] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_87 )
);
defparam \core/n11905_s129 .INIT=8'hCA;
LUT3 \core/n11905_s130  (
	.I0(\core/cpuregs[32] [24]),
	.I1(\core/cpuregs[33] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_88 )
);
defparam \core/n11905_s130 .INIT=8'hCA;
LUT3 \core/n11905_s131  (
	.I0(\core/cpuregs[34] [24]),
	.I1(\core/cpuregs[35] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11905_89 )
);
defparam \core/n11905_s131 .INIT=8'hCA;
LUT3 \core/n11906_s114  (
	.I0(\core/cpuregs[0] [23]),
	.I1(\core/cpuregs[1] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_72 )
);
defparam \core/n11906_s114 .INIT=8'hCA;
LUT3 \core/n11906_s115  (
	.I0(\core/cpuregs[2] [23]),
	.I1(\core/cpuregs[3] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_73 )
);
defparam \core/n11906_s115 .INIT=8'hCA;
LUT3 \core/n11906_s116  (
	.I0(\core/cpuregs[4] [23]),
	.I1(\core/cpuregs[5] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_74 )
);
defparam \core/n11906_s116 .INIT=8'hCA;
LUT3 \core/n11906_s117  (
	.I0(\core/cpuregs[6] [23]),
	.I1(\core/cpuregs[7] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_75 )
);
defparam \core/n11906_s117 .INIT=8'hCA;
LUT3 \core/n11906_s118  (
	.I0(\core/cpuregs[8] [23]),
	.I1(\core/cpuregs[9] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_76 )
);
defparam \core/n11906_s118 .INIT=8'hCA;
LUT3 \core/n11906_s119  (
	.I0(\core/cpuregs[10] [23]),
	.I1(\core/cpuregs[11] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_77 )
);
defparam \core/n11906_s119 .INIT=8'hCA;
LUT3 \core/n11906_s120  (
	.I0(\core/cpuregs[12] [23]),
	.I1(\core/cpuregs[13] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_78 )
);
defparam \core/n11906_s120 .INIT=8'hCA;
LUT3 \core/n11906_s121  (
	.I0(\core/cpuregs[14] [23]),
	.I1(\core/cpuregs[15] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_79 )
);
defparam \core/n11906_s121 .INIT=8'hCA;
LUT3 \core/n11906_s122  (
	.I0(\core/cpuregs[16] [23]),
	.I1(\core/cpuregs[17] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_80 )
);
defparam \core/n11906_s122 .INIT=8'hCA;
LUT3 \core/n11906_s123  (
	.I0(\core/cpuregs[18] [23]),
	.I1(\core/cpuregs[19] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_81 )
);
defparam \core/n11906_s123 .INIT=8'hCA;
LUT3 \core/n11906_s124  (
	.I0(\core/cpuregs[20] [23]),
	.I1(\core/cpuregs[21] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_82 )
);
defparam \core/n11906_s124 .INIT=8'hCA;
LUT3 \core/n11906_s125  (
	.I0(\core/cpuregs[22] [23]),
	.I1(\core/cpuregs[23] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_83 )
);
defparam \core/n11906_s125 .INIT=8'hCA;
LUT3 \core/n11906_s126  (
	.I0(\core/cpuregs[24] [23]),
	.I1(\core/cpuregs[25] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_84 )
);
defparam \core/n11906_s126 .INIT=8'hCA;
LUT3 \core/n11906_s127  (
	.I0(\core/cpuregs[26] [23]),
	.I1(\core/cpuregs[27] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_85 )
);
defparam \core/n11906_s127 .INIT=8'hCA;
LUT3 \core/n11906_s128  (
	.I0(\core/cpuregs[28] [23]),
	.I1(\core/cpuregs[29] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_86 )
);
defparam \core/n11906_s128 .INIT=8'hCA;
LUT3 \core/n11906_s129  (
	.I0(\core/cpuregs[30] [23]),
	.I1(\core/cpuregs[31] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_87 )
);
defparam \core/n11906_s129 .INIT=8'hCA;
LUT3 \core/n11906_s130  (
	.I0(\core/cpuregs[32] [23]),
	.I1(\core/cpuregs[33] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_88 )
);
defparam \core/n11906_s130 .INIT=8'hCA;
LUT3 \core/n11906_s131  (
	.I0(\core/cpuregs[34] [23]),
	.I1(\core/cpuregs[35] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11906_89 )
);
defparam \core/n11906_s131 .INIT=8'hCA;
LUT3 \core/n11907_s114  (
	.I0(\core/cpuregs[0] [22]),
	.I1(\core/cpuregs[1] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_72 )
);
defparam \core/n11907_s114 .INIT=8'hCA;
LUT3 \core/n11907_s115  (
	.I0(\core/cpuregs[2] [22]),
	.I1(\core/cpuregs[3] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_73 )
);
defparam \core/n11907_s115 .INIT=8'hCA;
LUT3 \core/n11907_s116  (
	.I0(\core/cpuregs[4] [22]),
	.I1(\core/cpuregs[5] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_74 )
);
defparam \core/n11907_s116 .INIT=8'hCA;
LUT3 \core/n11907_s117  (
	.I0(\core/cpuregs[6] [22]),
	.I1(\core/cpuregs[7] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_75 )
);
defparam \core/n11907_s117 .INIT=8'hCA;
LUT3 \core/n11907_s118  (
	.I0(\core/cpuregs[8] [22]),
	.I1(\core/cpuregs[9] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_76 )
);
defparam \core/n11907_s118 .INIT=8'hCA;
LUT3 \core/n11907_s119  (
	.I0(\core/cpuregs[10] [22]),
	.I1(\core/cpuregs[11] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_77 )
);
defparam \core/n11907_s119 .INIT=8'hCA;
LUT3 \core/n11907_s120  (
	.I0(\core/cpuregs[12] [22]),
	.I1(\core/cpuregs[13] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_78 )
);
defparam \core/n11907_s120 .INIT=8'hCA;
LUT3 \core/n11907_s121  (
	.I0(\core/cpuregs[14] [22]),
	.I1(\core/cpuregs[15] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_79 )
);
defparam \core/n11907_s121 .INIT=8'hCA;
LUT3 \core/n11907_s122  (
	.I0(\core/cpuregs[16] [22]),
	.I1(\core/cpuregs[17] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_80 )
);
defparam \core/n11907_s122 .INIT=8'hCA;
LUT3 \core/n11907_s123  (
	.I0(\core/cpuregs[18] [22]),
	.I1(\core/cpuregs[19] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_81 )
);
defparam \core/n11907_s123 .INIT=8'hCA;
LUT3 \core/n11907_s124  (
	.I0(\core/cpuregs[20] [22]),
	.I1(\core/cpuregs[21] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_82 )
);
defparam \core/n11907_s124 .INIT=8'hCA;
LUT3 \core/n11907_s125  (
	.I0(\core/cpuregs[22] [22]),
	.I1(\core/cpuregs[23] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_83 )
);
defparam \core/n11907_s125 .INIT=8'hCA;
LUT3 \core/n11907_s126  (
	.I0(\core/cpuregs[24] [22]),
	.I1(\core/cpuregs[25] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_84 )
);
defparam \core/n11907_s126 .INIT=8'hCA;
LUT3 \core/n11907_s127  (
	.I0(\core/cpuregs[26] [22]),
	.I1(\core/cpuregs[27] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_85 )
);
defparam \core/n11907_s127 .INIT=8'hCA;
LUT3 \core/n11907_s128  (
	.I0(\core/cpuregs[28] [22]),
	.I1(\core/cpuregs[29] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_86 )
);
defparam \core/n11907_s128 .INIT=8'hCA;
LUT3 \core/n11907_s129  (
	.I0(\core/cpuregs[30] [22]),
	.I1(\core/cpuregs[31] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_87 )
);
defparam \core/n11907_s129 .INIT=8'hCA;
LUT3 \core/n11907_s130  (
	.I0(\core/cpuregs[32] [22]),
	.I1(\core/cpuregs[33] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_88 )
);
defparam \core/n11907_s130 .INIT=8'hCA;
LUT3 \core/n11907_s131  (
	.I0(\core/cpuregs[34] [22]),
	.I1(\core/cpuregs[35] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11907_89 )
);
defparam \core/n11907_s131 .INIT=8'hCA;
LUT3 \core/n11908_s114  (
	.I0(\core/cpuregs[0] [21]),
	.I1(\core/cpuregs[1] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_72 )
);
defparam \core/n11908_s114 .INIT=8'hCA;
LUT3 \core/n11908_s115  (
	.I0(\core/cpuregs[2] [21]),
	.I1(\core/cpuregs[3] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_73 )
);
defparam \core/n11908_s115 .INIT=8'hCA;
LUT3 \core/n11908_s116  (
	.I0(\core/cpuregs[4] [21]),
	.I1(\core/cpuregs[5] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_74 )
);
defparam \core/n11908_s116 .INIT=8'hCA;
LUT3 \core/n11908_s117  (
	.I0(\core/cpuregs[6] [21]),
	.I1(\core/cpuregs[7] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_75 )
);
defparam \core/n11908_s117 .INIT=8'hCA;
LUT3 \core/n11908_s118  (
	.I0(\core/cpuregs[8] [21]),
	.I1(\core/cpuregs[9] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_76 )
);
defparam \core/n11908_s118 .INIT=8'hCA;
LUT3 \core/n11908_s119  (
	.I0(\core/cpuregs[10] [21]),
	.I1(\core/cpuregs[11] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_77 )
);
defparam \core/n11908_s119 .INIT=8'hCA;
LUT3 \core/n11908_s120  (
	.I0(\core/cpuregs[12] [21]),
	.I1(\core/cpuregs[13] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_78 )
);
defparam \core/n11908_s120 .INIT=8'hCA;
LUT3 \core/n11908_s121  (
	.I0(\core/cpuregs[14] [21]),
	.I1(\core/cpuregs[15] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_79 )
);
defparam \core/n11908_s121 .INIT=8'hCA;
LUT3 \core/n11908_s122  (
	.I0(\core/cpuregs[16] [21]),
	.I1(\core/cpuregs[17] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_80 )
);
defparam \core/n11908_s122 .INIT=8'hCA;
LUT3 \core/n11908_s123  (
	.I0(\core/cpuregs[18] [21]),
	.I1(\core/cpuregs[19] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_81 )
);
defparam \core/n11908_s123 .INIT=8'hCA;
LUT3 \core/n11908_s124  (
	.I0(\core/cpuregs[20] [21]),
	.I1(\core/cpuregs[21] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_82 )
);
defparam \core/n11908_s124 .INIT=8'hCA;
LUT3 \core/n11908_s125  (
	.I0(\core/cpuregs[22] [21]),
	.I1(\core/cpuregs[23] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_83 )
);
defparam \core/n11908_s125 .INIT=8'hCA;
LUT3 \core/n11908_s126  (
	.I0(\core/cpuregs[24] [21]),
	.I1(\core/cpuregs[25] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_84 )
);
defparam \core/n11908_s126 .INIT=8'hCA;
LUT3 \core/n11908_s127  (
	.I0(\core/cpuregs[26] [21]),
	.I1(\core/cpuregs[27] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_85 )
);
defparam \core/n11908_s127 .INIT=8'hCA;
LUT3 \core/n11908_s128  (
	.I0(\core/cpuregs[28] [21]),
	.I1(\core/cpuregs[29] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_86 )
);
defparam \core/n11908_s128 .INIT=8'hCA;
LUT3 \core/n11908_s129  (
	.I0(\core/cpuregs[30] [21]),
	.I1(\core/cpuregs[31] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_87 )
);
defparam \core/n11908_s129 .INIT=8'hCA;
LUT3 \core/n11908_s130  (
	.I0(\core/cpuregs[32] [21]),
	.I1(\core/cpuregs[33] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_88 )
);
defparam \core/n11908_s130 .INIT=8'hCA;
LUT3 \core/n11908_s131  (
	.I0(\core/cpuregs[34] [21]),
	.I1(\core/cpuregs[35] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11908_89 )
);
defparam \core/n11908_s131 .INIT=8'hCA;
LUT3 \core/n11909_s114  (
	.I0(\core/cpuregs[0] [20]),
	.I1(\core/cpuregs[1] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_72 )
);
defparam \core/n11909_s114 .INIT=8'hCA;
LUT3 \core/n11909_s115  (
	.I0(\core/cpuregs[2] [20]),
	.I1(\core/cpuregs[3] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_73 )
);
defparam \core/n11909_s115 .INIT=8'hCA;
LUT3 \core/n11909_s116  (
	.I0(\core/cpuregs[4] [20]),
	.I1(\core/cpuregs[5] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_74 )
);
defparam \core/n11909_s116 .INIT=8'hCA;
LUT3 \core/n11909_s117  (
	.I0(\core/cpuregs[6] [20]),
	.I1(\core/cpuregs[7] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_75 )
);
defparam \core/n11909_s117 .INIT=8'hCA;
LUT3 \core/n11909_s118  (
	.I0(\core/cpuregs[8] [20]),
	.I1(\core/cpuregs[9] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_76 )
);
defparam \core/n11909_s118 .INIT=8'hCA;
LUT3 \core/n11909_s119  (
	.I0(\core/cpuregs[10] [20]),
	.I1(\core/cpuregs[11] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_77 )
);
defparam \core/n11909_s119 .INIT=8'hCA;
LUT3 \core/n11909_s120  (
	.I0(\core/cpuregs[12] [20]),
	.I1(\core/cpuregs[13] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_78 )
);
defparam \core/n11909_s120 .INIT=8'hCA;
LUT3 \core/n11909_s121  (
	.I0(\core/cpuregs[14] [20]),
	.I1(\core/cpuregs[15] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_79 )
);
defparam \core/n11909_s121 .INIT=8'hCA;
LUT3 \core/n11909_s122  (
	.I0(\core/cpuregs[16] [20]),
	.I1(\core/cpuregs[17] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_80 )
);
defparam \core/n11909_s122 .INIT=8'hCA;
LUT3 \core/n11909_s123  (
	.I0(\core/cpuregs[18] [20]),
	.I1(\core/cpuregs[19] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_81 )
);
defparam \core/n11909_s123 .INIT=8'hCA;
LUT3 \core/n11909_s124  (
	.I0(\core/cpuregs[20] [20]),
	.I1(\core/cpuregs[21] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_82 )
);
defparam \core/n11909_s124 .INIT=8'hCA;
LUT3 \core/n11909_s125  (
	.I0(\core/cpuregs[22] [20]),
	.I1(\core/cpuregs[23] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_83 )
);
defparam \core/n11909_s125 .INIT=8'hCA;
LUT3 \core/n11909_s126  (
	.I0(\core/cpuregs[24] [20]),
	.I1(\core/cpuregs[25] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_84 )
);
defparam \core/n11909_s126 .INIT=8'hCA;
LUT3 \core/n11909_s127  (
	.I0(\core/cpuregs[26] [20]),
	.I1(\core/cpuregs[27] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_85 )
);
defparam \core/n11909_s127 .INIT=8'hCA;
LUT3 \core/n11909_s128  (
	.I0(\core/cpuregs[28] [20]),
	.I1(\core/cpuregs[29] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_86 )
);
defparam \core/n11909_s128 .INIT=8'hCA;
LUT3 \core/n11909_s129  (
	.I0(\core/cpuregs[30] [20]),
	.I1(\core/cpuregs[31] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_87 )
);
defparam \core/n11909_s129 .INIT=8'hCA;
LUT3 \core/n11909_s130  (
	.I0(\core/cpuregs[32] [20]),
	.I1(\core/cpuregs[33] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_88 )
);
defparam \core/n11909_s130 .INIT=8'hCA;
LUT3 \core/n11909_s131  (
	.I0(\core/cpuregs[34] [20]),
	.I1(\core/cpuregs[35] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11909_89 )
);
defparam \core/n11909_s131 .INIT=8'hCA;
LUT3 \core/n11910_s114  (
	.I0(\core/cpuregs[0] [19]),
	.I1(\core/cpuregs[1] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_72 )
);
defparam \core/n11910_s114 .INIT=8'hCA;
LUT3 \core/n11910_s115  (
	.I0(\core/cpuregs[2] [19]),
	.I1(\core/cpuregs[3] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_73 )
);
defparam \core/n11910_s115 .INIT=8'hCA;
LUT3 \core/n11910_s116  (
	.I0(\core/cpuregs[4] [19]),
	.I1(\core/cpuregs[5] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_74 )
);
defparam \core/n11910_s116 .INIT=8'hCA;
LUT3 \core/n11910_s117  (
	.I0(\core/cpuregs[6] [19]),
	.I1(\core/cpuregs[7] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_75 )
);
defparam \core/n11910_s117 .INIT=8'hCA;
LUT3 \core/n11910_s118  (
	.I0(\core/cpuregs[8] [19]),
	.I1(\core/cpuregs[9] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_76 )
);
defparam \core/n11910_s118 .INIT=8'hCA;
LUT3 \core/n11910_s119  (
	.I0(\core/cpuregs[10] [19]),
	.I1(\core/cpuregs[11] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_77 )
);
defparam \core/n11910_s119 .INIT=8'hCA;
LUT3 \core/n11910_s120  (
	.I0(\core/cpuregs[12] [19]),
	.I1(\core/cpuregs[13] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_78 )
);
defparam \core/n11910_s120 .INIT=8'hCA;
LUT3 \core/n11910_s121  (
	.I0(\core/cpuregs[14] [19]),
	.I1(\core/cpuregs[15] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_79 )
);
defparam \core/n11910_s121 .INIT=8'hCA;
LUT3 \core/n11910_s122  (
	.I0(\core/cpuregs[16] [19]),
	.I1(\core/cpuregs[17] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_80 )
);
defparam \core/n11910_s122 .INIT=8'hCA;
LUT3 \core/n11910_s123  (
	.I0(\core/cpuregs[18] [19]),
	.I1(\core/cpuregs[19] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_81 )
);
defparam \core/n11910_s123 .INIT=8'hCA;
LUT3 \core/n11910_s124  (
	.I0(\core/cpuregs[20] [19]),
	.I1(\core/cpuregs[21] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_82 )
);
defparam \core/n11910_s124 .INIT=8'hCA;
LUT3 \core/n11910_s125  (
	.I0(\core/cpuregs[22] [19]),
	.I1(\core/cpuregs[23] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_83 )
);
defparam \core/n11910_s125 .INIT=8'hCA;
LUT3 \core/n11910_s126  (
	.I0(\core/cpuregs[24] [19]),
	.I1(\core/cpuregs[25] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_84 )
);
defparam \core/n11910_s126 .INIT=8'hCA;
LUT3 \core/n11910_s127  (
	.I0(\core/cpuregs[26] [19]),
	.I1(\core/cpuregs[27] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_85 )
);
defparam \core/n11910_s127 .INIT=8'hCA;
LUT3 \core/n11910_s128  (
	.I0(\core/cpuregs[28] [19]),
	.I1(\core/cpuregs[29] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_86 )
);
defparam \core/n11910_s128 .INIT=8'hCA;
LUT3 \core/n11910_s129  (
	.I0(\core/cpuregs[30] [19]),
	.I1(\core/cpuregs[31] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_87 )
);
defparam \core/n11910_s129 .INIT=8'hCA;
LUT3 \core/n11910_s130  (
	.I0(\core/cpuregs[32] [19]),
	.I1(\core/cpuregs[33] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_88 )
);
defparam \core/n11910_s130 .INIT=8'hCA;
LUT3 \core/n11910_s131  (
	.I0(\core/cpuregs[34] [19]),
	.I1(\core/cpuregs[35] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11910_89 )
);
defparam \core/n11910_s131 .INIT=8'hCA;
LUT3 \core/n11911_s114  (
	.I0(\core/cpuregs[0] [18]),
	.I1(\core/cpuregs[1] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_72 )
);
defparam \core/n11911_s114 .INIT=8'hCA;
LUT3 \core/n11911_s115  (
	.I0(\core/cpuregs[2] [18]),
	.I1(\core/cpuregs[3] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_73 )
);
defparam \core/n11911_s115 .INIT=8'hCA;
LUT3 \core/n11911_s116  (
	.I0(\core/cpuregs[4] [18]),
	.I1(\core/cpuregs[5] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_74 )
);
defparam \core/n11911_s116 .INIT=8'hCA;
LUT3 \core/n11911_s117  (
	.I0(\core/cpuregs[6] [18]),
	.I1(\core/cpuregs[7] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_75 )
);
defparam \core/n11911_s117 .INIT=8'hCA;
LUT3 \core/n11911_s118  (
	.I0(\core/cpuregs[8] [18]),
	.I1(\core/cpuregs[9] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_76 )
);
defparam \core/n11911_s118 .INIT=8'hCA;
LUT3 \core/n11911_s119  (
	.I0(\core/cpuregs[10] [18]),
	.I1(\core/cpuregs[11] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_77 )
);
defparam \core/n11911_s119 .INIT=8'hCA;
LUT3 \core/n11911_s120  (
	.I0(\core/cpuregs[12] [18]),
	.I1(\core/cpuregs[13] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_78 )
);
defparam \core/n11911_s120 .INIT=8'hCA;
LUT3 \core/n11911_s121  (
	.I0(\core/cpuregs[14] [18]),
	.I1(\core/cpuregs[15] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_79 )
);
defparam \core/n11911_s121 .INIT=8'hCA;
LUT3 \core/n11911_s122  (
	.I0(\core/cpuregs[16] [18]),
	.I1(\core/cpuregs[17] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_80 )
);
defparam \core/n11911_s122 .INIT=8'hCA;
LUT3 \core/n11911_s123  (
	.I0(\core/cpuregs[18] [18]),
	.I1(\core/cpuregs[19] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_81 )
);
defparam \core/n11911_s123 .INIT=8'hCA;
LUT3 \core/n11911_s124  (
	.I0(\core/cpuregs[20] [18]),
	.I1(\core/cpuregs[21] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_82 )
);
defparam \core/n11911_s124 .INIT=8'hCA;
LUT3 \core/n11911_s125  (
	.I0(\core/cpuregs[22] [18]),
	.I1(\core/cpuregs[23] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_83 )
);
defparam \core/n11911_s125 .INIT=8'hCA;
LUT3 \core/n11911_s126  (
	.I0(\core/cpuregs[24] [18]),
	.I1(\core/cpuregs[25] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_84 )
);
defparam \core/n11911_s126 .INIT=8'hCA;
LUT3 \core/n11911_s127  (
	.I0(\core/cpuregs[26] [18]),
	.I1(\core/cpuregs[27] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_85 )
);
defparam \core/n11911_s127 .INIT=8'hCA;
LUT3 \core/n11911_s128  (
	.I0(\core/cpuregs[28] [18]),
	.I1(\core/cpuregs[29] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_86 )
);
defparam \core/n11911_s128 .INIT=8'hCA;
LUT3 \core/n11911_s129  (
	.I0(\core/cpuregs[30] [18]),
	.I1(\core/cpuregs[31] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_87 )
);
defparam \core/n11911_s129 .INIT=8'hCA;
LUT3 \core/n11911_s130  (
	.I0(\core/cpuregs[32] [18]),
	.I1(\core/cpuregs[33] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_88 )
);
defparam \core/n11911_s130 .INIT=8'hCA;
LUT3 \core/n11911_s131  (
	.I0(\core/cpuregs[34] [18]),
	.I1(\core/cpuregs[35] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11911_89 )
);
defparam \core/n11911_s131 .INIT=8'hCA;
LUT3 \core/n11912_s114  (
	.I0(\core/cpuregs[0] [17]),
	.I1(\core/cpuregs[1] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_72 )
);
defparam \core/n11912_s114 .INIT=8'hCA;
LUT3 \core/n11912_s115  (
	.I0(\core/cpuregs[2] [17]),
	.I1(\core/cpuregs[3] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_73 )
);
defparam \core/n11912_s115 .INIT=8'hCA;
LUT3 \core/n11912_s116  (
	.I0(\core/cpuregs[4] [17]),
	.I1(\core/cpuregs[5] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_74 )
);
defparam \core/n11912_s116 .INIT=8'hCA;
LUT3 \core/n11912_s117  (
	.I0(\core/cpuregs[6] [17]),
	.I1(\core/cpuregs[7] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_75 )
);
defparam \core/n11912_s117 .INIT=8'hCA;
LUT3 \core/n11912_s118  (
	.I0(\core/cpuregs[8] [17]),
	.I1(\core/cpuregs[9] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_76 )
);
defparam \core/n11912_s118 .INIT=8'hCA;
LUT3 \core/n11912_s119  (
	.I0(\core/cpuregs[10] [17]),
	.I1(\core/cpuregs[11] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_77 )
);
defparam \core/n11912_s119 .INIT=8'hCA;
LUT3 \core/n11912_s120  (
	.I0(\core/cpuregs[12] [17]),
	.I1(\core/cpuregs[13] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_78 )
);
defparam \core/n11912_s120 .INIT=8'hCA;
LUT3 \core/n11912_s121  (
	.I0(\core/cpuregs[14] [17]),
	.I1(\core/cpuregs[15] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_79 )
);
defparam \core/n11912_s121 .INIT=8'hCA;
LUT3 \core/n11912_s122  (
	.I0(\core/cpuregs[16] [17]),
	.I1(\core/cpuregs[17] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_80 )
);
defparam \core/n11912_s122 .INIT=8'hCA;
LUT3 \core/n11912_s123  (
	.I0(\core/cpuregs[18] [17]),
	.I1(\core/cpuregs[19] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_81 )
);
defparam \core/n11912_s123 .INIT=8'hCA;
LUT3 \core/n11912_s124  (
	.I0(\core/cpuregs[20] [17]),
	.I1(\core/cpuregs[21] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_82 )
);
defparam \core/n11912_s124 .INIT=8'hCA;
LUT3 \core/n11912_s125  (
	.I0(\core/cpuregs[22] [17]),
	.I1(\core/cpuregs[23] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_83 )
);
defparam \core/n11912_s125 .INIT=8'hCA;
LUT3 \core/n11912_s126  (
	.I0(\core/cpuregs[24] [17]),
	.I1(\core/cpuregs[25] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_84 )
);
defparam \core/n11912_s126 .INIT=8'hCA;
LUT3 \core/n11912_s127  (
	.I0(\core/cpuregs[26] [17]),
	.I1(\core/cpuregs[27] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_85 )
);
defparam \core/n11912_s127 .INIT=8'hCA;
LUT3 \core/n11912_s128  (
	.I0(\core/cpuregs[28] [17]),
	.I1(\core/cpuregs[29] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_86 )
);
defparam \core/n11912_s128 .INIT=8'hCA;
LUT3 \core/n11912_s129  (
	.I0(\core/cpuregs[30] [17]),
	.I1(\core/cpuregs[31] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_87 )
);
defparam \core/n11912_s129 .INIT=8'hCA;
LUT3 \core/n11912_s130  (
	.I0(\core/cpuregs[32] [17]),
	.I1(\core/cpuregs[33] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_88 )
);
defparam \core/n11912_s130 .INIT=8'hCA;
LUT3 \core/n11912_s131  (
	.I0(\core/cpuregs[34] [17]),
	.I1(\core/cpuregs[35] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11912_89 )
);
defparam \core/n11912_s131 .INIT=8'hCA;
LUT3 \core/n11913_s114  (
	.I0(\core/cpuregs[0] [16]),
	.I1(\core/cpuregs[1] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_72 )
);
defparam \core/n11913_s114 .INIT=8'hCA;
LUT3 \core/n11913_s115  (
	.I0(\core/cpuregs[2] [16]),
	.I1(\core/cpuregs[3] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_73 )
);
defparam \core/n11913_s115 .INIT=8'hCA;
LUT3 \core/n11913_s116  (
	.I0(\core/cpuregs[4] [16]),
	.I1(\core/cpuregs[5] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_74 )
);
defparam \core/n11913_s116 .INIT=8'hCA;
LUT3 \core/n11913_s117  (
	.I0(\core/cpuregs[6] [16]),
	.I1(\core/cpuregs[7] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_75 )
);
defparam \core/n11913_s117 .INIT=8'hCA;
LUT3 \core/n11913_s118  (
	.I0(\core/cpuregs[8] [16]),
	.I1(\core/cpuregs[9] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_76 )
);
defparam \core/n11913_s118 .INIT=8'hCA;
LUT3 \core/n11913_s119  (
	.I0(\core/cpuregs[10] [16]),
	.I1(\core/cpuregs[11] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_77 )
);
defparam \core/n11913_s119 .INIT=8'hCA;
LUT3 \core/n11913_s120  (
	.I0(\core/cpuregs[12] [16]),
	.I1(\core/cpuregs[13] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_78 )
);
defparam \core/n11913_s120 .INIT=8'hCA;
LUT3 \core/n11913_s121  (
	.I0(\core/cpuregs[14] [16]),
	.I1(\core/cpuregs[15] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_79 )
);
defparam \core/n11913_s121 .INIT=8'hCA;
LUT3 \core/n11913_s122  (
	.I0(\core/cpuregs[16] [16]),
	.I1(\core/cpuregs[17] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_80 )
);
defparam \core/n11913_s122 .INIT=8'hCA;
LUT3 \core/n11913_s123  (
	.I0(\core/cpuregs[18] [16]),
	.I1(\core/cpuregs[19] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_81 )
);
defparam \core/n11913_s123 .INIT=8'hCA;
LUT3 \core/n11913_s124  (
	.I0(\core/cpuregs[20] [16]),
	.I1(\core/cpuregs[21] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_82 )
);
defparam \core/n11913_s124 .INIT=8'hCA;
LUT3 \core/n11913_s125  (
	.I0(\core/cpuregs[22] [16]),
	.I1(\core/cpuregs[23] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_83 )
);
defparam \core/n11913_s125 .INIT=8'hCA;
LUT3 \core/n11913_s126  (
	.I0(\core/cpuregs[24] [16]),
	.I1(\core/cpuregs[25] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_84 )
);
defparam \core/n11913_s126 .INIT=8'hCA;
LUT3 \core/n11913_s127  (
	.I0(\core/cpuregs[26] [16]),
	.I1(\core/cpuregs[27] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_85 )
);
defparam \core/n11913_s127 .INIT=8'hCA;
LUT3 \core/n11913_s128  (
	.I0(\core/cpuregs[28] [16]),
	.I1(\core/cpuregs[29] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_86 )
);
defparam \core/n11913_s128 .INIT=8'hCA;
LUT3 \core/n11913_s129  (
	.I0(\core/cpuregs[30] [16]),
	.I1(\core/cpuregs[31] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_87 )
);
defparam \core/n11913_s129 .INIT=8'hCA;
LUT3 \core/n11913_s130  (
	.I0(\core/cpuregs[32] [16]),
	.I1(\core/cpuregs[33] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_88 )
);
defparam \core/n11913_s130 .INIT=8'hCA;
LUT3 \core/n11913_s131  (
	.I0(\core/cpuregs[34] [16]),
	.I1(\core/cpuregs[35] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11913_89 )
);
defparam \core/n11913_s131 .INIT=8'hCA;
LUT3 \core/n11914_s114  (
	.I0(\core/cpuregs[0] [15]),
	.I1(\core/cpuregs[1] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_72 )
);
defparam \core/n11914_s114 .INIT=8'hCA;
LUT3 \core/n11914_s115  (
	.I0(\core/cpuregs[2] [15]),
	.I1(\core/cpuregs[3] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_73 )
);
defparam \core/n11914_s115 .INIT=8'hCA;
LUT3 \core/n11914_s116  (
	.I0(\core/cpuregs[4] [15]),
	.I1(\core/cpuregs[5] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_74 )
);
defparam \core/n11914_s116 .INIT=8'hCA;
LUT3 \core/n11914_s117  (
	.I0(\core/cpuregs[6] [15]),
	.I1(\core/cpuregs[7] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_75 )
);
defparam \core/n11914_s117 .INIT=8'hCA;
LUT3 \core/n11914_s118  (
	.I0(\core/cpuregs[8] [15]),
	.I1(\core/cpuregs[9] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_76 )
);
defparam \core/n11914_s118 .INIT=8'hCA;
LUT3 \core/n11914_s119  (
	.I0(\core/cpuregs[10] [15]),
	.I1(\core/cpuregs[11] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_77 )
);
defparam \core/n11914_s119 .INIT=8'hCA;
LUT3 \core/n11914_s120  (
	.I0(\core/cpuregs[12] [15]),
	.I1(\core/cpuregs[13] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_78 )
);
defparam \core/n11914_s120 .INIT=8'hCA;
LUT3 \core/n11914_s121  (
	.I0(\core/cpuregs[14] [15]),
	.I1(\core/cpuregs[15] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_79 )
);
defparam \core/n11914_s121 .INIT=8'hCA;
LUT3 \core/n11914_s122  (
	.I0(\core/cpuregs[16] [15]),
	.I1(\core/cpuregs[17] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_80 )
);
defparam \core/n11914_s122 .INIT=8'hCA;
LUT3 \core/n11914_s123  (
	.I0(\core/cpuregs[18] [15]),
	.I1(\core/cpuregs[19] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_81 )
);
defparam \core/n11914_s123 .INIT=8'hCA;
LUT3 \core/n11914_s124  (
	.I0(\core/cpuregs[20] [15]),
	.I1(\core/cpuregs[21] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_82 )
);
defparam \core/n11914_s124 .INIT=8'hCA;
LUT3 \core/n11914_s125  (
	.I0(\core/cpuregs[22] [15]),
	.I1(\core/cpuregs[23] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_83 )
);
defparam \core/n11914_s125 .INIT=8'hCA;
LUT3 \core/n11914_s126  (
	.I0(\core/cpuregs[24] [15]),
	.I1(\core/cpuregs[25] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_84 )
);
defparam \core/n11914_s126 .INIT=8'hCA;
LUT3 \core/n11914_s127  (
	.I0(\core/cpuregs[26] [15]),
	.I1(\core/cpuregs[27] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_85 )
);
defparam \core/n11914_s127 .INIT=8'hCA;
LUT3 \core/n11914_s128  (
	.I0(\core/cpuregs[28] [15]),
	.I1(\core/cpuregs[29] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_86 )
);
defparam \core/n11914_s128 .INIT=8'hCA;
LUT3 \core/n11914_s129  (
	.I0(\core/cpuregs[30] [15]),
	.I1(\core/cpuregs[31] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_87 )
);
defparam \core/n11914_s129 .INIT=8'hCA;
LUT3 \core/n11914_s130  (
	.I0(\core/cpuregs[32] [15]),
	.I1(\core/cpuregs[33] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_88 )
);
defparam \core/n11914_s130 .INIT=8'hCA;
LUT3 \core/n11914_s131  (
	.I0(\core/cpuregs[34] [15]),
	.I1(\core/cpuregs[35] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11914_89 )
);
defparam \core/n11914_s131 .INIT=8'hCA;
LUT3 \core/n11915_s114  (
	.I0(\core/cpuregs[0] [14]),
	.I1(\core/cpuregs[1] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_72 )
);
defparam \core/n11915_s114 .INIT=8'hCA;
LUT3 \core/n11915_s115  (
	.I0(\core/cpuregs[2] [14]),
	.I1(\core/cpuregs[3] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_73 )
);
defparam \core/n11915_s115 .INIT=8'hCA;
LUT3 \core/n11915_s116  (
	.I0(\core/cpuregs[4] [14]),
	.I1(\core/cpuregs[5] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_74 )
);
defparam \core/n11915_s116 .INIT=8'hCA;
LUT3 \core/n11915_s117  (
	.I0(\core/cpuregs[6] [14]),
	.I1(\core/cpuregs[7] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_75 )
);
defparam \core/n11915_s117 .INIT=8'hCA;
LUT3 \core/n11915_s118  (
	.I0(\core/cpuregs[8] [14]),
	.I1(\core/cpuregs[9] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_76 )
);
defparam \core/n11915_s118 .INIT=8'hCA;
LUT3 \core/n11915_s119  (
	.I0(\core/cpuregs[10] [14]),
	.I1(\core/cpuregs[11] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_77 )
);
defparam \core/n11915_s119 .INIT=8'hCA;
LUT3 \core/n11915_s120  (
	.I0(\core/cpuregs[12] [14]),
	.I1(\core/cpuregs[13] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_78 )
);
defparam \core/n11915_s120 .INIT=8'hCA;
LUT3 \core/n11915_s121  (
	.I0(\core/cpuregs[14] [14]),
	.I1(\core/cpuregs[15] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_79 )
);
defparam \core/n11915_s121 .INIT=8'hCA;
LUT3 \core/n11915_s122  (
	.I0(\core/cpuregs[16] [14]),
	.I1(\core/cpuregs[17] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_80 )
);
defparam \core/n11915_s122 .INIT=8'hCA;
LUT3 \core/n11915_s123  (
	.I0(\core/cpuregs[18] [14]),
	.I1(\core/cpuregs[19] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_81 )
);
defparam \core/n11915_s123 .INIT=8'hCA;
LUT3 \core/n11915_s124  (
	.I0(\core/cpuregs[20] [14]),
	.I1(\core/cpuregs[21] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_82 )
);
defparam \core/n11915_s124 .INIT=8'hCA;
LUT3 \core/n11915_s125  (
	.I0(\core/cpuregs[22] [14]),
	.I1(\core/cpuregs[23] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_83 )
);
defparam \core/n11915_s125 .INIT=8'hCA;
LUT3 \core/n11915_s126  (
	.I0(\core/cpuregs[24] [14]),
	.I1(\core/cpuregs[25] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_84 )
);
defparam \core/n11915_s126 .INIT=8'hCA;
LUT3 \core/n11915_s127  (
	.I0(\core/cpuregs[26] [14]),
	.I1(\core/cpuregs[27] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_85 )
);
defparam \core/n11915_s127 .INIT=8'hCA;
LUT3 \core/n11915_s128  (
	.I0(\core/cpuregs[28] [14]),
	.I1(\core/cpuregs[29] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_86 )
);
defparam \core/n11915_s128 .INIT=8'hCA;
LUT3 \core/n11915_s129  (
	.I0(\core/cpuregs[30] [14]),
	.I1(\core/cpuregs[31] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_87 )
);
defparam \core/n11915_s129 .INIT=8'hCA;
LUT3 \core/n11915_s130  (
	.I0(\core/cpuregs[32] [14]),
	.I1(\core/cpuregs[33] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_88 )
);
defparam \core/n11915_s130 .INIT=8'hCA;
LUT3 \core/n11915_s131  (
	.I0(\core/cpuregs[34] [14]),
	.I1(\core/cpuregs[35] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11915_89 )
);
defparam \core/n11915_s131 .INIT=8'hCA;
LUT3 \core/n11916_s114  (
	.I0(\core/cpuregs[0] [13]),
	.I1(\core/cpuregs[1] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_72 )
);
defparam \core/n11916_s114 .INIT=8'hCA;
LUT3 \core/n11916_s115  (
	.I0(\core/cpuregs[2] [13]),
	.I1(\core/cpuregs[3] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_73 )
);
defparam \core/n11916_s115 .INIT=8'hCA;
LUT3 \core/n11916_s116  (
	.I0(\core/cpuregs[4] [13]),
	.I1(\core/cpuregs[5] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_74 )
);
defparam \core/n11916_s116 .INIT=8'hCA;
LUT3 \core/n11916_s117  (
	.I0(\core/cpuregs[6] [13]),
	.I1(\core/cpuregs[7] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_75 )
);
defparam \core/n11916_s117 .INIT=8'hCA;
LUT3 \core/n11916_s118  (
	.I0(\core/cpuregs[8] [13]),
	.I1(\core/cpuregs[9] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_76 )
);
defparam \core/n11916_s118 .INIT=8'hCA;
LUT3 \core/n11916_s119  (
	.I0(\core/cpuregs[10] [13]),
	.I1(\core/cpuregs[11] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_77 )
);
defparam \core/n11916_s119 .INIT=8'hCA;
LUT3 \core/n11916_s120  (
	.I0(\core/cpuregs[12] [13]),
	.I1(\core/cpuregs[13] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_78 )
);
defparam \core/n11916_s120 .INIT=8'hCA;
LUT3 \core/n11916_s121  (
	.I0(\core/cpuregs[14] [13]),
	.I1(\core/cpuregs[15] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_79 )
);
defparam \core/n11916_s121 .INIT=8'hCA;
LUT3 \core/n11916_s122  (
	.I0(\core/cpuregs[16] [13]),
	.I1(\core/cpuregs[17] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_80 )
);
defparam \core/n11916_s122 .INIT=8'hCA;
LUT3 \core/n11916_s123  (
	.I0(\core/cpuregs[18] [13]),
	.I1(\core/cpuregs[19] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_81 )
);
defparam \core/n11916_s123 .INIT=8'hCA;
LUT3 \core/n11916_s124  (
	.I0(\core/cpuregs[20] [13]),
	.I1(\core/cpuregs[21] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_82 )
);
defparam \core/n11916_s124 .INIT=8'hCA;
LUT3 \core/n11916_s125  (
	.I0(\core/cpuregs[22] [13]),
	.I1(\core/cpuregs[23] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_83 )
);
defparam \core/n11916_s125 .INIT=8'hCA;
LUT3 \core/n11916_s126  (
	.I0(\core/cpuregs[24] [13]),
	.I1(\core/cpuregs[25] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_84 )
);
defparam \core/n11916_s126 .INIT=8'hCA;
LUT3 \core/n11916_s127  (
	.I0(\core/cpuregs[26] [13]),
	.I1(\core/cpuregs[27] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_85 )
);
defparam \core/n11916_s127 .INIT=8'hCA;
LUT3 \core/n11916_s128  (
	.I0(\core/cpuregs[28] [13]),
	.I1(\core/cpuregs[29] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_86 )
);
defparam \core/n11916_s128 .INIT=8'hCA;
LUT3 \core/n11916_s129  (
	.I0(\core/cpuregs[30] [13]),
	.I1(\core/cpuregs[31] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_87 )
);
defparam \core/n11916_s129 .INIT=8'hCA;
LUT3 \core/n11916_s130  (
	.I0(\core/cpuregs[32] [13]),
	.I1(\core/cpuregs[33] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_88 )
);
defparam \core/n11916_s130 .INIT=8'hCA;
LUT3 \core/n11916_s131  (
	.I0(\core/cpuregs[34] [13]),
	.I1(\core/cpuregs[35] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11916_89 )
);
defparam \core/n11916_s131 .INIT=8'hCA;
LUT3 \core/n11917_s114  (
	.I0(\core/cpuregs[0] [12]),
	.I1(\core/cpuregs[1] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_72 )
);
defparam \core/n11917_s114 .INIT=8'hCA;
LUT3 \core/n11917_s115  (
	.I0(\core/cpuregs[2] [12]),
	.I1(\core/cpuregs[3] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_73 )
);
defparam \core/n11917_s115 .INIT=8'hCA;
LUT3 \core/n11917_s116  (
	.I0(\core/cpuregs[4] [12]),
	.I1(\core/cpuregs[5] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_74 )
);
defparam \core/n11917_s116 .INIT=8'hCA;
LUT3 \core/n11917_s117  (
	.I0(\core/cpuregs[6] [12]),
	.I1(\core/cpuregs[7] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_75 )
);
defparam \core/n11917_s117 .INIT=8'hCA;
LUT3 \core/n11917_s118  (
	.I0(\core/cpuregs[8] [12]),
	.I1(\core/cpuregs[9] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_76 )
);
defparam \core/n11917_s118 .INIT=8'hCA;
LUT3 \core/n11917_s119  (
	.I0(\core/cpuregs[10] [12]),
	.I1(\core/cpuregs[11] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_77 )
);
defparam \core/n11917_s119 .INIT=8'hCA;
LUT3 \core/n11917_s120  (
	.I0(\core/cpuregs[12] [12]),
	.I1(\core/cpuregs[13] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_78 )
);
defparam \core/n11917_s120 .INIT=8'hCA;
LUT3 \core/n11917_s121  (
	.I0(\core/cpuregs[14] [12]),
	.I1(\core/cpuregs[15] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_79 )
);
defparam \core/n11917_s121 .INIT=8'hCA;
LUT3 \core/n11917_s122  (
	.I0(\core/cpuregs[16] [12]),
	.I1(\core/cpuregs[17] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_80 )
);
defparam \core/n11917_s122 .INIT=8'hCA;
LUT3 \core/n11917_s123  (
	.I0(\core/cpuregs[18] [12]),
	.I1(\core/cpuregs[19] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_81 )
);
defparam \core/n11917_s123 .INIT=8'hCA;
LUT3 \core/n11917_s124  (
	.I0(\core/cpuregs[20] [12]),
	.I1(\core/cpuregs[21] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_82 )
);
defparam \core/n11917_s124 .INIT=8'hCA;
LUT3 \core/n11917_s125  (
	.I0(\core/cpuregs[22] [12]),
	.I1(\core/cpuregs[23] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_83 )
);
defparam \core/n11917_s125 .INIT=8'hCA;
LUT3 \core/n11917_s126  (
	.I0(\core/cpuregs[24] [12]),
	.I1(\core/cpuregs[25] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_84 )
);
defparam \core/n11917_s126 .INIT=8'hCA;
LUT3 \core/n11917_s127  (
	.I0(\core/cpuregs[26] [12]),
	.I1(\core/cpuregs[27] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_85 )
);
defparam \core/n11917_s127 .INIT=8'hCA;
LUT3 \core/n11917_s128  (
	.I0(\core/cpuregs[28] [12]),
	.I1(\core/cpuregs[29] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_86 )
);
defparam \core/n11917_s128 .INIT=8'hCA;
LUT3 \core/n11917_s129  (
	.I0(\core/cpuregs[30] [12]),
	.I1(\core/cpuregs[31] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_87 )
);
defparam \core/n11917_s129 .INIT=8'hCA;
LUT3 \core/n11917_s130  (
	.I0(\core/cpuregs[32] [12]),
	.I1(\core/cpuregs[33] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_88 )
);
defparam \core/n11917_s130 .INIT=8'hCA;
LUT3 \core/n11917_s131  (
	.I0(\core/cpuregs[34] [12]),
	.I1(\core/cpuregs[35] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11917_89 )
);
defparam \core/n11917_s131 .INIT=8'hCA;
LUT3 \core/n11918_s114  (
	.I0(\core/cpuregs[0] [11]),
	.I1(\core/cpuregs[1] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_72 )
);
defparam \core/n11918_s114 .INIT=8'hCA;
LUT3 \core/n11918_s115  (
	.I0(\core/cpuregs[2] [11]),
	.I1(\core/cpuregs[3] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_73 )
);
defparam \core/n11918_s115 .INIT=8'hCA;
LUT3 \core/n11918_s116  (
	.I0(\core/cpuregs[4] [11]),
	.I1(\core/cpuregs[5] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_74 )
);
defparam \core/n11918_s116 .INIT=8'hCA;
LUT3 \core/n11918_s117  (
	.I0(\core/cpuregs[6] [11]),
	.I1(\core/cpuregs[7] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_75 )
);
defparam \core/n11918_s117 .INIT=8'hCA;
LUT3 \core/n11918_s118  (
	.I0(\core/cpuregs[8] [11]),
	.I1(\core/cpuregs[9] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_76 )
);
defparam \core/n11918_s118 .INIT=8'hCA;
LUT3 \core/n11918_s119  (
	.I0(\core/cpuregs[10] [11]),
	.I1(\core/cpuregs[11] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_77 )
);
defparam \core/n11918_s119 .INIT=8'hCA;
LUT3 \core/n11918_s120  (
	.I0(\core/cpuregs[12] [11]),
	.I1(\core/cpuregs[13] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_78 )
);
defparam \core/n11918_s120 .INIT=8'hCA;
LUT3 \core/n11918_s121  (
	.I0(\core/cpuregs[14] [11]),
	.I1(\core/cpuregs[15] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_79 )
);
defparam \core/n11918_s121 .INIT=8'hCA;
LUT3 \core/n11918_s122  (
	.I0(\core/cpuregs[16] [11]),
	.I1(\core/cpuregs[17] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_80 )
);
defparam \core/n11918_s122 .INIT=8'hCA;
LUT3 \core/n11918_s123  (
	.I0(\core/cpuregs[18] [11]),
	.I1(\core/cpuregs[19] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_81 )
);
defparam \core/n11918_s123 .INIT=8'hCA;
LUT3 \core/n11918_s124  (
	.I0(\core/cpuregs[20] [11]),
	.I1(\core/cpuregs[21] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_82 )
);
defparam \core/n11918_s124 .INIT=8'hCA;
LUT3 \core/n11918_s125  (
	.I0(\core/cpuregs[22] [11]),
	.I1(\core/cpuregs[23] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_83 )
);
defparam \core/n11918_s125 .INIT=8'hCA;
LUT3 \core/n11918_s126  (
	.I0(\core/cpuregs[24] [11]),
	.I1(\core/cpuregs[25] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_84 )
);
defparam \core/n11918_s126 .INIT=8'hCA;
LUT3 \core/n11918_s127  (
	.I0(\core/cpuregs[26] [11]),
	.I1(\core/cpuregs[27] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_85 )
);
defparam \core/n11918_s127 .INIT=8'hCA;
LUT3 \core/n11918_s128  (
	.I0(\core/cpuregs[28] [11]),
	.I1(\core/cpuregs[29] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_86 )
);
defparam \core/n11918_s128 .INIT=8'hCA;
LUT3 \core/n11918_s129  (
	.I0(\core/cpuregs[30] [11]),
	.I1(\core/cpuregs[31] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_87 )
);
defparam \core/n11918_s129 .INIT=8'hCA;
LUT3 \core/n11918_s130  (
	.I0(\core/cpuregs[32] [11]),
	.I1(\core/cpuregs[33] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_88 )
);
defparam \core/n11918_s130 .INIT=8'hCA;
LUT3 \core/n11918_s131  (
	.I0(\core/cpuregs[34] [11]),
	.I1(\core/cpuregs[35] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_89 )
);
defparam \core/n11918_s131 .INIT=8'hCA;
LUT3 \core/n11919_s114  (
	.I0(\core/cpuregs[0] [10]),
	.I1(\core/cpuregs[1] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_72 )
);
defparam \core/n11919_s114 .INIT=8'hCA;
LUT3 \core/n11919_s115  (
	.I0(\core/cpuregs[2] [10]),
	.I1(\core/cpuregs[3] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_73 )
);
defparam \core/n11919_s115 .INIT=8'hCA;
LUT3 \core/n11919_s116  (
	.I0(\core/cpuregs[4] [10]),
	.I1(\core/cpuregs[5] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_74 )
);
defparam \core/n11919_s116 .INIT=8'hCA;
LUT3 \core/n11919_s117  (
	.I0(\core/cpuregs[6] [10]),
	.I1(\core/cpuregs[7] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_75 )
);
defparam \core/n11919_s117 .INIT=8'hCA;
LUT3 \core/n11919_s118  (
	.I0(\core/cpuregs[8] [10]),
	.I1(\core/cpuregs[9] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_76 )
);
defparam \core/n11919_s118 .INIT=8'hCA;
LUT3 \core/n11919_s119  (
	.I0(\core/cpuregs[10] [10]),
	.I1(\core/cpuregs[11] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_77 )
);
defparam \core/n11919_s119 .INIT=8'hCA;
LUT3 \core/n11919_s120  (
	.I0(\core/cpuregs[12] [10]),
	.I1(\core/cpuregs[13] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_78 )
);
defparam \core/n11919_s120 .INIT=8'hCA;
LUT3 \core/n11919_s121  (
	.I0(\core/cpuregs[14] [10]),
	.I1(\core/cpuregs[15] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_79 )
);
defparam \core/n11919_s121 .INIT=8'hCA;
LUT3 \core/n11919_s122  (
	.I0(\core/cpuregs[16] [10]),
	.I1(\core/cpuregs[17] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_80 )
);
defparam \core/n11919_s122 .INIT=8'hCA;
LUT3 \core/n11919_s123  (
	.I0(\core/cpuregs[18] [10]),
	.I1(\core/cpuregs[19] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_81 )
);
defparam \core/n11919_s123 .INIT=8'hCA;
LUT3 \core/n11919_s124  (
	.I0(\core/cpuregs[20] [10]),
	.I1(\core/cpuregs[21] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_82 )
);
defparam \core/n11919_s124 .INIT=8'hCA;
LUT3 \core/n11919_s125  (
	.I0(\core/cpuregs[22] [10]),
	.I1(\core/cpuregs[23] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_83 )
);
defparam \core/n11919_s125 .INIT=8'hCA;
LUT3 \core/n11919_s126  (
	.I0(\core/cpuregs[24] [10]),
	.I1(\core/cpuregs[25] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_84 )
);
defparam \core/n11919_s126 .INIT=8'hCA;
LUT3 \core/n11919_s127  (
	.I0(\core/cpuregs[26] [10]),
	.I1(\core/cpuregs[27] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_85 )
);
defparam \core/n11919_s127 .INIT=8'hCA;
LUT3 \core/n11919_s128  (
	.I0(\core/cpuregs[28] [10]),
	.I1(\core/cpuregs[29] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_86 )
);
defparam \core/n11919_s128 .INIT=8'hCA;
LUT3 \core/n11919_s129  (
	.I0(\core/cpuregs[30] [10]),
	.I1(\core/cpuregs[31] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_87 )
);
defparam \core/n11919_s129 .INIT=8'hCA;
LUT3 \core/n11919_s130  (
	.I0(\core/cpuregs[32] [10]),
	.I1(\core/cpuregs[33] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_88 )
);
defparam \core/n11919_s130 .INIT=8'hCA;
LUT3 \core/n11919_s131  (
	.I0(\core/cpuregs[34] [10]),
	.I1(\core/cpuregs[35] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_89 )
);
defparam \core/n11919_s131 .INIT=8'hCA;
LUT3 \core/n11920_s114  (
	.I0(\core/cpuregs[0] [9]),
	.I1(\core/cpuregs[1] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_72 )
);
defparam \core/n11920_s114 .INIT=8'hCA;
LUT3 \core/n11920_s115  (
	.I0(\core/cpuregs[2] [9]),
	.I1(\core/cpuregs[3] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_73 )
);
defparam \core/n11920_s115 .INIT=8'hCA;
LUT3 \core/n11920_s116  (
	.I0(\core/cpuregs[4] [9]),
	.I1(\core/cpuregs[5] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_74 )
);
defparam \core/n11920_s116 .INIT=8'hCA;
LUT3 \core/n11920_s117  (
	.I0(\core/cpuregs[6] [9]),
	.I1(\core/cpuregs[7] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_75 )
);
defparam \core/n11920_s117 .INIT=8'hCA;
LUT3 \core/n11920_s118  (
	.I0(\core/cpuregs[8] [9]),
	.I1(\core/cpuregs[9] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_76 )
);
defparam \core/n11920_s118 .INIT=8'hCA;
LUT3 \core/n11920_s119  (
	.I0(\core/cpuregs[10] [9]),
	.I1(\core/cpuregs[11] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_77 )
);
defparam \core/n11920_s119 .INIT=8'hCA;
LUT3 \core/n11920_s120  (
	.I0(\core/cpuregs[12] [9]),
	.I1(\core/cpuregs[13] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_78 )
);
defparam \core/n11920_s120 .INIT=8'hCA;
LUT3 \core/n11920_s121  (
	.I0(\core/cpuregs[14] [9]),
	.I1(\core/cpuregs[15] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_79 )
);
defparam \core/n11920_s121 .INIT=8'hCA;
LUT3 \core/n11920_s122  (
	.I0(\core/cpuregs[16] [9]),
	.I1(\core/cpuregs[17] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_80 )
);
defparam \core/n11920_s122 .INIT=8'hCA;
LUT3 \core/n11920_s123  (
	.I0(\core/cpuregs[18] [9]),
	.I1(\core/cpuregs[19] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_81 )
);
defparam \core/n11920_s123 .INIT=8'hCA;
LUT3 \core/n11920_s124  (
	.I0(\core/cpuregs[20] [9]),
	.I1(\core/cpuregs[21] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_82 )
);
defparam \core/n11920_s124 .INIT=8'hCA;
LUT3 \core/n11920_s125  (
	.I0(\core/cpuregs[22] [9]),
	.I1(\core/cpuregs[23] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_83 )
);
defparam \core/n11920_s125 .INIT=8'hCA;
LUT3 \core/n11920_s126  (
	.I0(\core/cpuregs[24] [9]),
	.I1(\core/cpuregs[25] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_84 )
);
defparam \core/n11920_s126 .INIT=8'hCA;
LUT3 \core/n11920_s127  (
	.I0(\core/cpuregs[26] [9]),
	.I1(\core/cpuregs[27] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_85 )
);
defparam \core/n11920_s127 .INIT=8'hCA;
LUT3 \core/n11920_s128  (
	.I0(\core/cpuregs[28] [9]),
	.I1(\core/cpuregs[29] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_86 )
);
defparam \core/n11920_s128 .INIT=8'hCA;
LUT3 \core/n11920_s129  (
	.I0(\core/cpuregs[30] [9]),
	.I1(\core/cpuregs[31] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_87 )
);
defparam \core/n11920_s129 .INIT=8'hCA;
LUT3 \core/n11920_s130  (
	.I0(\core/cpuregs[32] [9]),
	.I1(\core/cpuregs[33] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_88 )
);
defparam \core/n11920_s130 .INIT=8'hCA;
LUT3 \core/n11920_s131  (
	.I0(\core/cpuregs[34] [9]),
	.I1(\core/cpuregs[35] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_89 )
);
defparam \core/n11920_s131 .INIT=8'hCA;
LUT3 \core/n11921_s114  (
	.I0(\core/cpuregs[0] [8]),
	.I1(\core/cpuregs[1] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_72 )
);
defparam \core/n11921_s114 .INIT=8'hCA;
LUT3 \core/n11921_s115  (
	.I0(\core/cpuregs[2] [8]),
	.I1(\core/cpuregs[3] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_73 )
);
defparam \core/n11921_s115 .INIT=8'hCA;
LUT3 \core/n11921_s116  (
	.I0(\core/cpuregs[4] [8]),
	.I1(\core/cpuregs[5] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_74 )
);
defparam \core/n11921_s116 .INIT=8'hCA;
LUT3 \core/n11921_s117  (
	.I0(\core/cpuregs[6] [8]),
	.I1(\core/cpuregs[7] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_75 )
);
defparam \core/n11921_s117 .INIT=8'hCA;
LUT3 \core/n11921_s118  (
	.I0(\core/cpuregs[8] [8]),
	.I1(\core/cpuregs[9] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_76 )
);
defparam \core/n11921_s118 .INIT=8'hCA;
LUT3 \core/n11921_s119  (
	.I0(\core/cpuregs[10] [8]),
	.I1(\core/cpuregs[11] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_77 )
);
defparam \core/n11921_s119 .INIT=8'hCA;
LUT3 \core/n11921_s120  (
	.I0(\core/cpuregs[12] [8]),
	.I1(\core/cpuregs[13] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_78 )
);
defparam \core/n11921_s120 .INIT=8'hCA;
LUT3 \core/n11921_s121  (
	.I0(\core/cpuregs[14] [8]),
	.I1(\core/cpuregs[15] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_79 )
);
defparam \core/n11921_s121 .INIT=8'hCA;
LUT3 \core/n11921_s122  (
	.I0(\core/cpuregs[16] [8]),
	.I1(\core/cpuregs[17] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_80 )
);
defparam \core/n11921_s122 .INIT=8'hCA;
LUT3 \core/n11921_s123  (
	.I0(\core/cpuregs[18] [8]),
	.I1(\core/cpuregs[19] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_81 )
);
defparam \core/n11921_s123 .INIT=8'hCA;
LUT3 \core/n11921_s124  (
	.I0(\core/cpuregs[20] [8]),
	.I1(\core/cpuregs[21] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_82 )
);
defparam \core/n11921_s124 .INIT=8'hCA;
LUT3 \core/n11921_s125  (
	.I0(\core/cpuregs[22] [8]),
	.I1(\core/cpuregs[23] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_83 )
);
defparam \core/n11921_s125 .INIT=8'hCA;
LUT3 \core/n11921_s126  (
	.I0(\core/cpuregs[24] [8]),
	.I1(\core/cpuregs[25] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_84 )
);
defparam \core/n11921_s126 .INIT=8'hCA;
LUT3 \core/n11921_s127  (
	.I0(\core/cpuregs[26] [8]),
	.I1(\core/cpuregs[27] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_85 )
);
defparam \core/n11921_s127 .INIT=8'hCA;
LUT3 \core/n11921_s128  (
	.I0(\core/cpuregs[28] [8]),
	.I1(\core/cpuregs[29] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_86 )
);
defparam \core/n11921_s128 .INIT=8'hCA;
LUT3 \core/n11921_s129  (
	.I0(\core/cpuregs[30] [8]),
	.I1(\core/cpuregs[31] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_87 )
);
defparam \core/n11921_s129 .INIT=8'hCA;
LUT3 \core/n11921_s130  (
	.I0(\core/cpuregs[32] [8]),
	.I1(\core/cpuregs[33] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_88 )
);
defparam \core/n11921_s130 .INIT=8'hCA;
LUT3 \core/n11921_s131  (
	.I0(\core/cpuregs[34] [8]),
	.I1(\core/cpuregs[35] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_89 )
);
defparam \core/n11921_s131 .INIT=8'hCA;
LUT3 \core/n11922_s114  (
	.I0(\core/cpuregs[0] [7]),
	.I1(\core/cpuregs[1] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_72 )
);
defparam \core/n11922_s114 .INIT=8'hCA;
LUT3 \core/n11922_s115  (
	.I0(\core/cpuregs[2] [7]),
	.I1(\core/cpuregs[3] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_73 )
);
defparam \core/n11922_s115 .INIT=8'hCA;
LUT3 \core/n11922_s116  (
	.I0(\core/cpuregs[4] [7]),
	.I1(\core/cpuregs[5] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_74 )
);
defparam \core/n11922_s116 .INIT=8'hCA;
LUT3 \core/n11922_s117  (
	.I0(\core/cpuregs[6] [7]),
	.I1(\core/cpuregs[7] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_75 )
);
defparam \core/n11922_s117 .INIT=8'hCA;
LUT3 \core/n11922_s118  (
	.I0(\core/cpuregs[8] [7]),
	.I1(\core/cpuregs[9] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_76 )
);
defparam \core/n11922_s118 .INIT=8'hCA;
LUT3 \core/n11922_s119  (
	.I0(\core/cpuregs[10] [7]),
	.I1(\core/cpuregs[11] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_77 )
);
defparam \core/n11922_s119 .INIT=8'hCA;
LUT3 \core/n11922_s120  (
	.I0(\core/cpuregs[12] [7]),
	.I1(\core/cpuregs[13] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_78 )
);
defparam \core/n11922_s120 .INIT=8'hCA;
LUT3 \core/n11922_s121  (
	.I0(\core/cpuregs[14] [7]),
	.I1(\core/cpuregs[15] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_79 )
);
defparam \core/n11922_s121 .INIT=8'hCA;
LUT3 \core/n11922_s122  (
	.I0(\core/cpuregs[16] [7]),
	.I1(\core/cpuregs[17] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_80 )
);
defparam \core/n11922_s122 .INIT=8'hCA;
LUT3 \core/n11922_s123  (
	.I0(\core/cpuregs[18] [7]),
	.I1(\core/cpuregs[19] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_81 )
);
defparam \core/n11922_s123 .INIT=8'hCA;
LUT3 \core/n11922_s124  (
	.I0(\core/cpuregs[20] [7]),
	.I1(\core/cpuregs[21] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_82 )
);
defparam \core/n11922_s124 .INIT=8'hCA;
LUT3 \core/n11922_s125  (
	.I0(\core/cpuregs[22] [7]),
	.I1(\core/cpuregs[23] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_83 )
);
defparam \core/n11922_s125 .INIT=8'hCA;
LUT3 \core/n11922_s126  (
	.I0(\core/cpuregs[24] [7]),
	.I1(\core/cpuregs[25] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_84 )
);
defparam \core/n11922_s126 .INIT=8'hCA;
LUT3 \core/n11922_s127  (
	.I0(\core/cpuregs[26] [7]),
	.I1(\core/cpuregs[27] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_85 )
);
defparam \core/n11922_s127 .INIT=8'hCA;
LUT3 \core/n11922_s128  (
	.I0(\core/cpuregs[28] [7]),
	.I1(\core/cpuregs[29] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_86 )
);
defparam \core/n11922_s128 .INIT=8'hCA;
LUT3 \core/n11922_s129  (
	.I0(\core/cpuregs[30] [7]),
	.I1(\core/cpuregs[31] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_87 )
);
defparam \core/n11922_s129 .INIT=8'hCA;
LUT3 \core/n11922_s130  (
	.I0(\core/cpuregs[32] [7]),
	.I1(\core/cpuregs[33] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_88 )
);
defparam \core/n11922_s130 .INIT=8'hCA;
LUT3 \core/n11922_s131  (
	.I0(\core/cpuregs[34] [7]),
	.I1(\core/cpuregs[35] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_89 )
);
defparam \core/n11922_s131 .INIT=8'hCA;
LUT3 \core/n11923_s114  (
	.I0(\core/cpuregs[0] [6]),
	.I1(\core/cpuregs[1] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_72 )
);
defparam \core/n11923_s114 .INIT=8'hCA;
LUT3 \core/n11923_s115  (
	.I0(\core/cpuregs[2] [6]),
	.I1(\core/cpuregs[3] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_73 )
);
defparam \core/n11923_s115 .INIT=8'hCA;
LUT3 \core/n11923_s116  (
	.I0(\core/cpuregs[4] [6]),
	.I1(\core/cpuregs[5] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_74 )
);
defparam \core/n11923_s116 .INIT=8'hCA;
LUT3 \core/n11923_s117  (
	.I0(\core/cpuregs[6] [6]),
	.I1(\core/cpuregs[7] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_75 )
);
defparam \core/n11923_s117 .INIT=8'hCA;
LUT3 \core/n11923_s118  (
	.I0(\core/cpuregs[8] [6]),
	.I1(\core/cpuregs[9] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_76 )
);
defparam \core/n11923_s118 .INIT=8'hCA;
LUT3 \core/n11923_s119  (
	.I0(\core/cpuregs[10] [6]),
	.I1(\core/cpuregs[11] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_77 )
);
defparam \core/n11923_s119 .INIT=8'hCA;
LUT3 \core/n11923_s120  (
	.I0(\core/cpuregs[12] [6]),
	.I1(\core/cpuregs[13] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_78 )
);
defparam \core/n11923_s120 .INIT=8'hCA;
LUT3 \core/n11923_s121  (
	.I0(\core/cpuregs[14] [6]),
	.I1(\core/cpuregs[15] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_79 )
);
defparam \core/n11923_s121 .INIT=8'hCA;
LUT3 \core/n11923_s122  (
	.I0(\core/cpuregs[16] [6]),
	.I1(\core/cpuregs[17] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_80 )
);
defparam \core/n11923_s122 .INIT=8'hCA;
LUT3 \core/n11923_s123  (
	.I0(\core/cpuregs[18] [6]),
	.I1(\core/cpuregs[19] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_81 )
);
defparam \core/n11923_s123 .INIT=8'hCA;
LUT3 \core/n11923_s124  (
	.I0(\core/cpuregs[20] [6]),
	.I1(\core/cpuregs[21] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_82 )
);
defparam \core/n11923_s124 .INIT=8'hCA;
LUT3 \core/n11923_s125  (
	.I0(\core/cpuregs[22] [6]),
	.I1(\core/cpuregs[23] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_83 )
);
defparam \core/n11923_s125 .INIT=8'hCA;
LUT3 \core/n11923_s126  (
	.I0(\core/cpuregs[24] [6]),
	.I1(\core/cpuregs[25] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_84 )
);
defparam \core/n11923_s126 .INIT=8'hCA;
LUT3 \core/n11923_s127  (
	.I0(\core/cpuregs[26] [6]),
	.I1(\core/cpuregs[27] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_85 )
);
defparam \core/n11923_s127 .INIT=8'hCA;
LUT3 \core/n11923_s128  (
	.I0(\core/cpuregs[28] [6]),
	.I1(\core/cpuregs[29] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_86 )
);
defparam \core/n11923_s128 .INIT=8'hCA;
LUT3 \core/n11923_s129  (
	.I0(\core/cpuregs[30] [6]),
	.I1(\core/cpuregs[31] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_87 )
);
defparam \core/n11923_s129 .INIT=8'hCA;
LUT3 \core/n11923_s130  (
	.I0(\core/cpuregs[32] [6]),
	.I1(\core/cpuregs[33] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_88 )
);
defparam \core/n11923_s130 .INIT=8'hCA;
LUT3 \core/n11923_s131  (
	.I0(\core/cpuregs[34] [6]),
	.I1(\core/cpuregs[35] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_89 )
);
defparam \core/n11923_s131 .INIT=8'hCA;
LUT3 \core/n11924_s114  (
	.I0(\core/cpuregs[0] [5]),
	.I1(\core/cpuregs[1] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_72 )
);
defparam \core/n11924_s114 .INIT=8'hCA;
LUT3 \core/n11924_s115  (
	.I0(\core/cpuregs[2] [5]),
	.I1(\core/cpuregs[3] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_73 )
);
defparam \core/n11924_s115 .INIT=8'hCA;
LUT3 \core/n11924_s116  (
	.I0(\core/cpuregs[4] [5]),
	.I1(\core/cpuregs[5] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_74 )
);
defparam \core/n11924_s116 .INIT=8'hCA;
LUT3 \core/n11924_s117  (
	.I0(\core/cpuregs[6] [5]),
	.I1(\core/cpuregs[7] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_75 )
);
defparam \core/n11924_s117 .INIT=8'hCA;
LUT3 \core/n11924_s118  (
	.I0(\core/cpuregs[8] [5]),
	.I1(\core/cpuregs[9] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_76 )
);
defparam \core/n11924_s118 .INIT=8'hCA;
LUT3 \core/n11924_s119  (
	.I0(\core/cpuregs[10] [5]),
	.I1(\core/cpuregs[11] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_77 )
);
defparam \core/n11924_s119 .INIT=8'hCA;
LUT3 \core/n11924_s120  (
	.I0(\core/cpuregs[12] [5]),
	.I1(\core/cpuregs[13] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_78 )
);
defparam \core/n11924_s120 .INIT=8'hCA;
LUT3 \core/n11924_s121  (
	.I0(\core/cpuregs[14] [5]),
	.I1(\core/cpuregs[15] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_79 )
);
defparam \core/n11924_s121 .INIT=8'hCA;
LUT3 \core/n11924_s122  (
	.I0(\core/cpuregs[16] [5]),
	.I1(\core/cpuregs[17] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_80 )
);
defparam \core/n11924_s122 .INIT=8'hCA;
LUT3 \core/n11924_s123  (
	.I0(\core/cpuregs[18] [5]),
	.I1(\core/cpuregs[19] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_81 )
);
defparam \core/n11924_s123 .INIT=8'hCA;
LUT3 \core/n11924_s124  (
	.I0(\core/cpuregs[20] [5]),
	.I1(\core/cpuregs[21] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_82 )
);
defparam \core/n11924_s124 .INIT=8'hCA;
LUT3 \core/n11924_s125  (
	.I0(\core/cpuregs[22] [5]),
	.I1(\core/cpuregs[23] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_83 )
);
defparam \core/n11924_s125 .INIT=8'hCA;
LUT3 \core/n11924_s126  (
	.I0(\core/cpuregs[24] [5]),
	.I1(\core/cpuregs[25] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_84 )
);
defparam \core/n11924_s126 .INIT=8'hCA;
LUT3 \core/n11924_s127  (
	.I0(\core/cpuregs[26] [5]),
	.I1(\core/cpuregs[27] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_85 )
);
defparam \core/n11924_s127 .INIT=8'hCA;
LUT3 \core/n11924_s128  (
	.I0(\core/cpuregs[28] [5]),
	.I1(\core/cpuregs[29] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_86 )
);
defparam \core/n11924_s128 .INIT=8'hCA;
LUT3 \core/n11924_s129  (
	.I0(\core/cpuregs[30] [5]),
	.I1(\core/cpuregs[31] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_87 )
);
defparam \core/n11924_s129 .INIT=8'hCA;
LUT3 \core/n11924_s130  (
	.I0(\core/cpuregs[32] [5]),
	.I1(\core/cpuregs[33] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_88 )
);
defparam \core/n11924_s130 .INIT=8'hCA;
LUT3 \core/n11924_s131  (
	.I0(\core/cpuregs[34] [5]),
	.I1(\core/cpuregs[35] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_89 )
);
defparam \core/n11924_s131 .INIT=8'hCA;
LUT3 \core/n11925_s114  (
	.I0(\core/cpuregs[0] [4]),
	.I1(\core/cpuregs[1] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_72 )
);
defparam \core/n11925_s114 .INIT=8'hCA;
LUT3 \core/n11925_s115  (
	.I0(\core/cpuregs[2] [4]),
	.I1(\core/cpuregs[3] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_73 )
);
defparam \core/n11925_s115 .INIT=8'hCA;
LUT3 \core/n11925_s116  (
	.I0(\core/cpuregs[4] [4]),
	.I1(\core/cpuregs[5] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_74 )
);
defparam \core/n11925_s116 .INIT=8'hCA;
LUT3 \core/n11925_s117  (
	.I0(\core/cpuregs[6] [4]),
	.I1(\core/cpuregs[7] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_75 )
);
defparam \core/n11925_s117 .INIT=8'hCA;
LUT3 \core/n11925_s118  (
	.I0(\core/cpuregs[8] [4]),
	.I1(\core/cpuregs[9] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_76 )
);
defparam \core/n11925_s118 .INIT=8'hCA;
LUT3 \core/n11925_s119  (
	.I0(\core/cpuregs[10] [4]),
	.I1(\core/cpuregs[11] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_77 )
);
defparam \core/n11925_s119 .INIT=8'hCA;
LUT3 \core/n11925_s120  (
	.I0(\core/cpuregs[12] [4]),
	.I1(\core/cpuregs[13] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_78 )
);
defparam \core/n11925_s120 .INIT=8'hCA;
LUT3 \core/n11925_s121  (
	.I0(\core/cpuregs[14] [4]),
	.I1(\core/cpuregs[15] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_79 )
);
defparam \core/n11925_s121 .INIT=8'hCA;
LUT3 \core/n11925_s122  (
	.I0(\core/cpuregs[16] [4]),
	.I1(\core/cpuregs[17] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_80 )
);
defparam \core/n11925_s122 .INIT=8'hCA;
LUT3 \core/n11925_s123  (
	.I0(\core/cpuregs[18] [4]),
	.I1(\core/cpuregs[19] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_81 )
);
defparam \core/n11925_s123 .INIT=8'hCA;
LUT3 \core/n11925_s124  (
	.I0(\core/cpuregs[20] [4]),
	.I1(\core/cpuregs[21] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_82 )
);
defparam \core/n11925_s124 .INIT=8'hCA;
LUT3 \core/n11925_s125  (
	.I0(\core/cpuregs[22] [4]),
	.I1(\core/cpuregs[23] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_83 )
);
defparam \core/n11925_s125 .INIT=8'hCA;
LUT3 \core/n11925_s126  (
	.I0(\core/cpuregs[24] [4]),
	.I1(\core/cpuregs[25] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_84 )
);
defparam \core/n11925_s126 .INIT=8'hCA;
LUT3 \core/n11925_s127  (
	.I0(\core/cpuregs[26] [4]),
	.I1(\core/cpuregs[27] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_85 )
);
defparam \core/n11925_s127 .INIT=8'hCA;
LUT3 \core/n11925_s128  (
	.I0(\core/cpuregs[28] [4]),
	.I1(\core/cpuregs[29] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_86 )
);
defparam \core/n11925_s128 .INIT=8'hCA;
LUT3 \core/n11925_s129  (
	.I0(\core/cpuregs[30] [4]),
	.I1(\core/cpuregs[31] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_87 )
);
defparam \core/n11925_s129 .INIT=8'hCA;
LUT3 \core/n11925_s130  (
	.I0(\core/cpuregs[32] [4]),
	.I1(\core/cpuregs[33] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_88 )
);
defparam \core/n11925_s130 .INIT=8'hCA;
LUT3 \core/n11925_s131  (
	.I0(\core/cpuregs[34] [4]),
	.I1(\core/cpuregs[35] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_89 )
);
defparam \core/n11925_s131 .INIT=8'hCA;
LUT3 \core/n11926_s114  (
	.I0(\core/cpuregs[0] [3]),
	.I1(\core/cpuregs[1] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_72 )
);
defparam \core/n11926_s114 .INIT=8'hCA;
LUT3 \core/n11926_s115  (
	.I0(\core/cpuregs[2] [3]),
	.I1(\core/cpuregs[3] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_73 )
);
defparam \core/n11926_s115 .INIT=8'hCA;
LUT3 \core/n11926_s116  (
	.I0(\core/cpuregs[4] [3]),
	.I1(\core/cpuregs[5] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_74 )
);
defparam \core/n11926_s116 .INIT=8'hCA;
LUT3 \core/n11926_s117  (
	.I0(\core/cpuregs[6] [3]),
	.I1(\core/cpuregs[7] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_75 )
);
defparam \core/n11926_s117 .INIT=8'hCA;
LUT3 \core/n11926_s118  (
	.I0(\core/cpuregs[8] [3]),
	.I1(\core/cpuregs[9] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_76 )
);
defparam \core/n11926_s118 .INIT=8'hCA;
LUT3 \core/n11926_s119  (
	.I0(\core/cpuregs[10] [3]),
	.I1(\core/cpuregs[11] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_77 )
);
defparam \core/n11926_s119 .INIT=8'hCA;
LUT3 \core/n11926_s120  (
	.I0(\core/cpuregs[12] [3]),
	.I1(\core/cpuregs[13] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_78 )
);
defparam \core/n11926_s120 .INIT=8'hCA;
LUT3 \core/n11926_s121  (
	.I0(\core/cpuregs[14] [3]),
	.I1(\core/cpuregs[15] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_79 )
);
defparam \core/n11926_s121 .INIT=8'hCA;
LUT3 \core/n11926_s122  (
	.I0(\core/cpuregs[16] [3]),
	.I1(\core/cpuregs[17] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_80 )
);
defparam \core/n11926_s122 .INIT=8'hCA;
LUT3 \core/n11926_s123  (
	.I0(\core/cpuregs[18] [3]),
	.I1(\core/cpuregs[19] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_81 )
);
defparam \core/n11926_s123 .INIT=8'hCA;
LUT3 \core/n11926_s124  (
	.I0(\core/cpuregs[20] [3]),
	.I1(\core/cpuregs[21] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_82 )
);
defparam \core/n11926_s124 .INIT=8'hCA;
LUT3 \core/n11926_s125  (
	.I0(\core/cpuregs[22] [3]),
	.I1(\core/cpuregs[23] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_83 )
);
defparam \core/n11926_s125 .INIT=8'hCA;
LUT3 \core/n11926_s126  (
	.I0(\core/cpuregs[24] [3]),
	.I1(\core/cpuregs[25] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_84 )
);
defparam \core/n11926_s126 .INIT=8'hCA;
LUT3 \core/n11926_s127  (
	.I0(\core/cpuregs[26] [3]),
	.I1(\core/cpuregs[27] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_85 )
);
defparam \core/n11926_s127 .INIT=8'hCA;
LUT3 \core/n11926_s128  (
	.I0(\core/cpuregs[28] [3]),
	.I1(\core/cpuregs[29] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_86 )
);
defparam \core/n11926_s128 .INIT=8'hCA;
LUT3 \core/n11926_s129  (
	.I0(\core/cpuregs[30] [3]),
	.I1(\core/cpuregs[31] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_87 )
);
defparam \core/n11926_s129 .INIT=8'hCA;
LUT3 \core/n11926_s130  (
	.I0(\core/cpuregs[32] [3]),
	.I1(\core/cpuregs[33] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_88 )
);
defparam \core/n11926_s130 .INIT=8'hCA;
LUT3 \core/n11926_s131  (
	.I0(\core/cpuregs[34] [3]),
	.I1(\core/cpuregs[35] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_89 )
);
defparam \core/n11926_s131 .INIT=8'hCA;
LUT3 \core/n11927_s114  (
	.I0(\core/cpuregs[0] [2]),
	.I1(\core/cpuregs[1] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_72 )
);
defparam \core/n11927_s114 .INIT=8'hCA;
LUT3 \core/n11927_s115  (
	.I0(\core/cpuregs[2] [2]),
	.I1(\core/cpuregs[3] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_73 )
);
defparam \core/n11927_s115 .INIT=8'hCA;
LUT3 \core/n11927_s116  (
	.I0(\core/cpuregs[4] [2]),
	.I1(\core/cpuregs[5] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_74 )
);
defparam \core/n11927_s116 .INIT=8'hCA;
LUT3 \core/n11927_s117  (
	.I0(\core/cpuregs[6] [2]),
	.I1(\core/cpuregs[7] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_75 )
);
defparam \core/n11927_s117 .INIT=8'hCA;
LUT3 \core/n11927_s118  (
	.I0(\core/cpuregs[8] [2]),
	.I1(\core/cpuregs[9] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_76 )
);
defparam \core/n11927_s118 .INIT=8'hCA;
LUT3 \core/n11927_s119  (
	.I0(\core/cpuregs[10] [2]),
	.I1(\core/cpuregs[11] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_77 )
);
defparam \core/n11927_s119 .INIT=8'hCA;
LUT3 \core/n11927_s120  (
	.I0(\core/cpuregs[12] [2]),
	.I1(\core/cpuregs[13] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_78 )
);
defparam \core/n11927_s120 .INIT=8'hCA;
LUT3 \core/n11927_s121  (
	.I0(\core/cpuregs[14] [2]),
	.I1(\core/cpuregs[15] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_79 )
);
defparam \core/n11927_s121 .INIT=8'hCA;
LUT3 \core/n11927_s122  (
	.I0(\core/cpuregs[16] [2]),
	.I1(\core/cpuregs[17] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_80 )
);
defparam \core/n11927_s122 .INIT=8'hCA;
LUT3 \core/n11927_s123  (
	.I0(\core/cpuregs[18] [2]),
	.I1(\core/cpuregs[19] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_81 )
);
defparam \core/n11927_s123 .INIT=8'hCA;
LUT3 \core/n11927_s124  (
	.I0(\core/cpuregs[20] [2]),
	.I1(\core/cpuregs[21] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_82 )
);
defparam \core/n11927_s124 .INIT=8'hCA;
LUT3 \core/n11927_s125  (
	.I0(\core/cpuregs[22] [2]),
	.I1(\core/cpuregs[23] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_83 )
);
defparam \core/n11927_s125 .INIT=8'hCA;
LUT3 \core/n11927_s126  (
	.I0(\core/cpuregs[24] [2]),
	.I1(\core/cpuregs[25] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_84 )
);
defparam \core/n11927_s126 .INIT=8'hCA;
LUT3 \core/n11927_s127  (
	.I0(\core/cpuregs[26] [2]),
	.I1(\core/cpuregs[27] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_85 )
);
defparam \core/n11927_s127 .INIT=8'hCA;
LUT3 \core/n11927_s128  (
	.I0(\core/cpuregs[28] [2]),
	.I1(\core/cpuregs[29] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_86 )
);
defparam \core/n11927_s128 .INIT=8'hCA;
LUT3 \core/n11927_s129  (
	.I0(\core/cpuregs[30] [2]),
	.I1(\core/cpuregs[31] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_87 )
);
defparam \core/n11927_s129 .INIT=8'hCA;
LUT3 \core/n11927_s130  (
	.I0(\core/cpuregs[32] [2]),
	.I1(\core/cpuregs[33] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_88 )
);
defparam \core/n11927_s130 .INIT=8'hCA;
LUT3 \core/n11927_s131  (
	.I0(\core/cpuregs[34] [2]),
	.I1(\core/cpuregs[35] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_89 )
);
defparam \core/n11927_s131 .INIT=8'hCA;
LUT3 \core/n11928_s114  (
	.I0(\core/cpuregs[0] [1]),
	.I1(\core/cpuregs[1] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_72 )
);
defparam \core/n11928_s114 .INIT=8'hCA;
LUT3 \core/n11928_s115  (
	.I0(\core/cpuregs[2] [1]),
	.I1(\core/cpuregs[3] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_73 )
);
defparam \core/n11928_s115 .INIT=8'hCA;
LUT3 \core/n11928_s116  (
	.I0(\core/cpuregs[4] [1]),
	.I1(\core/cpuregs[5] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_74 )
);
defparam \core/n11928_s116 .INIT=8'hCA;
LUT3 \core/n11928_s117  (
	.I0(\core/cpuregs[6] [1]),
	.I1(\core/cpuregs[7] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_75 )
);
defparam \core/n11928_s117 .INIT=8'hCA;
LUT3 \core/n11928_s118  (
	.I0(\core/cpuregs[8] [1]),
	.I1(\core/cpuregs[9] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_76 )
);
defparam \core/n11928_s118 .INIT=8'hCA;
LUT3 \core/n11928_s119  (
	.I0(\core/cpuregs[10] [1]),
	.I1(\core/cpuregs[11] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_77 )
);
defparam \core/n11928_s119 .INIT=8'hCA;
LUT3 \core/n11928_s120  (
	.I0(\core/cpuregs[12] [1]),
	.I1(\core/cpuregs[13] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_78 )
);
defparam \core/n11928_s120 .INIT=8'hCA;
LUT3 \core/n11928_s121  (
	.I0(\core/cpuregs[14] [1]),
	.I1(\core/cpuregs[15] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_79 )
);
defparam \core/n11928_s121 .INIT=8'hCA;
LUT3 \core/n11928_s122  (
	.I0(\core/cpuregs[16] [1]),
	.I1(\core/cpuregs[17] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_80 )
);
defparam \core/n11928_s122 .INIT=8'hCA;
LUT3 \core/n11928_s123  (
	.I0(\core/cpuregs[18] [1]),
	.I1(\core/cpuregs[19] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_81 )
);
defparam \core/n11928_s123 .INIT=8'hCA;
LUT3 \core/n11928_s124  (
	.I0(\core/cpuregs[20] [1]),
	.I1(\core/cpuregs[21] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_82 )
);
defparam \core/n11928_s124 .INIT=8'hCA;
LUT3 \core/n11928_s125  (
	.I0(\core/cpuregs[22] [1]),
	.I1(\core/cpuregs[23] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_83 )
);
defparam \core/n11928_s125 .INIT=8'hCA;
LUT3 \core/n11928_s126  (
	.I0(\core/cpuregs[24] [1]),
	.I1(\core/cpuregs[25] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_84 )
);
defparam \core/n11928_s126 .INIT=8'hCA;
LUT3 \core/n11928_s127  (
	.I0(\core/cpuregs[26] [1]),
	.I1(\core/cpuregs[27] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_85 )
);
defparam \core/n11928_s127 .INIT=8'hCA;
LUT3 \core/n11928_s128  (
	.I0(\core/cpuregs[28] [1]),
	.I1(\core/cpuregs[29] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_86 )
);
defparam \core/n11928_s128 .INIT=8'hCA;
LUT3 \core/n11928_s129  (
	.I0(\core/cpuregs[30] [1]),
	.I1(\core/cpuregs[31] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_87 )
);
defparam \core/n11928_s129 .INIT=8'hCA;
LUT3 \core/n11928_s130  (
	.I0(\core/cpuregs[32] [1]),
	.I1(\core/cpuregs[33] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_88 )
);
defparam \core/n11928_s130 .INIT=8'hCA;
LUT3 \core/n11928_s131  (
	.I0(\core/cpuregs[34] [1]),
	.I1(\core/cpuregs[35] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_89 )
);
defparam \core/n11928_s131 .INIT=8'hCA;
LUT3 \core/n11929_s114  (
	.I0(\core/cpuregs[0] [0]),
	.I1(\core/cpuregs[1] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_72 )
);
defparam \core/n11929_s114 .INIT=8'hCA;
LUT3 \core/n11929_s115  (
	.I0(\core/cpuregs[2] [0]),
	.I1(\core/cpuregs[3] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_73 )
);
defparam \core/n11929_s115 .INIT=8'hCA;
LUT3 \core/n11929_s116  (
	.I0(\core/cpuregs[4] [0]),
	.I1(\core/cpuregs[5] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_74 )
);
defparam \core/n11929_s116 .INIT=8'hCA;
LUT3 \core/n11929_s117  (
	.I0(\core/cpuregs[6] [0]),
	.I1(\core/cpuregs[7] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_75 )
);
defparam \core/n11929_s117 .INIT=8'hCA;
LUT3 \core/n11929_s118  (
	.I0(\core/cpuregs[8] [0]),
	.I1(\core/cpuregs[9] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_76 )
);
defparam \core/n11929_s118 .INIT=8'hCA;
LUT3 \core/n11929_s119  (
	.I0(\core/cpuregs[10] [0]),
	.I1(\core/cpuregs[11] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_77 )
);
defparam \core/n11929_s119 .INIT=8'hCA;
LUT3 \core/n11929_s120  (
	.I0(\core/cpuregs[12] [0]),
	.I1(\core/cpuregs[13] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_78 )
);
defparam \core/n11929_s120 .INIT=8'hCA;
LUT3 \core/n11929_s121  (
	.I0(\core/cpuregs[14] [0]),
	.I1(\core/cpuregs[15] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_79 )
);
defparam \core/n11929_s121 .INIT=8'hCA;
LUT3 \core/n11929_s122  (
	.I0(\core/cpuregs[16] [0]),
	.I1(\core/cpuregs[17] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_80 )
);
defparam \core/n11929_s122 .INIT=8'hCA;
LUT3 \core/n11929_s123  (
	.I0(\core/cpuregs[18] [0]),
	.I1(\core/cpuregs[19] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_81 )
);
defparam \core/n11929_s123 .INIT=8'hCA;
LUT3 \core/n11929_s124  (
	.I0(\core/cpuregs[20] [0]),
	.I1(\core/cpuregs[21] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_82 )
);
defparam \core/n11929_s124 .INIT=8'hCA;
LUT3 \core/n11929_s125  (
	.I0(\core/cpuregs[22] [0]),
	.I1(\core/cpuregs[23] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_83 )
);
defparam \core/n11929_s125 .INIT=8'hCA;
LUT3 \core/n11929_s126  (
	.I0(\core/cpuregs[24] [0]),
	.I1(\core/cpuregs[25] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_84 )
);
defparam \core/n11929_s126 .INIT=8'hCA;
LUT3 \core/n11929_s127  (
	.I0(\core/cpuregs[26] [0]),
	.I1(\core/cpuregs[27] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_85 )
);
defparam \core/n11929_s127 .INIT=8'hCA;
LUT3 \core/n11929_s128  (
	.I0(\core/cpuregs[28] [0]),
	.I1(\core/cpuregs[29] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_86 )
);
defparam \core/n11929_s128 .INIT=8'hCA;
LUT3 \core/n11929_s129  (
	.I0(\core/cpuregs[30] [0]),
	.I1(\core/cpuregs[31] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_87 )
);
defparam \core/n11929_s129 .INIT=8'hCA;
LUT3 \core/n11929_s130  (
	.I0(\core/cpuregs[32] [0]),
	.I1(\core/cpuregs[33] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_88 )
);
defparam \core/n11929_s130 .INIT=8'hCA;
LUT3 \core/n11929_s131  (
	.I0(\core/cpuregs[34] [0]),
	.I1(\core/cpuregs[35] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_89 )
);
defparam \core/n11929_s131 .INIT=8'hCA;
MUX2_LUT5 \core/n14556_s0  (
	.I0(\core/n14464_4 ),
	.I1(\core/n14364_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14556_3 )
);
MUX2_LUT5 \core/n14557_s0  (
	.I0(\core/n14466_4 ),
	.I1(\core/n14366_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14557_3 )
);
MUX2_LUT5 \core/n14558_s0  (
	.I0(\core/n14468_4 ),
	.I1(\core/n14368_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14558_3 )
);
MUX2_LUT5 \core/n14559_s0  (
	.I0(\core/n14470_4 ),
	.I1(\core/n14370_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14559_3 )
);
MUX2_LUT5 \core/n14560_s0  (
	.I0(\core/n14472_4 ),
	.I1(\core/n14372_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14560_3 )
);
MUX2_LUT5 \core/n14561_s0  (
	.I0(\core/n14474_4 ),
	.I1(\core/n14374_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14561_3 )
);
MUX2_LUT5 \core/n14562_s0  (
	.I0(\core/n14476_4 ),
	.I1(\core/n14376_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14562_3 )
);
MUX2_LUT5 \core/n14563_s0  (
	.I0(\core/n14478_4 ),
	.I1(\core/n14378_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14563_3 )
);
MUX2_LUT5 \core/n14564_s0  (
	.I0(\core/n14480_4 ),
	.I1(\core/n14380_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14564_3 )
);
MUX2_LUT5 \core/n14565_s0  (
	.I0(\core/n14482_4 ),
	.I1(\core/n14382_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14565_3 )
);
MUX2_LUT5 \core/n14566_s0  (
	.I0(\core/n14484_4 ),
	.I1(\core/n14384_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14566_3 )
);
MUX2_LUT5 \core/n14567_s0  (
	.I0(\core/n14486_4 ),
	.I1(\core/n14386_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14567_3 )
);
MUX2_LUT5 \core/n14568_s0  (
	.I0(\core/n14488_4 ),
	.I1(\core/n14388_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14568_3 )
);
MUX2_LUT5 \core/n14569_s0  (
	.I0(\core/n14490_4 ),
	.I1(\core/n14390_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14569_3 )
);
MUX2_LUT5 \core/n14570_s0  (
	.I0(\core/n14492_4 ),
	.I1(\core/n14392_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14570_3 )
);
MUX2_LUT5 \core/n14571_s0  (
	.I0(\core/n14494_4 ),
	.I1(\core/n14394_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14571_3 )
);
MUX2_LUT5 \core/n14572_s0  (
	.I0(\core/n14496_4 ),
	.I1(\core/n14396_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14572_3 )
);
MUX2_LUT5 \core/n14573_s0  (
	.I0(\core/n14498_4 ),
	.I1(\core/n14398_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14573_3 )
);
MUX2_LUT5 \core/n14574_s0  (
	.I0(\core/n14500_4 ),
	.I1(\core/n14400_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14574_3 )
);
MUX2_LUT5 \core/n14575_s0  (
	.I0(\core/n14502_4 ),
	.I1(\core/n14402_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14575_3 )
);
MUX2_LUT5 \core/n14576_s0  (
	.I0(\core/n14504_4 ),
	.I1(\core/n14404_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14576_3 )
);
MUX2_LUT5 \core/n14577_s0  (
	.I0(\core/n14506_4 ),
	.I1(\core/n14406_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14577_3 )
);
MUX2_LUT5 \core/n14578_s0  (
	.I0(\core/n14508_4 ),
	.I1(\core/n14408_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14578_3 )
);
MUX2_LUT5 \core/n14579_s0  (
	.I0(\core/n14510_4 ),
	.I1(\core/n14410_4 ),
	.S0(\core/n14352_24 ),
	.O(\core/n14579_3 )
);
MUX2_LUT5 \core/n11898_s106  (
	.I0(\core/n11898_72 ),
	.I1(\core/n11898_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_91 )
);
MUX2_LUT5 \core/n11898_s107  (
	.I0(\core/n11898_74 ),
	.I1(\core/n11898_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_93 )
);
MUX2_LUT5 \core/n11898_s108  (
	.I0(\core/n11898_76 ),
	.I1(\core/n11898_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_95 )
);
MUX2_LUT5 \core/n11898_s109  (
	.I0(\core/n11898_78 ),
	.I1(\core/n11898_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_97 )
);
MUX2_LUT5 \core/n11898_s110  (
	.I0(\core/n11898_80 ),
	.I1(\core/n11898_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_99 )
);
MUX2_LUT5 \core/n11898_s111  (
	.I0(\core/n11898_82 ),
	.I1(\core/n11898_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_101 )
);
MUX2_LUT5 \core/n11898_s112  (
	.I0(\core/n11898_84 ),
	.I1(\core/n11898_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_103 )
);
MUX2_LUT5 \core/n11898_s113  (
	.I0(\core/n11898_86 ),
	.I1(\core/n11898_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_105 )
);
MUX2_LUT5 \core/n11898_s92  (
	.I0(\core/n11898_88 ),
	.I1(\core/n11898_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11898_107 )
);
MUX2_LUT5 \core/n11899_s106  (
	.I0(\core/n11899_72 ),
	.I1(\core/n11899_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_91 )
);
MUX2_LUT5 \core/n11899_s107  (
	.I0(\core/n11899_74 ),
	.I1(\core/n11899_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_93 )
);
MUX2_LUT5 \core/n11899_s108  (
	.I0(\core/n11899_76 ),
	.I1(\core/n11899_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_95 )
);
MUX2_LUT5 \core/n11899_s109  (
	.I0(\core/n11899_78 ),
	.I1(\core/n11899_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_97 )
);
MUX2_LUT5 \core/n11899_s110  (
	.I0(\core/n11899_80 ),
	.I1(\core/n11899_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_99 )
);
MUX2_LUT5 \core/n11899_s111  (
	.I0(\core/n11899_82 ),
	.I1(\core/n11899_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_101 )
);
MUX2_LUT5 \core/n11899_s112  (
	.I0(\core/n11899_84 ),
	.I1(\core/n11899_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_103 )
);
MUX2_LUT5 \core/n11899_s113  (
	.I0(\core/n11899_86 ),
	.I1(\core/n11899_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_105 )
);
MUX2_LUT5 \core/n11899_s92  (
	.I0(\core/n11899_88 ),
	.I1(\core/n11899_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11899_107 )
);
MUX2_LUT5 \core/n11900_s106  (
	.I0(\core/n11900_72 ),
	.I1(\core/n11900_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_91 )
);
MUX2_LUT5 \core/n11900_s107  (
	.I0(\core/n11900_74 ),
	.I1(\core/n11900_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_93 )
);
MUX2_LUT5 \core/n11900_s108  (
	.I0(\core/n11900_76 ),
	.I1(\core/n11900_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_95 )
);
MUX2_LUT5 \core/n11900_s109  (
	.I0(\core/n11900_78 ),
	.I1(\core/n11900_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_97 )
);
MUX2_LUT5 \core/n11900_s110  (
	.I0(\core/n11900_80 ),
	.I1(\core/n11900_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_99 )
);
MUX2_LUT5 \core/n11900_s111  (
	.I0(\core/n11900_82 ),
	.I1(\core/n11900_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_101 )
);
MUX2_LUT5 \core/n11900_s112  (
	.I0(\core/n11900_84 ),
	.I1(\core/n11900_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_103 )
);
MUX2_LUT5 \core/n11900_s113  (
	.I0(\core/n11900_86 ),
	.I1(\core/n11900_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_105 )
);
MUX2_LUT5 \core/n11900_s92  (
	.I0(\core/n11900_88 ),
	.I1(\core/n11900_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11900_107 )
);
MUX2_LUT5 \core/n11901_s106  (
	.I0(\core/n11901_72 ),
	.I1(\core/n11901_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_91 )
);
MUX2_LUT5 \core/n11901_s107  (
	.I0(\core/n11901_74 ),
	.I1(\core/n11901_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_93 )
);
MUX2_LUT5 \core/n11901_s108  (
	.I0(\core/n11901_76 ),
	.I1(\core/n11901_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_95 )
);
MUX2_LUT5 \core/n11901_s109  (
	.I0(\core/n11901_78 ),
	.I1(\core/n11901_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_97 )
);
MUX2_LUT5 \core/n11901_s110  (
	.I0(\core/n11901_80 ),
	.I1(\core/n11901_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_99 )
);
MUX2_LUT5 \core/n11901_s111  (
	.I0(\core/n11901_82 ),
	.I1(\core/n11901_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_101 )
);
MUX2_LUT5 \core/n11901_s112  (
	.I0(\core/n11901_84 ),
	.I1(\core/n11901_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_103 )
);
MUX2_LUT5 \core/n11901_s113  (
	.I0(\core/n11901_86 ),
	.I1(\core/n11901_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_105 )
);
MUX2_LUT5 \core/n11901_s92  (
	.I0(\core/n11901_88 ),
	.I1(\core/n11901_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11901_107 )
);
MUX2_LUT5 \core/n11902_s106  (
	.I0(\core/n11902_72 ),
	.I1(\core/n11902_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_91 )
);
MUX2_LUT5 \core/n11902_s107  (
	.I0(\core/n11902_74 ),
	.I1(\core/n11902_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_93 )
);
MUX2_LUT5 \core/n11902_s108  (
	.I0(\core/n11902_76 ),
	.I1(\core/n11902_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_95 )
);
MUX2_LUT5 \core/n11902_s109  (
	.I0(\core/n11902_78 ),
	.I1(\core/n11902_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_97 )
);
MUX2_LUT5 \core/n11902_s110  (
	.I0(\core/n11902_80 ),
	.I1(\core/n11902_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_99 )
);
MUX2_LUT5 \core/n11902_s111  (
	.I0(\core/n11902_82 ),
	.I1(\core/n11902_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_101 )
);
MUX2_LUT5 \core/n11902_s112  (
	.I0(\core/n11902_84 ),
	.I1(\core/n11902_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_103 )
);
MUX2_LUT5 \core/n11902_s113  (
	.I0(\core/n11902_86 ),
	.I1(\core/n11902_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_105 )
);
MUX2_LUT5 \core/n11902_s92  (
	.I0(\core/n11902_88 ),
	.I1(\core/n11902_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11902_107 )
);
MUX2_LUT5 \core/n11903_s106  (
	.I0(\core/n11903_72 ),
	.I1(\core/n11903_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_91 )
);
MUX2_LUT5 \core/n11903_s107  (
	.I0(\core/n11903_74 ),
	.I1(\core/n11903_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_93 )
);
MUX2_LUT5 \core/n11903_s108  (
	.I0(\core/n11903_76 ),
	.I1(\core/n11903_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_95 )
);
MUX2_LUT5 \core/n11903_s109  (
	.I0(\core/n11903_78 ),
	.I1(\core/n11903_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_97 )
);
MUX2_LUT5 \core/n11903_s110  (
	.I0(\core/n11903_80 ),
	.I1(\core/n11903_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_99 )
);
MUX2_LUT5 \core/n11903_s111  (
	.I0(\core/n11903_82 ),
	.I1(\core/n11903_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_101 )
);
MUX2_LUT5 \core/n11903_s112  (
	.I0(\core/n11903_84 ),
	.I1(\core/n11903_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_103 )
);
MUX2_LUT5 \core/n11903_s113  (
	.I0(\core/n11903_86 ),
	.I1(\core/n11903_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_105 )
);
MUX2_LUT5 \core/n11903_s92  (
	.I0(\core/n11903_88 ),
	.I1(\core/n11903_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11903_107 )
);
MUX2_LUT5 \core/n11904_s106  (
	.I0(\core/n11904_72 ),
	.I1(\core/n11904_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_91 )
);
MUX2_LUT5 \core/n11904_s107  (
	.I0(\core/n11904_74 ),
	.I1(\core/n11904_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_93 )
);
MUX2_LUT5 \core/n11904_s108  (
	.I0(\core/n11904_76 ),
	.I1(\core/n11904_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_95 )
);
MUX2_LUT5 \core/n11904_s109  (
	.I0(\core/n11904_78 ),
	.I1(\core/n11904_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_97 )
);
MUX2_LUT5 \core/n11904_s110  (
	.I0(\core/n11904_80 ),
	.I1(\core/n11904_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_99 )
);
MUX2_LUT5 \core/n11904_s111  (
	.I0(\core/n11904_82 ),
	.I1(\core/n11904_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_101 )
);
MUX2_LUT5 \core/n11904_s112  (
	.I0(\core/n11904_84 ),
	.I1(\core/n11904_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_103 )
);
MUX2_LUT5 \core/n11904_s113  (
	.I0(\core/n11904_86 ),
	.I1(\core/n11904_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_105 )
);
MUX2_LUT5 \core/n11904_s92  (
	.I0(\core/n11904_88 ),
	.I1(\core/n11904_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11904_107 )
);
MUX2_LUT5 \core/n11905_s106  (
	.I0(\core/n11905_72 ),
	.I1(\core/n11905_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_91 )
);
MUX2_LUT5 \core/n11905_s107  (
	.I0(\core/n11905_74 ),
	.I1(\core/n11905_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_93 )
);
MUX2_LUT5 \core/n11905_s108  (
	.I0(\core/n11905_76 ),
	.I1(\core/n11905_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_95 )
);
MUX2_LUT5 \core/n11905_s109  (
	.I0(\core/n11905_78 ),
	.I1(\core/n11905_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_97 )
);
MUX2_LUT5 \core/n11905_s110  (
	.I0(\core/n11905_80 ),
	.I1(\core/n11905_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_99 )
);
MUX2_LUT5 \core/n11905_s111  (
	.I0(\core/n11905_82 ),
	.I1(\core/n11905_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_101 )
);
MUX2_LUT5 \core/n11905_s112  (
	.I0(\core/n11905_84 ),
	.I1(\core/n11905_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_103 )
);
MUX2_LUT5 \core/n11905_s113  (
	.I0(\core/n11905_86 ),
	.I1(\core/n11905_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_105 )
);
MUX2_LUT5 \core/n11905_s92  (
	.I0(\core/n11905_88 ),
	.I1(\core/n11905_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11905_107 )
);
MUX2_LUT5 \core/n11906_s106  (
	.I0(\core/n11906_72 ),
	.I1(\core/n11906_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_91 )
);
MUX2_LUT5 \core/n11906_s107  (
	.I0(\core/n11906_74 ),
	.I1(\core/n11906_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_93 )
);
MUX2_LUT5 \core/n11906_s108  (
	.I0(\core/n11906_76 ),
	.I1(\core/n11906_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_95 )
);
MUX2_LUT5 \core/n11906_s109  (
	.I0(\core/n11906_78 ),
	.I1(\core/n11906_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_97 )
);
MUX2_LUT5 \core/n11906_s110  (
	.I0(\core/n11906_80 ),
	.I1(\core/n11906_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_99 )
);
MUX2_LUT5 \core/n11906_s111  (
	.I0(\core/n11906_82 ),
	.I1(\core/n11906_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_101 )
);
MUX2_LUT5 \core/n11906_s112  (
	.I0(\core/n11906_84 ),
	.I1(\core/n11906_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_103 )
);
MUX2_LUT5 \core/n11906_s113  (
	.I0(\core/n11906_86 ),
	.I1(\core/n11906_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_105 )
);
MUX2_LUT5 \core/n11906_s92  (
	.I0(\core/n11906_88 ),
	.I1(\core/n11906_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11906_107 )
);
MUX2_LUT5 \core/n11907_s106  (
	.I0(\core/n11907_72 ),
	.I1(\core/n11907_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_91 )
);
MUX2_LUT5 \core/n11907_s107  (
	.I0(\core/n11907_74 ),
	.I1(\core/n11907_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_93 )
);
MUX2_LUT5 \core/n11907_s108  (
	.I0(\core/n11907_76 ),
	.I1(\core/n11907_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_95 )
);
MUX2_LUT5 \core/n11907_s109  (
	.I0(\core/n11907_78 ),
	.I1(\core/n11907_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_97 )
);
MUX2_LUT5 \core/n11907_s110  (
	.I0(\core/n11907_80 ),
	.I1(\core/n11907_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_99 )
);
MUX2_LUT5 \core/n11907_s111  (
	.I0(\core/n11907_82 ),
	.I1(\core/n11907_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_101 )
);
MUX2_LUT5 \core/n11907_s112  (
	.I0(\core/n11907_84 ),
	.I1(\core/n11907_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_103 )
);
MUX2_LUT5 \core/n11907_s113  (
	.I0(\core/n11907_86 ),
	.I1(\core/n11907_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_105 )
);
MUX2_LUT5 \core/n11907_s92  (
	.I0(\core/n11907_88 ),
	.I1(\core/n11907_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11907_107 )
);
MUX2_LUT5 \core/n11908_s106  (
	.I0(\core/n11908_72 ),
	.I1(\core/n11908_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_91 )
);
MUX2_LUT5 \core/n11908_s107  (
	.I0(\core/n11908_74 ),
	.I1(\core/n11908_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_93 )
);
MUX2_LUT5 \core/n11908_s108  (
	.I0(\core/n11908_76 ),
	.I1(\core/n11908_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_95 )
);
MUX2_LUT5 \core/n11908_s109  (
	.I0(\core/n11908_78 ),
	.I1(\core/n11908_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_97 )
);
MUX2_LUT5 \core/n11908_s110  (
	.I0(\core/n11908_80 ),
	.I1(\core/n11908_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_99 )
);
MUX2_LUT5 \core/n11908_s111  (
	.I0(\core/n11908_82 ),
	.I1(\core/n11908_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_101 )
);
MUX2_LUT5 \core/n11908_s112  (
	.I0(\core/n11908_84 ),
	.I1(\core/n11908_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_103 )
);
MUX2_LUT5 \core/n11908_s113  (
	.I0(\core/n11908_86 ),
	.I1(\core/n11908_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_105 )
);
MUX2_LUT5 \core/n11908_s92  (
	.I0(\core/n11908_88 ),
	.I1(\core/n11908_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11908_107 )
);
MUX2_LUT5 \core/n11909_s106  (
	.I0(\core/n11909_72 ),
	.I1(\core/n11909_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_91 )
);
MUX2_LUT5 \core/n11909_s107  (
	.I0(\core/n11909_74 ),
	.I1(\core/n11909_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_93 )
);
MUX2_LUT5 \core/n11909_s108  (
	.I0(\core/n11909_76 ),
	.I1(\core/n11909_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_95 )
);
MUX2_LUT5 \core/n11909_s109  (
	.I0(\core/n11909_78 ),
	.I1(\core/n11909_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_97 )
);
MUX2_LUT5 \core/n11909_s110  (
	.I0(\core/n11909_80 ),
	.I1(\core/n11909_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_99 )
);
MUX2_LUT5 \core/n11909_s111  (
	.I0(\core/n11909_82 ),
	.I1(\core/n11909_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_101 )
);
MUX2_LUT5 \core/n11909_s112  (
	.I0(\core/n11909_84 ),
	.I1(\core/n11909_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_103 )
);
MUX2_LUT5 \core/n11909_s113  (
	.I0(\core/n11909_86 ),
	.I1(\core/n11909_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_105 )
);
MUX2_LUT5 \core/n11909_s92  (
	.I0(\core/n11909_88 ),
	.I1(\core/n11909_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11909_107 )
);
MUX2_LUT5 \core/n11910_s106  (
	.I0(\core/n11910_72 ),
	.I1(\core/n11910_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_91 )
);
MUX2_LUT5 \core/n11910_s107  (
	.I0(\core/n11910_74 ),
	.I1(\core/n11910_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_93 )
);
MUX2_LUT5 \core/n11910_s108  (
	.I0(\core/n11910_76 ),
	.I1(\core/n11910_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_95 )
);
MUX2_LUT5 \core/n11910_s109  (
	.I0(\core/n11910_78 ),
	.I1(\core/n11910_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_97 )
);
MUX2_LUT5 \core/n11910_s110  (
	.I0(\core/n11910_80 ),
	.I1(\core/n11910_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_99 )
);
MUX2_LUT5 \core/n11910_s111  (
	.I0(\core/n11910_82 ),
	.I1(\core/n11910_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_101 )
);
MUX2_LUT5 \core/n11910_s112  (
	.I0(\core/n11910_84 ),
	.I1(\core/n11910_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_103 )
);
MUX2_LUT5 \core/n11910_s113  (
	.I0(\core/n11910_86 ),
	.I1(\core/n11910_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_105 )
);
MUX2_LUT5 \core/n11910_s92  (
	.I0(\core/n11910_88 ),
	.I1(\core/n11910_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11910_107 )
);
MUX2_LUT5 \core/n11911_s106  (
	.I0(\core/n11911_72 ),
	.I1(\core/n11911_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_91 )
);
MUX2_LUT5 \core/n11911_s107  (
	.I0(\core/n11911_74 ),
	.I1(\core/n11911_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_93 )
);
MUX2_LUT5 \core/n11911_s108  (
	.I0(\core/n11911_76 ),
	.I1(\core/n11911_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_95 )
);
MUX2_LUT5 \core/n11911_s109  (
	.I0(\core/n11911_78 ),
	.I1(\core/n11911_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_97 )
);
MUX2_LUT5 \core/n11911_s110  (
	.I0(\core/n11911_80 ),
	.I1(\core/n11911_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_99 )
);
MUX2_LUT5 \core/n11911_s111  (
	.I0(\core/n11911_82 ),
	.I1(\core/n11911_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_101 )
);
MUX2_LUT5 \core/n11911_s112  (
	.I0(\core/n11911_84 ),
	.I1(\core/n11911_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_103 )
);
MUX2_LUT5 \core/n11911_s113  (
	.I0(\core/n11911_86 ),
	.I1(\core/n11911_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_105 )
);
MUX2_LUT5 \core/n11911_s92  (
	.I0(\core/n11911_88 ),
	.I1(\core/n11911_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11911_107 )
);
MUX2_LUT5 \core/n11912_s106  (
	.I0(\core/n11912_72 ),
	.I1(\core/n11912_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_91 )
);
MUX2_LUT5 \core/n11912_s107  (
	.I0(\core/n11912_74 ),
	.I1(\core/n11912_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_93 )
);
MUX2_LUT5 \core/n11912_s108  (
	.I0(\core/n11912_76 ),
	.I1(\core/n11912_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_95 )
);
MUX2_LUT5 \core/n11912_s109  (
	.I0(\core/n11912_78 ),
	.I1(\core/n11912_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_97 )
);
MUX2_LUT5 \core/n11912_s110  (
	.I0(\core/n11912_80 ),
	.I1(\core/n11912_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_99 )
);
MUX2_LUT5 \core/n11912_s111  (
	.I0(\core/n11912_82 ),
	.I1(\core/n11912_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_101 )
);
MUX2_LUT5 \core/n11912_s112  (
	.I0(\core/n11912_84 ),
	.I1(\core/n11912_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_103 )
);
MUX2_LUT5 \core/n11912_s113  (
	.I0(\core/n11912_86 ),
	.I1(\core/n11912_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_105 )
);
MUX2_LUT5 \core/n11912_s92  (
	.I0(\core/n11912_88 ),
	.I1(\core/n11912_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11912_107 )
);
MUX2_LUT5 \core/n11913_s106  (
	.I0(\core/n11913_72 ),
	.I1(\core/n11913_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_91 )
);
MUX2_LUT5 \core/n11913_s107  (
	.I0(\core/n11913_74 ),
	.I1(\core/n11913_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_93 )
);
MUX2_LUT5 \core/n11913_s108  (
	.I0(\core/n11913_76 ),
	.I1(\core/n11913_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_95 )
);
MUX2_LUT5 \core/n11913_s109  (
	.I0(\core/n11913_78 ),
	.I1(\core/n11913_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_97 )
);
MUX2_LUT5 \core/n11913_s110  (
	.I0(\core/n11913_80 ),
	.I1(\core/n11913_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_99 )
);
MUX2_LUT5 \core/n11913_s111  (
	.I0(\core/n11913_82 ),
	.I1(\core/n11913_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_101 )
);
MUX2_LUT5 \core/n11913_s112  (
	.I0(\core/n11913_84 ),
	.I1(\core/n11913_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_103 )
);
MUX2_LUT5 \core/n11913_s113  (
	.I0(\core/n11913_86 ),
	.I1(\core/n11913_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_105 )
);
MUX2_LUT5 \core/n11913_s92  (
	.I0(\core/n11913_88 ),
	.I1(\core/n11913_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11913_107 )
);
MUX2_LUT5 \core/n11914_s106  (
	.I0(\core/n11914_72 ),
	.I1(\core/n11914_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_91 )
);
MUX2_LUT5 \core/n11914_s107  (
	.I0(\core/n11914_74 ),
	.I1(\core/n11914_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_93 )
);
MUX2_LUT5 \core/n11914_s108  (
	.I0(\core/n11914_76 ),
	.I1(\core/n11914_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_95 )
);
MUX2_LUT5 \core/n11914_s109  (
	.I0(\core/n11914_78 ),
	.I1(\core/n11914_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_97 )
);
MUX2_LUT5 \core/n11914_s110  (
	.I0(\core/n11914_80 ),
	.I1(\core/n11914_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_99 )
);
MUX2_LUT5 \core/n11914_s111  (
	.I0(\core/n11914_82 ),
	.I1(\core/n11914_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_101 )
);
MUX2_LUT5 \core/n11914_s112  (
	.I0(\core/n11914_84 ),
	.I1(\core/n11914_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_103 )
);
MUX2_LUT5 \core/n11914_s113  (
	.I0(\core/n11914_86 ),
	.I1(\core/n11914_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_105 )
);
MUX2_LUT5 \core/n11914_s92  (
	.I0(\core/n11914_88 ),
	.I1(\core/n11914_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11914_107 )
);
MUX2_LUT5 \core/n11915_s106  (
	.I0(\core/n11915_72 ),
	.I1(\core/n11915_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_91 )
);
MUX2_LUT5 \core/n11915_s107  (
	.I0(\core/n11915_74 ),
	.I1(\core/n11915_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_93 )
);
MUX2_LUT5 \core/n11915_s108  (
	.I0(\core/n11915_76 ),
	.I1(\core/n11915_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_95 )
);
MUX2_LUT5 \core/n11915_s109  (
	.I0(\core/n11915_78 ),
	.I1(\core/n11915_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_97 )
);
MUX2_LUT5 \core/n11915_s110  (
	.I0(\core/n11915_80 ),
	.I1(\core/n11915_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_99 )
);
MUX2_LUT5 \core/n11915_s111  (
	.I0(\core/n11915_82 ),
	.I1(\core/n11915_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_101 )
);
MUX2_LUT5 \core/n11915_s112  (
	.I0(\core/n11915_84 ),
	.I1(\core/n11915_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_103 )
);
MUX2_LUT5 \core/n11915_s113  (
	.I0(\core/n11915_86 ),
	.I1(\core/n11915_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_105 )
);
MUX2_LUT5 \core/n11915_s92  (
	.I0(\core/n11915_88 ),
	.I1(\core/n11915_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11915_107 )
);
MUX2_LUT5 \core/n11916_s106  (
	.I0(\core/n11916_72 ),
	.I1(\core/n11916_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_91 )
);
MUX2_LUT5 \core/n11916_s107  (
	.I0(\core/n11916_74 ),
	.I1(\core/n11916_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_93 )
);
MUX2_LUT5 \core/n11916_s108  (
	.I0(\core/n11916_76 ),
	.I1(\core/n11916_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_95 )
);
MUX2_LUT5 \core/n11916_s109  (
	.I0(\core/n11916_78 ),
	.I1(\core/n11916_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_97 )
);
MUX2_LUT5 \core/n11916_s110  (
	.I0(\core/n11916_80 ),
	.I1(\core/n11916_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_99 )
);
MUX2_LUT5 \core/n11916_s111  (
	.I0(\core/n11916_82 ),
	.I1(\core/n11916_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_101 )
);
MUX2_LUT5 \core/n11916_s112  (
	.I0(\core/n11916_84 ),
	.I1(\core/n11916_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_103 )
);
MUX2_LUT5 \core/n11916_s113  (
	.I0(\core/n11916_86 ),
	.I1(\core/n11916_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_105 )
);
MUX2_LUT5 \core/n11916_s92  (
	.I0(\core/n11916_88 ),
	.I1(\core/n11916_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11916_107 )
);
MUX2_LUT5 \core/n11917_s106  (
	.I0(\core/n11917_72 ),
	.I1(\core/n11917_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_91 )
);
MUX2_LUT5 \core/n11917_s107  (
	.I0(\core/n11917_74 ),
	.I1(\core/n11917_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_93 )
);
MUX2_LUT5 \core/n11917_s108  (
	.I0(\core/n11917_76 ),
	.I1(\core/n11917_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_95 )
);
MUX2_LUT5 \core/n11917_s109  (
	.I0(\core/n11917_78 ),
	.I1(\core/n11917_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_97 )
);
MUX2_LUT5 \core/n11917_s110  (
	.I0(\core/n11917_80 ),
	.I1(\core/n11917_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_99 )
);
MUX2_LUT5 \core/n11917_s111  (
	.I0(\core/n11917_82 ),
	.I1(\core/n11917_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_101 )
);
MUX2_LUT5 \core/n11917_s112  (
	.I0(\core/n11917_84 ),
	.I1(\core/n11917_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_103 )
);
MUX2_LUT5 \core/n11917_s113  (
	.I0(\core/n11917_86 ),
	.I1(\core/n11917_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_105 )
);
MUX2_LUT5 \core/n11917_s92  (
	.I0(\core/n11917_88 ),
	.I1(\core/n11917_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11917_107 )
);
MUX2_LUT5 \core/n11918_s106  (
	.I0(\core/n11918_72 ),
	.I1(\core/n11918_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_91 )
);
MUX2_LUT5 \core/n11918_s107  (
	.I0(\core/n11918_74 ),
	.I1(\core/n11918_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_93 )
);
MUX2_LUT5 \core/n11918_s108  (
	.I0(\core/n11918_76 ),
	.I1(\core/n11918_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_95 )
);
MUX2_LUT5 \core/n11918_s109  (
	.I0(\core/n11918_78 ),
	.I1(\core/n11918_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_97 )
);
MUX2_LUT5 \core/n11918_s110  (
	.I0(\core/n11918_80 ),
	.I1(\core/n11918_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_99 )
);
MUX2_LUT5 \core/n11918_s111  (
	.I0(\core/n11918_82 ),
	.I1(\core/n11918_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_101 )
);
MUX2_LUT5 \core/n11918_s112  (
	.I0(\core/n11918_84 ),
	.I1(\core/n11918_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_103 )
);
MUX2_LUT5 \core/n11918_s113  (
	.I0(\core/n11918_86 ),
	.I1(\core/n11918_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_105 )
);
MUX2_LUT5 \core/n11918_s92  (
	.I0(\core/n11918_88 ),
	.I1(\core/n11918_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_107 )
);
MUX2_LUT5 \core/n11919_s106  (
	.I0(\core/n11919_72 ),
	.I1(\core/n11919_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_91 )
);
MUX2_LUT5 \core/n11919_s107  (
	.I0(\core/n11919_74 ),
	.I1(\core/n11919_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_93 )
);
MUX2_LUT5 \core/n11919_s108  (
	.I0(\core/n11919_76 ),
	.I1(\core/n11919_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_95 )
);
MUX2_LUT5 \core/n11919_s109  (
	.I0(\core/n11919_78 ),
	.I1(\core/n11919_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_97 )
);
MUX2_LUT5 \core/n11919_s110  (
	.I0(\core/n11919_80 ),
	.I1(\core/n11919_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_99 )
);
MUX2_LUT5 \core/n11919_s111  (
	.I0(\core/n11919_82 ),
	.I1(\core/n11919_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_101 )
);
MUX2_LUT5 \core/n11919_s112  (
	.I0(\core/n11919_84 ),
	.I1(\core/n11919_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_103 )
);
MUX2_LUT5 \core/n11919_s113  (
	.I0(\core/n11919_86 ),
	.I1(\core/n11919_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_105 )
);
MUX2_LUT5 \core/n11919_s92  (
	.I0(\core/n11919_88 ),
	.I1(\core/n11919_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_107 )
);
MUX2_LUT5 \core/n11920_s106  (
	.I0(\core/n11920_72 ),
	.I1(\core/n11920_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_91 )
);
MUX2_LUT5 \core/n11920_s107  (
	.I0(\core/n11920_74 ),
	.I1(\core/n11920_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_93 )
);
MUX2_LUT5 \core/n11920_s108  (
	.I0(\core/n11920_76 ),
	.I1(\core/n11920_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_95 )
);
MUX2_LUT5 \core/n11920_s109  (
	.I0(\core/n11920_78 ),
	.I1(\core/n11920_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_97 )
);
MUX2_LUT5 \core/n11920_s110  (
	.I0(\core/n11920_80 ),
	.I1(\core/n11920_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_99 )
);
MUX2_LUT5 \core/n11920_s111  (
	.I0(\core/n11920_82 ),
	.I1(\core/n11920_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_101 )
);
MUX2_LUT5 \core/n11920_s112  (
	.I0(\core/n11920_84 ),
	.I1(\core/n11920_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_103 )
);
MUX2_LUT5 \core/n11920_s113  (
	.I0(\core/n11920_86 ),
	.I1(\core/n11920_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_105 )
);
MUX2_LUT5 \core/n11920_s92  (
	.I0(\core/n11920_88 ),
	.I1(\core/n11920_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_107 )
);
MUX2_LUT5 \core/n11921_s106  (
	.I0(\core/n11921_72 ),
	.I1(\core/n11921_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_91 )
);
MUX2_LUT5 \core/n11921_s107  (
	.I0(\core/n11921_74 ),
	.I1(\core/n11921_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_93 )
);
MUX2_LUT5 \core/n11921_s108  (
	.I0(\core/n11921_76 ),
	.I1(\core/n11921_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_95 )
);
MUX2_LUT5 \core/n11921_s109  (
	.I0(\core/n11921_78 ),
	.I1(\core/n11921_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_97 )
);
MUX2_LUT5 \core/n11921_s110  (
	.I0(\core/n11921_80 ),
	.I1(\core/n11921_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_99 )
);
MUX2_LUT5 \core/n11921_s111  (
	.I0(\core/n11921_82 ),
	.I1(\core/n11921_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_101 )
);
MUX2_LUT5 \core/n11921_s112  (
	.I0(\core/n11921_84 ),
	.I1(\core/n11921_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_103 )
);
MUX2_LUT5 \core/n11921_s113  (
	.I0(\core/n11921_86 ),
	.I1(\core/n11921_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_105 )
);
MUX2_LUT5 \core/n11921_s92  (
	.I0(\core/n11921_88 ),
	.I1(\core/n11921_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_107 )
);
MUX2_LUT5 \core/n11922_s106  (
	.I0(\core/n11922_72 ),
	.I1(\core/n11922_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_91 )
);
MUX2_LUT5 \core/n11922_s107  (
	.I0(\core/n11922_74 ),
	.I1(\core/n11922_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_93 )
);
MUX2_LUT5 \core/n11922_s108  (
	.I0(\core/n11922_76 ),
	.I1(\core/n11922_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_95 )
);
MUX2_LUT5 \core/n11922_s109  (
	.I0(\core/n11922_78 ),
	.I1(\core/n11922_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_97 )
);
MUX2_LUT5 \core/n11922_s110  (
	.I0(\core/n11922_80 ),
	.I1(\core/n11922_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_99 )
);
MUX2_LUT5 \core/n11922_s111  (
	.I0(\core/n11922_82 ),
	.I1(\core/n11922_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_101 )
);
MUX2_LUT5 \core/n11922_s112  (
	.I0(\core/n11922_84 ),
	.I1(\core/n11922_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_103 )
);
MUX2_LUT5 \core/n11922_s113  (
	.I0(\core/n11922_86 ),
	.I1(\core/n11922_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_105 )
);
MUX2_LUT5 \core/n11922_s92  (
	.I0(\core/n11922_88 ),
	.I1(\core/n11922_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_107 )
);
MUX2_LUT5 \core/n11923_s106  (
	.I0(\core/n11923_72 ),
	.I1(\core/n11923_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_91 )
);
MUX2_LUT5 \core/n11923_s107  (
	.I0(\core/n11923_74 ),
	.I1(\core/n11923_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_93 )
);
MUX2_LUT5 \core/n11923_s108  (
	.I0(\core/n11923_76 ),
	.I1(\core/n11923_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_95 )
);
MUX2_LUT5 \core/n11923_s109  (
	.I0(\core/n11923_78 ),
	.I1(\core/n11923_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_97 )
);
MUX2_LUT5 \core/n11923_s110  (
	.I0(\core/n11923_80 ),
	.I1(\core/n11923_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_99 )
);
MUX2_LUT5 \core/n11923_s111  (
	.I0(\core/n11923_82 ),
	.I1(\core/n11923_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_101 )
);
MUX2_LUT5 \core/n11923_s112  (
	.I0(\core/n11923_84 ),
	.I1(\core/n11923_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_103 )
);
MUX2_LUT5 \core/n11923_s113  (
	.I0(\core/n11923_86 ),
	.I1(\core/n11923_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_105 )
);
MUX2_LUT5 \core/n11923_s92  (
	.I0(\core/n11923_88 ),
	.I1(\core/n11923_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_107 )
);
MUX2_LUT5 \core/n11924_s106  (
	.I0(\core/n11924_72 ),
	.I1(\core/n11924_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_91 )
);
MUX2_LUT5 \core/n11924_s107  (
	.I0(\core/n11924_74 ),
	.I1(\core/n11924_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_93 )
);
MUX2_LUT5 \core/n11924_s108  (
	.I0(\core/n11924_76 ),
	.I1(\core/n11924_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_95 )
);
MUX2_LUT5 \core/n11924_s109  (
	.I0(\core/n11924_78 ),
	.I1(\core/n11924_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_97 )
);
MUX2_LUT5 \core/n11924_s110  (
	.I0(\core/n11924_80 ),
	.I1(\core/n11924_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_99 )
);
MUX2_LUT5 \core/n11924_s111  (
	.I0(\core/n11924_82 ),
	.I1(\core/n11924_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_101 )
);
MUX2_LUT5 \core/n11924_s112  (
	.I0(\core/n11924_84 ),
	.I1(\core/n11924_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_103 )
);
MUX2_LUT5 \core/n11924_s113  (
	.I0(\core/n11924_86 ),
	.I1(\core/n11924_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_105 )
);
MUX2_LUT5 \core/n11924_s92  (
	.I0(\core/n11924_88 ),
	.I1(\core/n11924_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_107 )
);
MUX2_LUT5 \core/n11925_s106  (
	.I0(\core/n11925_72 ),
	.I1(\core/n11925_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_91 )
);
MUX2_LUT5 \core/n11925_s107  (
	.I0(\core/n11925_74 ),
	.I1(\core/n11925_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_93 )
);
MUX2_LUT5 \core/n11925_s108  (
	.I0(\core/n11925_76 ),
	.I1(\core/n11925_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_95 )
);
MUX2_LUT5 \core/n11925_s109  (
	.I0(\core/n11925_78 ),
	.I1(\core/n11925_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_97 )
);
MUX2_LUT5 \core/n11925_s110  (
	.I0(\core/n11925_80 ),
	.I1(\core/n11925_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_99 )
);
MUX2_LUT5 \core/n11925_s111  (
	.I0(\core/n11925_82 ),
	.I1(\core/n11925_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_101 )
);
MUX2_LUT5 \core/n11925_s112  (
	.I0(\core/n11925_84 ),
	.I1(\core/n11925_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_103 )
);
MUX2_LUT5 \core/n11925_s113  (
	.I0(\core/n11925_86 ),
	.I1(\core/n11925_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_105 )
);
MUX2_LUT5 \core/n11925_s92  (
	.I0(\core/n11925_88 ),
	.I1(\core/n11925_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_107 )
);
MUX2_LUT5 \core/n11926_s106  (
	.I0(\core/n11926_72 ),
	.I1(\core/n11926_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_91 )
);
MUX2_LUT5 \core/n11926_s107  (
	.I0(\core/n11926_74 ),
	.I1(\core/n11926_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_93 )
);
MUX2_LUT5 \core/n11926_s108  (
	.I0(\core/n11926_76 ),
	.I1(\core/n11926_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_95 )
);
MUX2_LUT5 \core/n11926_s109  (
	.I0(\core/n11926_78 ),
	.I1(\core/n11926_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_97 )
);
MUX2_LUT5 \core/n11926_s110  (
	.I0(\core/n11926_80 ),
	.I1(\core/n11926_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_99 )
);
MUX2_LUT5 \core/n11926_s111  (
	.I0(\core/n11926_82 ),
	.I1(\core/n11926_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_101 )
);
MUX2_LUT5 \core/n11926_s112  (
	.I0(\core/n11926_84 ),
	.I1(\core/n11926_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_103 )
);
MUX2_LUT5 \core/n11926_s113  (
	.I0(\core/n11926_86 ),
	.I1(\core/n11926_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_105 )
);
MUX2_LUT5 \core/n11926_s92  (
	.I0(\core/n11926_88 ),
	.I1(\core/n11926_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_107 )
);
MUX2_LUT5 \core/n11927_s106  (
	.I0(\core/n11927_72 ),
	.I1(\core/n11927_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_91 )
);
MUX2_LUT5 \core/n11927_s107  (
	.I0(\core/n11927_74 ),
	.I1(\core/n11927_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_93 )
);
MUX2_LUT5 \core/n11927_s108  (
	.I0(\core/n11927_76 ),
	.I1(\core/n11927_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_95 )
);
MUX2_LUT5 \core/n11927_s109  (
	.I0(\core/n11927_78 ),
	.I1(\core/n11927_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_97 )
);
MUX2_LUT5 \core/n11927_s110  (
	.I0(\core/n11927_80 ),
	.I1(\core/n11927_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_99 )
);
MUX2_LUT5 \core/n11927_s111  (
	.I0(\core/n11927_82 ),
	.I1(\core/n11927_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_101 )
);
MUX2_LUT5 \core/n11927_s112  (
	.I0(\core/n11927_84 ),
	.I1(\core/n11927_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_103 )
);
MUX2_LUT5 \core/n11927_s113  (
	.I0(\core/n11927_86 ),
	.I1(\core/n11927_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_105 )
);
MUX2_LUT5 \core/n11927_s92  (
	.I0(\core/n11927_88 ),
	.I1(\core/n11927_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_107 )
);
MUX2_LUT5 \core/n11928_s106  (
	.I0(\core/n11928_72 ),
	.I1(\core/n11928_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_91 )
);
MUX2_LUT5 \core/n11928_s107  (
	.I0(\core/n11928_74 ),
	.I1(\core/n11928_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_93 )
);
MUX2_LUT5 \core/n11928_s108  (
	.I0(\core/n11928_76 ),
	.I1(\core/n11928_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_95 )
);
MUX2_LUT5 \core/n11928_s109  (
	.I0(\core/n11928_78 ),
	.I1(\core/n11928_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_97 )
);
MUX2_LUT5 \core/n11928_s110  (
	.I0(\core/n11928_80 ),
	.I1(\core/n11928_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_99 )
);
MUX2_LUT5 \core/n11928_s111  (
	.I0(\core/n11928_82 ),
	.I1(\core/n11928_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_101 )
);
MUX2_LUT5 \core/n11928_s112  (
	.I0(\core/n11928_84 ),
	.I1(\core/n11928_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_103 )
);
MUX2_LUT5 \core/n11928_s113  (
	.I0(\core/n11928_86 ),
	.I1(\core/n11928_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_105 )
);
MUX2_LUT5 \core/n11928_s92  (
	.I0(\core/n11928_88 ),
	.I1(\core/n11928_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_107 )
);
MUX2_LUT5 \core/n11929_s106  (
	.I0(\core/n11929_72 ),
	.I1(\core/n11929_73 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_91 )
);
MUX2_LUT5 \core/n11929_s107  (
	.I0(\core/n11929_74 ),
	.I1(\core/n11929_75 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_93 )
);
MUX2_LUT5 \core/n11929_s108  (
	.I0(\core/n11929_76 ),
	.I1(\core/n11929_77 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_95 )
);
MUX2_LUT5 \core/n11929_s109  (
	.I0(\core/n11929_78 ),
	.I1(\core/n11929_79 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_97 )
);
MUX2_LUT5 \core/n11929_s110  (
	.I0(\core/n11929_80 ),
	.I1(\core/n11929_81 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_99 )
);
MUX2_LUT5 \core/n11929_s111  (
	.I0(\core/n11929_82 ),
	.I1(\core/n11929_83 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_101 )
);
MUX2_LUT5 \core/n11929_s112  (
	.I0(\core/n11929_84 ),
	.I1(\core/n11929_85 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_103 )
);
MUX2_LUT5 \core/n11929_s113  (
	.I0(\core/n11929_86 ),
	.I1(\core/n11929_87 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_105 )
);
MUX2_LUT5 \core/n11929_s92  (
	.I0(\core/n11929_88 ),
	.I1(\core/n11929_89 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_107 )
);
MUX2_LUT6 \core/n11898_s102  (
	.I0(\core/n11898_91 ),
	.I1(\core/n11898_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11898_109 )
);
MUX2_LUT6 \core/n11898_s103  (
	.I0(\core/n11898_95 ),
	.I1(\core/n11898_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11898_111 )
);
MUX2_LUT6 \core/n11898_s104  (
	.I0(\core/n11898_99 ),
	.I1(\core/n11898_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11898_113 )
);
MUX2_LUT6 \core/n11898_s105  (
	.I0(\core/n11898_103 ),
	.I1(\core/n11898_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11898_115 )
);
MUX2_LUT6 \core/n11899_s102  (
	.I0(\core/n11899_91 ),
	.I1(\core/n11899_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11899_109 )
);
MUX2_LUT6 \core/n11899_s103  (
	.I0(\core/n11899_95 ),
	.I1(\core/n11899_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11899_111 )
);
MUX2_LUT6 \core/n11899_s104  (
	.I0(\core/n11899_99 ),
	.I1(\core/n11899_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11899_113 )
);
MUX2_LUT6 \core/n11899_s105  (
	.I0(\core/n11899_103 ),
	.I1(\core/n11899_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11899_115 )
);
MUX2_LUT6 \core/n11900_s102  (
	.I0(\core/n11900_91 ),
	.I1(\core/n11900_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11900_109 )
);
MUX2_LUT6 \core/n11900_s103  (
	.I0(\core/n11900_95 ),
	.I1(\core/n11900_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11900_111 )
);
MUX2_LUT6 \core/n11900_s104  (
	.I0(\core/n11900_99 ),
	.I1(\core/n11900_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11900_113 )
);
MUX2_LUT6 \core/n11900_s105  (
	.I0(\core/n11900_103 ),
	.I1(\core/n11900_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11900_115 )
);
MUX2_LUT6 \core/n11901_s102  (
	.I0(\core/n11901_91 ),
	.I1(\core/n11901_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11901_109 )
);
MUX2_LUT6 \core/n11901_s103  (
	.I0(\core/n11901_95 ),
	.I1(\core/n11901_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11901_111 )
);
MUX2_LUT6 \core/n11901_s104  (
	.I0(\core/n11901_99 ),
	.I1(\core/n11901_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11901_113 )
);
MUX2_LUT6 \core/n11901_s105  (
	.I0(\core/n11901_103 ),
	.I1(\core/n11901_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11901_115 )
);
MUX2_LUT6 \core/n11902_s102  (
	.I0(\core/n11902_91 ),
	.I1(\core/n11902_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11902_109 )
);
MUX2_LUT6 \core/n11902_s103  (
	.I0(\core/n11902_95 ),
	.I1(\core/n11902_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11902_111 )
);
MUX2_LUT6 \core/n11902_s104  (
	.I0(\core/n11902_99 ),
	.I1(\core/n11902_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11902_113 )
);
MUX2_LUT6 \core/n11902_s105  (
	.I0(\core/n11902_103 ),
	.I1(\core/n11902_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11902_115 )
);
MUX2_LUT6 \core/n11903_s102  (
	.I0(\core/n11903_91 ),
	.I1(\core/n11903_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11903_109 )
);
MUX2_LUT6 \core/n11903_s103  (
	.I0(\core/n11903_95 ),
	.I1(\core/n11903_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11903_111 )
);
MUX2_LUT6 \core/n11903_s104  (
	.I0(\core/n11903_99 ),
	.I1(\core/n11903_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11903_113 )
);
MUX2_LUT6 \core/n11903_s105  (
	.I0(\core/n11903_103 ),
	.I1(\core/n11903_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11903_115 )
);
MUX2_LUT6 \core/n11904_s102  (
	.I0(\core/n11904_91 ),
	.I1(\core/n11904_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11904_109 )
);
MUX2_LUT6 \core/n11904_s103  (
	.I0(\core/n11904_95 ),
	.I1(\core/n11904_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11904_111 )
);
MUX2_LUT6 \core/n11904_s104  (
	.I0(\core/n11904_99 ),
	.I1(\core/n11904_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11904_113 )
);
MUX2_LUT6 \core/n11904_s105  (
	.I0(\core/n11904_103 ),
	.I1(\core/n11904_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11904_115 )
);
MUX2_LUT6 \core/n11905_s102  (
	.I0(\core/n11905_91 ),
	.I1(\core/n11905_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11905_109 )
);
MUX2_LUT6 \core/n11905_s103  (
	.I0(\core/n11905_95 ),
	.I1(\core/n11905_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11905_111 )
);
MUX2_LUT6 \core/n11905_s104  (
	.I0(\core/n11905_99 ),
	.I1(\core/n11905_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11905_113 )
);
MUX2_LUT6 \core/n11905_s105  (
	.I0(\core/n11905_103 ),
	.I1(\core/n11905_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11905_115 )
);
MUX2_LUT6 \core/n11906_s102  (
	.I0(\core/n11906_91 ),
	.I1(\core/n11906_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11906_109 )
);
MUX2_LUT6 \core/n11906_s103  (
	.I0(\core/n11906_95 ),
	.I1(\core/n11906_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11906_111 )
);
MUX2_LUT6 \core/n11906_s104  (
	.I0(\core/n11906_99 ),
	.I1(\core/n11906_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11906_113 )
);
MUX2_LUT6 \core/n11906_s105  (
	.I0(\core/n11906_103 ),
	.I1(\core/n11906_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11906_115 )
);
MUX2_LUT6 \core/n11907_s102  (
	.I0(\core/n11907_91 ),
	.I1(\core/n11907_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11907_109 )
);
MUX2_LUT6 \core/n11907_s103  (
	.I0(\core/n11907_95 ),
	.I1(\core/n11907_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11907_111 )
);
MUX2_LUT6 \core/n11907_s104  (
	.I0(\core/n11907_99 ),
	.I1(\core/n11907_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11907_113 )
);
MUX2_LUT6 \core/n11907_s105  (
	.I0(\core/n11907_103 ),
	.I1(\core/n11907_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11907_115 )
);
MUX2_LUT6 \core/n11908_s102  (
	.I0(\core/n11908_91 ),
	.I1(\core/n11908_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11908_109 )
);
MUX2_LUT6 \core/n11908_s103  (
	.I0(\core/n11908_95 ),
	.I1(\core/n11908_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11908_111 )
);
MUX2_LUT6 \core/n11908_s104  (
	.I0(\core/n11908_99 ),
	.I1(\core/n11908_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11908_113 )
);
MUX2_LUT6 \core/n11908_s105  (
	.I0(\core/n11908_103 ),
	.I1(\core/n11908_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11908_115 )
);
MUX2_LUT6 \core/n11909_s102  (
	.I0(\core/n11909_91 ),
	.I1(\core/n11909_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11909_109 )
);
MUX2_LUT6 \core/n11909_s103  (
	.I0(\core/n11909_95 ),
	.I1(\core/n11909_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11909_111 )
);
MUX2_LUT6 \core/n11909_s104  (
	.I0(\core/n11909_99 ),
	.I1(\core/n11909_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11909_113 )
);
MUX2_LUT6 \core/n11909_s105  (
	.I0(\core/n11909_103 ),
	.I1(\core/n11909_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11909_115 )
);
MUX2_LUT6 \core/n11910_s102  (
	.I0(\core/n11910_91 ),
	.I1(\core/n11910_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11910_109 )
);
MUX2_LUT6 \core/n11910_s103  (
	.I0(\core/n11910_95 ),
	.I1(\core/n11910_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11910_111 )
);
MUX2_LUT6 \core/n11910_s104  (
	.I0(\core/n11910_99 ),
	.I1(\core/n11910_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11910_113 )
);
MUX2_LUT6 \core/n11910_s105  (
	.I0(\core/n11910_103 ),
	.I1(\core/n11910_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11910_115 )
);
MUX2_LUT6 \core/n11911_s102  (
	.I0(\core/n11911_91 ),
	.I1(\core/n11911_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11911_109 )
);
MUX2_LUT6 \core/n11911_s103  (
	.I0(\core/n11911_95 ),
	.I1(\core/n11911_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11911_111 )
);
MUX2_LUT6 \core/n11911_s104  (
	.I0(\core/n11911_99 ),
	.I1(\core/n11911_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11911_113 )
);
MUX2_LUT6 \core/n11911_s105  (
	.I0(\core/n11911_103 ),
	.I1(\core/n11911_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11911_115 )
);
MUX2_LUT6 \core/n11912_s102  (
	.I0(\core/n11912_91 ),
	.I1(\core/n11912_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11912_109 )
);
MUX2_LUT6 \core/n11912_s103  (
	.I0(\core/n11912_95 ),
	.I1(\core/n11912_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11912_111 )
);
MUX2_LUT6 \core/n11912_s104  (
	.I0(\core/n11912_99 ),
	.I1(\core/n11912_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11912_113 )
);
MUX2_LUT6 \core/n11912_s105  (
	.I0(\core/n11912_103 ),
	.I1(\core/n11912_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11912_115 )
);
MUX2_LUT6 \core/n11913_s102  (
	.I0(\core/n11913_91 ),
	.I1(\core/n11913_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11913_109 )
);
MUX2_LUT6 \core/n11913_s103  (
	.I0(\core/n11913_95 ),
	.I1(\core/n11913_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11913_111 )
);
MUX2_LUT6 \core/n11913_s104  (
	.I0(\core/n11913_99 ),
	.I1(\core/n11913_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11913_113 )
);
MUX2_LUT6 \core/n11913_s105  (
	.I0(\core/n11913_103 ),
	.I1(\core/n11913_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11913_115 )
);
MUX2_LUT6 \core/n11914_s102  (
	.I0(\core/n11914_91 ),
	.I1(\core/n11914_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11914_109 )
);
MUX2_LUT6 \core/n11914_s103  (
	.I0(\core/n11914_95 ),
	.I1(\core/n11914_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11914_111 )
);
MUX2_LUT6 \core/n11914_s104  (
	.I0(\core/n11914_99 ),
	.I1(\core/n11914_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11914_113 )
);
MUX2_LUT6 \core/n11914_s105  (
	.I0(\core/n11914_103 ),
	.I1(\core/n11914_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11914_115 )
);
MUX2_LUT6 \core/n11915_s102  (
	.I0(\core/n11915_91 ),
	.I1(\core/n11915_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11915_109 )
);
MUX2_LUT6 \core/n11915_s103  (
	.I0(\core/n11915_95 ),
	.I1(\core/n11915_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11915_111 )
);
MUX2_LUT6 \core/n11915_s104  (
	.I0(\core/n11915_99 ),
	.I1(\core/n11915_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11915_113 )
);
MUX2_LUT6 \core/n11915_s105  (
	.I0(\core/n11915_103 ),
	.I1(\core/n11915_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11915_115 )
);
MUX2_LUT6 \core/n11916_s102  (
	.I0(\core/n11916_91 ),
	.I1(\core/n11916_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11916_109 )
);
MUX2_LUT6 \core/n11916_s103  (
	.I0(\core/n11916_95 ),
	.I1(\core/n11916_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11916_111 )
);
MUX2_LUT6 \core/n11916_s104  (
	.I0(\core/n11916_99 ),
	.I1(\core/n11916_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11916_113 )
);
MUX2_LUT6 \core/n11916_s105  (
	.I0(\core/n11916_103 ),
	.I1(\core/n11916_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11916_115 )
);
MUX2_LUT6 \core/n11917_s102  (
	.I0(\core/n11917_91 ),
	.I1(\core/n11917_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11917_109 )
);
MUX2_LUT6 \core/n11917_s103  (
	.I0(\core/n11917_95 ),
	.I1(\core/n11917_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11917_111 )
);
MUX2_LUT6 \core/n11917_s104  (
	.I0(\core/n11917_99 ),
	.I1(\core/n11917_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11917_113 )
);
MUX2_LUT6 \core/n11917_s105  (
	.I0(\core/n11917_103 ),
	.I1(\core/n11917_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11917_115 )
);
MUX2_LUT6 \core/n11918_s102  (
	.I0(\core/n11918_91 ),
	.I1(\core/n11918_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_109 )
);
MUX2_LUT6 \core/n11918_s103  (
	.I0(\core/n11918_95 ),
	.I1(\core/n11918_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_111 )
);
MUX2_LUT6 \core/n11918_s104  (
	.I0(\core/n11918_99 ),
	.I1(\core/n11918_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_113 )
);
MUX2_LUT6 \core/n11918_s105  (
	.I0(\core/n11918_103 ),
	.I1(\core/n11918_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_115 )
);
MUX2_LUT6 \core/n11919_s102  (
	.I0(\core/n11919_91 ),
	.I1(\core/n11919_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_109 )
);
MUX2_LUT6 \core/n11919_s103  (
	.I0(\core/n11919_95 ),
	.I1(\core/n11919_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_111 )
);
MUX2_LUT6 \core/n11919_s104  (
	.I0(\core/n11919_99 ),
	.I1(\core/n11919_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_113 )
);
MUX2_LUT6 \core/n11919_s105  (
	.I0(\core/n11919_103 ),
	.I1(\core/n11919_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_115 )
);
MUX2_LUT6 \core/n11920_s102  (
	.I0(\core/n11920_91 ),
	.I1(\core/n11920_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_109 )
);
MUX2_LUT6 \core/n11920_s103  (
	.I0(\core/n11920_95 ),
	.I1(\core/n11920_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_111 )
);
MUX2_LUT6 \core/n11920_s104  (
	.I0(\core/n11920_99 ),
	.I1(\core/n11920_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_113 )
);
MUX2_LUT6 \core/n11920_s105  (
	.I0(\core/n11920_103 ),
	.I1(\core/n11920_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_115 )
);
MUX2_LUT6 \core/n11921_s102  (
	.I0(\core/n11921_91 ),
	.I1(\core/n11921_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_109 )
);
MUX2_LUT6 \core/n11921_s103  (
	.I0(\core/n11921_95 ),
	.I1(\core/n11921_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_111 )
);
MUX2_LUT6 \core/n11921_s104  (
	.I0(\core/n11921_99 ),
	.I1(\core/n11921_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_113 )
);
MUX2_LUT6 \core/n11921_s105  (
	.I0(\core/n11921_103 ),
	.I1(\core/n11921_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_115 )
);
MUX2_LUT6 \core/n11922_s102  (
	.I0(\core/n11922_91 ),
	.I1(\core/n11922_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_109 )
);
MUX2_LUT6 \core/n11922_s103  (
	.I0(\core/n11922_95 ),
	.I1(\core/n11922_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_111 )
);
MUX2_LUT6 \core/n11922_s104  (
	.I0(\core/n11922_99 ),
	.I1(\core/n11922_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_113 )
);
MUX2_LUT6 \core/n11922_s105  (
	.I0(\core/n11922_103 ),
	.I1(\core/n11922_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_115 )
);
MUX2_LUT6 \core/n11923_s102  (
	.I0(\core/n11923_91 ),
	.I1(\core/n11923_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_109 )
);
MUX2_LUT6 \core/n11923_s103  (
	.I0(\core/n11923_95 ),
	.I1(\core/n11923_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_111 )
);
MUX2_LUT6 \core/n11923_s104  (
	.I0(\core/n11923_99 ),
	.I1(\core/n11923_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_113 )
);
MUX2_LUT6 \core/n11923_s105  (
	.I0(\core/n11923_103 ),
	.I1(\core/n11923_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_115 )
);
MUX2_LUT6 \core/n11924_s102  (
	.I0(\core/n11924_91 ),
	.I1(\core/n11924_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_109 )
);
MUX2_LUT6 \core/n11924_s103  (
	.I0(\core/n11924_95 ),
	.I1(\core/n11924_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_111 )
);
MUX2_LUT6 \core/n11924_s104  (
	.I0(\core/n11924_99 ),
	.I1(\core/n11924_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_113 )
);
MUX2_LUT6 \core/n11924_s105  (
	.I0(\core/n11924_103 ),
	.I1(\core/n11924_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_115 )
);
MUX2_LUT6 \core/n11925_s102  (
	.I0(\core/n11925_91 ),
	.I1(\core/n11925_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_109 )
);
MUX2_LUT6 \core/n11925_s103  (
	.I0(\core/n11925_95 ),
	.I1(\core/n11925_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_111 )
);
MUX2_LUT6 \core/n11925_s104  (
	.I0(\core/n11925_99 ),
	.I1(\core/n11925_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_113 )
);
MUX2_LUT6 \core/n11925_s105  (
	.I0(\core/n11925_103 ),
	.I1(\core/n11925_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_115 )
);
MUX2_LUT6 \core/n11926_s102  (
	.I0(\core/n11926_91 ),
	.I1(\core/n11926_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_109 )
);
MUX2_LUT6 \core/n11926_s103  (
	.I0(\core/n11926_95 ),
	.I1(\core/n11926_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_111 )
);
MUX2_LUT6 \core/n11926_s104  (
	.I0(\core/n11926_99 ),
	.I1(\core/n11926_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_113 )
);
MUX2_LUT6 \core/n11926_s105  (
	.I0(\core/n11926_103 ),
	.I1(\core/n11926_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_115 )
);
MUX2_LUT6 \core/n11927_s102  (
	.I0(\core/n11927_91 ),
	.I1(\core/n11927_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_109 )
);
MUX2_LUT6 \core/n11927_s103  (
	.I0(\core/n11927_95 ),
	.I1(\core/n11927_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_111 )
);
MUX2_LUT6 \core/n11927_s104  (
	.I0(\core/n11927_99 ),
	.I1(\core/n11927_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_113 )
);
MUX2_LUT6 \core/n11927_s105  (
	.I0(\core/n11927_103 ),
	.I1(\core/n11927_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_115 )
);
MUX2_LUT6 \core/n11928_s102  (
	.I0(\core/n11928_91 ),
	.I1(\core/n11928_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_109 )
);
MUX2_LUT6 \core/n11928_s103  (
	.I0(\core/n11928_95 ),
	.I1(\core/n11928_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_111 )
);
MUX2_LUT6 \core/n11928_s104  (
	.I0(\core/n11928_99 ),
	.I1(\core/n11928_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_113 )
);
MUX2_LUT6 \core/n11928_s105  (
	.I0(\core/n11928_103 ),
	.I1(\core/n11928_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_115 )
);
MUX2_LUT6 \core/n11929_s102  (
	.I0(\core/n11929_91 ),
	.I1(\core/n11929_93 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_109 )
);
MUX2_LUT6 \core/n11929_s103  (
	.I0(\core/n11929_95 ),
	.I1(\core/n11929_97 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_111 )
);
MUX2_LUT6 \core/n11929_s104  (
	.I0(\core/n11929_99 ),
	.I1(\core/n11929_101 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_113 )
);
MUX2_LUT6 \core/n11929_s105  (
	.I0(\core/n11929_103 ),
	.I1(\core/n11929_105 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_115 )
);
MUX2_LUT7 \core/n11898_s100  (
	.I0(\core/n11898_109 ),
	.I1(\core/n11898_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11898_117 )
);
MUX2_LUT7 \core/n11898_s101  (
	.I0(\core/n11898_113 ),
	.I1(\core/n11898_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11898_119 )
);
MUX2_LUT7 \core/n11899_s100  (
	.I0(\core/n11899_109 ),
	.I1(\core/n11899_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11899_117 )
);
MUX2_LUT7 \core/n11899_s101  (
	.I0(\core/n11899_113 ),
	.I1(\core/n11899_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11899_119 )
);
MUX2_LUT7 \core/n11900_s100  (
	.I0(\core/n11900_109 ),
	.I1(\core/n11900_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11900_117 )
);
MUX2_LUT7 \core/n11900_s101  (
	.I0(\core/n11900_113 ),
	.I1(\core/n11900_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11900_119 )
);
MUX2_LUT7 \core/n11901_s100  (
	.I0(\core/n11901_109 ),
	.I1(\core/n11901_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11901_117 )
);
MUX2_LUT7 \core/n11901_s101  (
	.I0(\core/n11901_113 ),
	.I1(\core/n11901_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11901_119 )
);
MUX2_LUT7 \core/n11902_s100  (
	.I0(\core/n11902_109 ),
	.I1(\core/n11902_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11902_117 )
);
MUX2_LUT7 \core/n11902_s101  (
	.I0(\core/n11902_113 ),
	.I1(\core/n11902_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11902_119 )
);
MUX2_LUT7 \core/n11903_s100  (
	.I0(\core/n11903_109 ),
	.I1(\core/n11903_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11903_117 )
);
MUX2_LUT7 \core/n11903_s101  (
	.I0(\core/n11903_113 ),
	.I1(\core/n11903_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11903_119 )
);
MUX2_LUT7 \core/n11904_s100  (
	.I0(\core/n11904_109 ),
	.I1(\core/n11904_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11904_117 )
);
MUX2_LUT7 \core/n11904_s101  (
	.I0(\core/n11904_113 ),
	.I1(\core/n11904_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11904_119 )
);
MUX2_LUT7 \core/n11905_s100  (
	.I0(\core/n11905_109 ),
	.I1(\core/n11905_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11905_117 )
);
MUX2_LUT7 \core/n11905_s101  (
	.I0(\core/n11905_113 ),
	.I1(\core/n11905_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11905_119 )
);
MUX2_LUT7 \core/n11906_s100  (
	.I0(\core/n11906_109 ),
	.I1(\core/n11906_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11906_117 )
);
MUX2_LUT7 \core/n11906_s101  (
	.I0(\core/n11906_113 ),
	.I1(\core/n11906_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11906_119 )
);
MUX2_LUT7 \core/n11907_s100  (
	.I0(\core/n11907_109 ),
	.I1(\core/n11907_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11907_117 )
);
MUX2_LUT7 \core/n11907_s101  (
	.I0(\core/n11907_113 ),
	.I1(\core/n11907_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11907_119 )
);
MUX2_LUT7 \core/n11908_s100  (
	.I0(\core/n11908_109 ),
	.I1(\core/n11908_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11908_117 )
);
MUX2_LUT7 \core/n11908_s101  (
	.I0(\core/n11908_113 ),
	.I1(\core/n11908_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11908_119 )
);
MUX2_LUT7 \core/n11909_s100  (
	.I0(\core/n11909_109 ),
	.I1(\core/n11909_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11909_117 )
);
MUX2_LUT7 \core/n11909_s101  (
	.I0(\core/n11909_113 ),
	.I1(\core/n11909_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11909_119 )
);
MUX2_LUT7 \core/n11910_s100  (
	.I0(\core/n11910_109 ),
	.I1(\core/n11910_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11910_117 )
);
MUX2_LUT7 \core/n11910_s101  (
	.I0(\core/n11910_113 ),
	.I1(\core/n11910_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11910_119 )
);
MUX2_LUT7 \core/n11911_s100  (
	.I0(\core/n11911_109 ),
	.I1(\core/n11911_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11911_117 )
);
MUX2_LUT7 \core/n11911_s101  (
	.I0(\core/n11911_113 ),
	.I1(\core/n11911_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11911_119 )
);
MUX2_LUT7 \core/n11912_s100  (
	.I0(\core/n11912_109 ),
	.I1(\core/n11912_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11912_117 )
);
MUX2_LUT7 \core/n11912_s101  (
	.I0(\core/n11912_113 ),
	.I1(\core/n11912_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11912_119 )
);
MUX2_LUT7 \core/n11913_s100  (
	.I0(\core/n11913_109 ),
	.I1(\core/n11913_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11913_117 )
);
MUX2_LUT7 \core/n11913_s101  (
	.I0(\core/n11913_113 ),
	.I1(\core/n11913_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11913_119 )
);
MUX2_LUT7 \core/n11914_s100  (
	.I0(\core/n11914_109 ),
	.I1(\core/n11914_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11914_117 )
);
MUX2_LUT7 \core/n11914_s101  (
	.I0(\core/n11914_113 ),
	.I1(\core/n11914_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11914_119 )
);
MUX2_LUT7 \core/n11915_s100  (
	.I0(\core/n11915_109 ),
	.I1(\core/n11915_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11915_117 )
);
MUX2_LUT7 \core/n11915_s101  (
	.I0(\core/n11915_113 ),
	.I1(\core/n11915_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11915_119 )
);
MUX2_LUT7 \core/n11916_s100  (
	.I0(\core/n11916_109 ),
	.I1(\core/n11916_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11916_117 )
);
MUX2_LUT7 \core/n11916_s101  (
	.I0(\core/n11916_113 ),
	.I1(\core/n11916_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11916_119 )
);
MUX2_LUT7 \core/n11917_s100  (
	.I0(\core/n11917_109 ),
	.I1(\core/n11917_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11917_117 )
);
MUX2_LUT7 \core/n11917_s101  (
	.I0(\core/n11917_113 ),
	.I1(\core/n11917_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11917_119 )
);
MUX2_LUT7 \core/n11918_s100  (
	.I0(\core/n11918_109 ),
	.I1(\core/n11918_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11918_117 )
);
MUX2_LUT7 \core/n11918_s101  (
	.I0(\core/n11918_113 ),
	.I1(\core/n11918_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11918_119 )
);
MUX2_LUT7 \core/n11919_s100  (
	.I0(\core/n11919_109 ),
	.I1(\core/n11919_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11919_117 )
);
MUX2_LUT7 \core/n11919_s101  (
	.I0(\core/n11919_113 ),
	.I1(\core/n11919_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11919_119 )
);
MUX2_LUT7 \core/n11920_s100  (
	.I0(\core/n11920_109 ),
	.I1(\core/n11920_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11920_117 )
);
MUX2_LUT7 \core/n11920_s101  (
	.I0(\core/n11920_113 ),
	.I1(\core/n11920_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11920_119 )
);
MUX2_LUT7 \core/n11921_s100  (
	.I0(\core/n11921_109 ),
	.I1(\core/n11921_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11921_117 )
);
MUX2_LUT7 \core/n11921_s101  (
	.I0(\core/n11921_113 ),
	.I1(\core/n11921_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11921_119 )
);
MUX2_LUT7 \core/n11922_s100  (
	.I0(\core/n11922_109 ),
	.I1(\core/n11922_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11922_117 )
);
MUX2_LUT7 \core/n11922_s101  (
	.I0(\core/n11922_113 ),
	.I1(\core/n11922_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11922_119 )
);
MUX2_LUT7 \core/n11923_s100  (
	.I0(\core/n11923_109 ),
	.I1(\core/n11923_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11923_117 )
);
MUX2_LUT7 \core/n11923_s101  (
	.I0(\core/n11923_113 ),
	.I1(\core/n11923_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11923_119 )
);
MUX2_LUT7 \core/n11924_s100  (
	.I0(\core/n11924_109 ),
	.I1(\core/n11924_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11924_117 )
);
MUX2_LUT7 \core/n11924_s101  (
	.I0(\core/n11924_113 ),
	.I1(\core/n11924_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11924_119 )
);
MUX2_LUT7 \core/n11925_s100  (
	.I0(\core/n11925_109 ),
	.I1(\core/n11925_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11925_117 )
);
MUX2_LUT7 \core/n11925_s101  (
	.I0(\core/n11925_113 ),
	.I1(\core/n11925_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11925_119 )
);
MUX2_LUT7 \core/n11926_s100  (
	.I0(\core/n11926_109 ),
	.I1(\core/n11926_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11926_117 )
);
MUX2_LUT7 \core/n11926_s101  (
	.I0(\core/n11926_113 ),
	.I1(\core/n11926_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11926_119 )
);
MUX2_LUT7 \core/n11927_s100  (
	.I0(\core/n11927_109 ),
	.I1(\core/n11927_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11927_117 )
);
MUX2_LUT7 \core/n11927_s101  (
	.I0(\core/n11927_113 ),
	.I1(\core/n11927_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11927_119 )
);
MUX2_LUT7 \core/n11928_s100  (
	.I0(\core/n11928_109 ),
	.I1(\core/n11928_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11928_117 )
);
MUX2_LUT7 \core/n11928_s101  (
	.I0(\core/n11928_113 ),
	.I1(\core/n11928_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11928_119 )
);
MUX2_LUT7 \core/n11929_s100  (
	.I0(\core/n11929_109 ),
	.I1(\core/n11929_111 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11929_117 )
);
MUX2_LUT7 \core/n11929_s101  (
	.I0(\core/n11929_113 ),
	.I1(\core/n11929_115 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11929_119 )
);
MUX2_LUT8 \core/n11898_s99  (
	.I0(\core/n11898_117 ),
	.I1(\core/n11898_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11898_121 )
);
MUX2_LUT8 \core/n11899_s99  (
	.I0(\core/n11899_117 ),
	.I1(\core/n11899_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11899_121 )
);
MUX2_LUT8 \core/n11900_s99  (
	.I0(\core/n11900_117 ),
	.I1(\core/n11900_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11900_121 )
);
MUX2_LUT8 \core/n11901_s99  (
	.I0(\core/n11901_117 ),
	.I1(\core/n11901_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11901_121 )
);
MUX2_LUT8 \core/n11902_s99  (
	.I0(\core/n11902_117 ),
	.I1(\core/n11902_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11902_121 )
);
MUX2_LUT8 \core/n11903_s99  (
	.I0(\core/n11903_117 ),
	.I1(\core/n11903_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11903_121 )
);
MUX2_LUT8 \core/n11904_s99  (
	.I0(\core/n11904_117 ),
	.I1(\core/n11904_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11904_121 )
);
MUX2_LUT8 \core/n11905_s99  (
	.I0(\core/n11905_117 ),
	.I1(\core/n11905_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11905_121 )
);
MUX2_LUT8 \core/n11906_s99  (
	.I0(\core/n11906_117 ),
	.I1(\core/n11906_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11906_121 )
);
MUX2_LUT8 \core/n11907_s99  (
	.I0(\core/n11907_117 ),
	.I1(\core/n11907_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11907_121 )
);
MUX2_LUT8 \core/n11908_s99  (
	.I0(\core/n11908_117 ),
	.I1(\core/n11908_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11908_121 )
);
MUX2_LUT8 \core/n11909_s99  (
	.I0(\core/n11909_117 ),
	.I1(\core/n11909_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11909_121 )
);
MUX2_LUT8 \core/n11910_s99  (
	.I0(\core/n11910_117 ),
	.I1(\core/n11910_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11910_121 )
);
MUX2_LUT8 \core/n11911_s99  (
	.I0(\core/n11911_117 ),
	.I1(\core/n11911_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11911_121 )
);
MUX2_LUT8 \core/n11912_s99  (
	.I0(\core/n11912_117 ),
	.I1(\core/n11912_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11912_121 )
);
MUX2_LUT8 \core/n11913_s99  (
	.I0(\core/n11913_117 ),
	.I1(\core/n11913_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11913_121 )
);
MUX2_LUT8 \core/n11914_s99  (
	.I0(\core/n11914_117 ),
	.I1(\core/n11914_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11914_121 )
);
MUX2_LUT8 \core/n11915_s99  (
	.I0(\core/n11915_117 ),
	.I1(\core/n11915_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11915_121 )
);
MUX2_LUT8 \core/n11916_s99  (
	.I0(\core/n11916_117 ),
	.I1(\core/n11916_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11916_121 )
);
MUX2_LUT8 \core/n11917_s99  (
	.I0(\core/n11917_117 ),
	.I1(\core/n11917_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11917_121 )
);
MUX2_LUT8 \core/n11918_s99  (
	.I0(\core/n11918_117 ),
	.I1(\core/n11918_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11918_121 )
);
MUX2_LUT8 \core/n11919_s99  (
	.I0(\core/n11919_117 ),
	.I1(\core/n11919_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11919_121 )
);
MUX2_LUT8 \core/n11920_s99  (
	.I0(\core/n11920_117 ),
	.I1(\core/n11920_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11920_121 )
);
MUX2_LUT8 \core/n11921_s99  (
	.I0(\core/n11921_117 ),
	.I1(\core/n11921_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11921_121 )
);
MUX2_LUT8 \core/n11922_s99  (
	.I0(\core/n11922_117 ),
	.I1(\core/n11922_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11922_121 )
);
MUX2_LUT8 \core/n11923_s99  (
	.I0(\core/n11923_117 ),
	.I1(\core/n11923_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11923_121 )
);
MUX2_LUT8 \core/n11924_s99  (
	.I0(\core/n11924_117 ),
	.I1(\core/n11924_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11924_121 )
);
MUX2_LUT8 \core/n11925_s99  (
	.I0(\core/n11925_117 ),
	.I1(\core/n11925_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11925_121 )
);
MUX2_LUT8 \core/n11926_s99  (
	.I0(\core/n11926_117 ),
	.I1(\core/n11926_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11926_121 )
);
MUX2_LUT8 \core/n11927_s99  (
	.I0(\core/n11927_117 ),
	.I1(\core/n11927_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11927_121 )
);
MUX2_LUT8 \core/n11928_s99  (
	.I0(\core/n11928_117 ),
	.I1(\core/n11928_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11928_121 )
);
MUX2_LUT8 \core/n11929_s99  (
	.I0(\core/n11929_117 ),
	.I1(\core/n11929_119 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11929_121 )
);
LUT4 \core/mem_la_firstword_xfer_s0  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_la_firstword_reg ),
	.I2(\core/last_mem_valid ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_la_firstword_xfer )
);
defparam \core/mem_la_firstword_xfer_s0 .INIT=16'hCA00;
LUT3 \core/mem_xfer_s0  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.F(\core/mem_xfer )
);
defparam \core/mem_xfer_s0 .INIT=8'hFE;
LUT4 \core/mem_rdata_latched_31_s0  (
	.I0(mem_rdata[31]),
	.I1(\core/mem_rdata_latched_31_4 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_31_5 ),
	.F(\core/mem_rdata_latched [31])
);
defparam \core/mem_rdata_latched_31_s0 .INIT=16'hCFA0;
LUT4 \core/mem_rdata_latched_30_s0  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(mem_rdata[30]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_30_5 ),
	.F(\core/mem_rdata_latched [30])
);
defparam \core/mem_rdata_latched_30_s0 .INIT=16'h50CF;
LUT4 \core/mem_rdata_latched_29_s0  (
	.I0(\core/mem_rdata_q [29]),
	.I1(mem_rdata[29]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_29_4 ),
	.F(\core/mem_rdata_latched [29])
);
defparam \core/mem_rdata_latched_29_s0 .INIT=16'hFC0A;
LUT4 \core/mem_rdata_latched_28_s0  (
	.I0(mem_rdata[28]),
	.I1(\core/mem_rdata_q [28]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_28_4 ),
	.F(\core/mem_rdata_latched [28])
);
defparam \core/mem_rdata_latched_28_s0 .INIT=16'h0AFC;
LUT4 \core/mem_rdata_latched_27_s0  (
	.I0(\core/mem_rdata_latched_27_4 ),
	.I1(mem_rdata[27]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_27_5 ),
	.F(\core/mem_rdata_latched [27])
);
defparam \core/mem_rdata_latched_27_s0 .INIT=16'hA0CF;
LUT4 \core/mem_rdata_latched_26_s0  (
	.I0(mem_rdata[26]),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_26_4 ),
	.I3(\core/mem_rdata_latched_26_5 ),
	.F(\core/mem_rdata_latched [26])
);
defparam \core/mem_rdata_latched_26_s0 .INIT=16'hFF0B;
LUT4 \core/mem_rdata_latched_25_s0  (
	.I0(\core/mem_rdata_latched_25_4 ),
	.I1(\core/mem_rdata_latched_25_5 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_25_6 ),
	.F(\core/mem_rdata_latched [25])
);
defparam \core/mem_rdata_latched_25_s0 .INIT=16'hECCF;
LUT4 \core/mem_rdata_latched_24_s0  (
	.I0(\core/mem_rdata_q [8]),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_24_4 ),
	.F(\core/mem_rdata_latched [24])
);
defparam \core/mem_rdata_latched_24_s0 .INIT=16'hFC0A;
LUT4 \core/mem_rdata_latched_23_s0  (
	.I0(\core/mem_rdata_q [23]),
	.I1(mem_rdata[23]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_23_4 ),
	.F(\core/mem_rdata_latched [23])
);
defparam \core/mem_rdata_latched_23_s0 .INIT=16'hFC0A;
LUT4 \core/mem_rdata_latched_22_s0  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_latched_22_4 ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_22_5 ),
	.F(\core/mem_rdata_latched [22])
);
defparam \core/mem_rdata_latched_22_s0 .INIT=16'hCFA0;
LUT4 \core/mem_rdata_latched_21_s0  (
	.I0(\core/mem_rdata_q [5]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_21_4 ),
	.F(\core/mem_rdata_latched [21])
);
defparam \core/mem_rdata_latched_21_s0 .INIT=16'h0AFC;
LUT4 \core/mem_rdata_latched_20_s0  (
	.I0(\core/mem_rdata_latched_20_21 ),
	.I1(mem_rdata[20]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_20_5 ),
	.F(\core/mem_rdata_latched [20])
);
defparam \core/mem_rdata_latched_20_s0 .INIT=16'hA0CF;
LUT4 \core/mem_rdata_latched_12_s1  (
	.I0(mem_rdata_28_7),
	.I1(\core/mem_rdata_latched_12_5 ),
	.I2(\core/mem_rdata_latched_12_11 ),
	.I3(\core/mem_rdata_latched_12_7 ),
	.F(\core/mem_rdata_latched [12])
);
defparam \core/mem_rdata_latched_12_s1 .INIT=16'h880F;
LUT2 \core/mem_rdata_latched_11_s1  (
	.I0(\core/mem_rdata_latched_11_5 ),
	.I1(\core/mem_rdata_latched_11_6 ),
	.F(\core/mem_rdata_latched [11])
);
defparam \core/mem_rdata_latched_11_s1 .INIT=4'hD;
LUT2 \core/mem_rdata_latched_10_s1  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_10_6 ),
	.F(\core/mem_rdata_latched [10])
);
defparam \core/mem_rdata_latched_10_s1 .INIT=4'hE;
LUT4 \core/mem_rdata_latched_6_s1  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/mem_rdata_latched_22_4 ),
	.I2(\core/mem_rdata_latched_6_12 ),
	.I3(\core/mem_rdata_latched_6_7 ),
	.F(\core/mem_rdata_latched [6])
);
defparam \core/mem_rdata_latched_6_s1 .INIT=16'h880F;
LUT4 \core/mem_rdata_latched_5_s1  (
	.I0(\core/mem_rdata_latched_5_5 ),
	.I1(\core/mem_16bit_buffer [5]),
	.I2(\core/mem_rdata_latched_5_6 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched [5])
);
defparam \core/mem_rdata_latched_5_s1 .INIT=16'hF5FC;
LUT4 \core/mem_rdata_latched_4_s1  (
	.I0(mem_rdata[20]),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_4_5 ),
	.I3(\core/mem_rdata_latched_4_6 ),
	.F(\core/mem_rdata_latched [4])
);
defparam \core/mem_rdata_latched_4_s1 .INIT=16'hB0FF;
LUT4 \core/mem_rdata_latched_3_s1  (
	.I0(\core/mem_rdata_latched_3_5 ),
	.I1(\core/mem_rdata_latched_3_6 ),
	.I2(\core/mem_16bit_buffer [3]),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched [3])
);
defparam \core/mem_rdata_latched_3_s1 .INIT=16'h44F0;
LUT4 \core/mem_rdata_latched_2_s1  (
	.I0(\core/mem_rdata_latched_2_5 ),
	.I1(\core/mem_rdata_latched_2_6 ),
	.I2(\core/mem_16bit_buffer [2]),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched [2])
);
defparam \core/mem_rdata_latched_2_s1 .INIT=16'h11F0;
LUT4 \core/mem_rdata_latched_1_s1  (
	.I0(mem_rdata[17]),
	.I1(\core/mem_rdata_latched_1_5 ),
	.I2(\core/mem_rdata_latched_1_6 ),
	.I3(\core/mem_rdata_latched_1_11 ),
	.F(\core/mem_rdata_latched [1])
);
defparam \core/mem_rdata_latched_1_s1 .INIT=16'h008F;
LUT4 \core/mem_rdata_latched_0_s1  (
	.I0(mem_rdata[16]),
	.I1(\core/mem_rdata_latched_1_5 ),
	.I2(\core/mem_rdata_latched_0_5 ),
	.I3(\core/mem_rdata_latched_0_25 ),
	.F(\core/mem_rdata_latched [0])
);
defparam \core/mem_rdata_latched_0_s1 .INIT=16'hFFB0;
LUT3 \core/mem_la_wdata_15_s0  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op2 [15]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [15])
);
defparam \core/mem_la_wdata_15_s0 .INIT=8'hAC;
LUT3 \core/mem_la_wdata_14_s0  (
	.I0(\core/reg_op2 [14]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [14])
);
defparam \core/mem_la_wdata_14_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_13_s0  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [13])
);
defparam \core/mem_la_wdata_13_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_12_s0  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [12])
);
defparam \core/mem_la_wdata_12_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_11_s0  (
	.I0(\core/reg_op2 [11]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [11])
);
defparam \core/mem_la_wdata_11_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_10_s0  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [10])
);
defparam \core/mem_la_wdata_10_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_9_s0  (
	.I0(\core/reg_op2 [9]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [9])
);
defparam \core/mem_la_wdata_9_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_8_s0  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [8])
);
defparam \core/mem_la_wdata_8_s0 .INIT=8'hCA;
LUT3 \core/n1860_s0  (
	.I0(\core/n1860_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_5 ),
	.F(\core/n1860_3 )
);
defparam \core/n1860_s0 .INIT=8'hCA;
LUT3 \core/n1861_s0  (
	.I0(\core/n1861_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_5 ),
	.F(\core/n1861_3 )
);
defparam \core/n1861_s0 .INIT=8'hCA;
LUT3 \core/n1862_s0  (
	.I0(\core/n1862_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_5 ),
	.F(\core/n1862_3 )
);
defparam \core/n1862_s0 .INIT=8'hCA;
LUT3 \core/n1863_s0  (
	.I0(\core/n1863_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1860_5 ),
	.F(\core/n1863_3 )
);
defparam \core/n1863_s0 .INIT=8'hCA;
LUT3 \core/n1864_s0  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n1860_5 ),
	.I2(\core/n1864_4 ),
	.F(\core/n1864_3 )
);
defparam \core/n1864_s0 .INIT=8'h8F;
LUT4 \core/n1952_s4  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/n1952_8 ),
	.I2(\core/n1952_9 ),
	.I3(\core/n1952_10 ),
	.F(\core/n1952_7 )
);
defparam \core/n1952_s4 .INIT=16'hA333;
LUT3 \core/n19519_s0  (
	.I0(\core/n19519_6 ),
	.I1(\core/mem_la_read_4 ),
	.I2(\core/n2306_5 ),
	.F(\core/n19519_3 )
);
defparam \core/n19519_s0 .INIT=8'h0B;
LUT4 \core/n2203_s0  (
	.I0(\core/n2203_25 ),
	.I1(\core/n2203_19 ),
	.I2(\core/n2203_6 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2203_3 )
);
defparam \core/n2203_s0 .INIT=16'hFFE0;
LUT4 \core/n2204_s0  (
	.I0(\core/n2203_25 ),
	.I1(\core/n2203_19 ),
	.I2(\core/n2204_4 ),
	.I3(\core/n2204_5 ),
	.F(\core/n2204_3 )
);
defparam \core/n2204_s0 .INIT=16'hFFE0;
LUT4 \core/n2205_s0  (
	.I0(\core/n2205_4 ),
	.I1(\core/n2205_5 ),
	.I2(\core/n2205_6 ),
	.I3(\core/n2205_7 ),
	.F(\core/n2205_3 )
);
defparam \core/n2205_s0 .INIT=16'hD530;
LUT4 \core/n2206_s0  (
	.I0(\core/n2206_4 ),
	.I1(\core/n2206_22 ),
	.I2(\core/n2206_6 ),
	.I3(\core/n2206_7 ),
	.F(\core/n2206_3 )
);
defparam \core/n2206_s0 .INIT=16'hFF10;
LUT4 \core/n2207_s0  (
	.I0(\core/n2207_4 ),
	.I1(\core/n2207_5 ),
	.I2(\core/n2207_6 ),
	.I3(\core/n2207_7 ),
	.F(\core/n2207_3 )
);
defparam \core/n2207_s0 .INIT=16'h0D00;
LUT4 \core/n2208_s0  (
	.I0(\core/n2208_4 ),
	.I1(\core/n2208_5 ),
	.I2(\core/n2208_6 ),
	.I3(\core/n2208_7 ),
	.F(\core/n2208_3 )
);
defparam \core/n2208_s0 .INIT=16'h0700;
LUT4 \core/n2209_s0  (
	.I0(\core/n2209_4 ),
	.I1(\core/n2209_5 ),
	.I2(\core/n2209_6 ),
	.I3(\core/n2209_7 ),
	.F(\core/n2209_3 )
);
defparam \core/n2209_s0 .INIT=16'hFF40;
LUT4 \core/n2210_s0  (
	.I0(\core/n2205_4 ),
	.I1(\core/n2210_4 ),
	.I2(\core/n2210_5 ),
	.I3(\core/n2210_6 ),
	.F(\core/n2210_3 )
);
defparam \core/n2210_s0 .INIT=16'hF2FF;
LUT4 \core/n2211_s0  (
	.I0(\core/n2211_4 ),
	.I1(\core/n2211_5 ),
	.I2(\core/n2211_6 ),
	.I3(\core/n2211_20 ),
	.F(\core/n2211_3 )
);
defparam \core/n2211_s0 .INIT=16'hE0EE;
LUT4 \core/n2212_s0  (
	.I0(\core/n2212_4 ),
	.I1(\core/n2212_5 ),
	.I2(\core/n2212_6 ),
	.I3(\core/n2212_7 ),
	.F(\core/n2212_3 )
);
defparam \core/n2212_s0 .INIT=16'h00F4;
LUT4 \core/n2213_s0  (
	.I0(\core/n2213_4 ),
	.I1(\core/n2213_5 ),
	.I2(\core/n2213_6 ),
	.I3(\core/n2213_13 ),
	.F(\core/n2213_3 )
);
defparam \core/n2213_s0 .INIT=16'hFFE0;
LUT4 \core/n2214_s0  (
	.I0(\core/n2213_4 ),
	.I1(\core/n2214_4 ),
	.I2(\core/n2214_5 ),
	.I3(\core/n2214_13 ),
	.F(\core/n2214_3 )
);
defparam \core/n2214_s0 .INIT=16'hFFE0;
LUT4 \core/n2220_s0  (
	.I0(\core/n2203_19 ),
	.I1(\core/n2220_11 ),
	.I2(\core/n2220_5 ),
	.I3(\core/n2220_6 ),
	.F(\core/n2220_3 )
);
defparam \core/n2220_s0 .INIT=16'hFFB0;
LUT4 \core/n2221_s0  (
	.I0(\core/n2203_19 ),
	.I1(\core/n2221_20 ),
	.I2(\core/n2221_5 ),
	.I3(\core/n2221_6 ),
	.F(\core/n2221_3 )
);
defparam \core/n2221_s0 .INIT=16'h0EFF;
LUT3 \core/n2222_s0  (
	.I0(\core/n2222_4 ),
	.I1(\core/n2222_5 ),
	.I2(\core/n2222_6 ),
	.F(\core/n2222_3 )
);
defparam \core/n2222_s0 .INIT=8'h0B;
LUT4 \core/n2226_s2  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n2226_8 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n2226_10 ),
	.F(\core/n2226_5 )
);
defparam \core/n2226_s2 .INIT=16'h88F0;
LUT4 \core/n2227_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2226_8 ),
	.I2(\core/n2227_6 ),
	.I3(\core/n2226_10 ),
	.F(\core/n2227_5 )
);
defparam \core/n2227_s2 .INIT=16'h88F0;
LUT2 \core/n2314_s0  (
	.I0(\core/n2314_4 ),
	.I1(\core/n19519_6 ),
	.F(\core/n2314_3 )
);
defparam \core/n2314_s0 .INIT=4'h4;
LUT2 \core/n2315_s0  (
	.I0(\core/n2315_4 ),
	.I1(\core/n19519_6 ),
	.F(\core/n2315_3 )
);
defparam \core/n2315_s0 .INIT=4'h4;
LUT4 \core/n2316_s0  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/n2316_4 ),
	.I2(\core/n2316_5 ),
	.I3(\core/n19519_6 ),
	.F(\core/n2316_3 )
);
defparam \core/n2316_s0 .INIT=16'hF400;
LUT4 \core/n2317_s0  (
	.I0(\core/n2316_4 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/n2316_5 ),
	.I3(\core/n19519_6 ),
	.F(\core/n2317_3 )
);
defparam \core/n2317_s0 .INIT=16'hF800;
LUT4 \core/n19646_s0  (
	.I0(\core/clear_prefetched_high_word_q ),
	.I1(\core/prefetched_high_word ),
	.I2(\core/trap ),
	.I3(\core/n7354_3 ),
	.F(\core/n19646_3 )
);
defparam \core/n19646_s0 .INIT=16'hFFF8;
LUT3 \core/n5300_s0  (
	.I0(\core/instr_jal ),
	.I1(\core/instr_auipc ),
	.I2(\core/instr_lui ),
	.F(\core/n5300_3 )
);
defparam \core/n5300_s0 .INIT=8'hFE;
LUT4 \core/n5301_s0  (
	.I0(\core/instr_addi ),
	.I1(\core/instr_auipc ),
	.I2(\core/instr_lui ),
	.I3(\core/n5301_4 ),
	.F(\core/n5301_3 )
);
defparam \core/n5301_s0 .INIT=16'hFEFF;
LUT3 \core/n5302_s0  (
	.I0(\core/instr_slt ),
	.I1(\core/instr_slti ),
	.I2(\core/instr_blt ),
	.F(\core/n5302_3 )
);
defparam \core/n5302_s0 .INIT=8'hFE;
LUT3 \core/n5303_s0  (
	.I0(\core/instr_sltu ),
	.I1(\core/instr_sltiu ),
	.I2(\core/instr_bltu ),
	.F(\core/n5303_3 )
);
defparam \core/n5303_s0 .INIT=8'hFE;
LUT3 \core/n5304_s0  (
	.I0(\core/instr_lhu ),
	.I1(\core/instr_lbu ),
	.I2(\core/instr_lw ),
	.F(\core/n5304_3 )
);
defparam \core/n5304_s0 .INIT=8'hFE;
LUT2 \core/n5305_s0  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/n5305_4 ),
	.F(\core/n5305_3 )
);
defparam \core/n5305_s0 .INIT=4'hB;
LUT2 \core/n5306_s0  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/n5306_4 ),
	.F(\core/n5306_3 )
);
defparam \core/n5306_s0 .INIT=4'h8;
LUT3 \core/n5324_s0  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5324_10 ),
	.I2(\core/n5324_8 ),
	.F(\core/n5324_3 )
);
defparam \core/n5324_s0 .INIT=8'h80;
LUT3 \core/n5332_s0  (
	.I0(\core/n5312_11 ),
	.I1(\core/n5324_8 ),
	.I2(\core/n5332_4 ),
	.F(\core/n5332_3 )
);
defparam \core/n5332_s0 .INIT=8'h80;
LUT4 \core/n5407_s0  (
	.I0(\core/n5416_5 ),
	.I1(\core/n5407_4 ),
	.I2(\core/n5407_5 ),
	.I3(\core/n5407_6 ),
	.F(\core/n5407_3 )
);
defparam \core/n5407_s0 .INIT=16'h4000;
LUT4 \core/n5359_s0  (
	.I0(\core/n5359_4 ),
	.I1(\core/mem_rdata_latched [25]),
	.I2(\core/mem_rdata_latched [24]),
	.I3(\core/n5359_12 ),
	.F(\core/n5359_3 )
);
defparam \core/n5359_s0 .INIT=16'h8000;
LUT2 \core/n5393_s0  (
	.I0(\core/n5332_4 ),
	.I1(\core/n5359_12 ),
	.F(\core/n5393_3 )
);
defparam \core/n5393_s0 .INIT=4'h4;
LUT4 \core/n5707_s0  (
	.I0(\core/n5707_4 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n5707_5 ),
	.I3(\core/n5707_17 ),
	.F(\core/n5707_3 )
);
defparam \core/n5707_s0 .INIT=16'h000B;
LUT4 \core/n5708_s0  (
	.I0(\core/n5708_4 ),
	.I1(\core/n5708_5 ),
	.I2(\core/n5708_6 ),
	.I3(\core/n5708_10 ),
	.F(\core/n5708_3 )
);
defparam \core/n5708_s0 .INIT=16'hFF10;
LUT4 \core/n5709_s0  (
	.I0(\core/n5708_4 ),
	.I1(\core/n5708_5 ),
	.I2(\core/n5709_4 ),
	.I3(\core/n5709_7 ),
	.F(\core/n5709_3 )
);
defparam \core/n5709_s0 .INIT=16'hFF10;
LUT4 \core/n5710_s0  (
	.I0(\core/n5710_4 ),
	.I1(\core/n5710_5 ),
	.I2(\core/n5710_6 ),
	.I3(\core/n5710_14 ),
	.F(\core/n5710_3 )
);
defparam \core/n5710_s0 .INIT=16'h000D;
LUT4 \core/n5712_s0  (
	.I0(\core/n5712_4 ),
	.I1(\core/n5712_14 ),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/n5712_16 ),
	.F(\core/n5712_3 )
);
defparam \core/n5712_s0 .INIT=16'hFFE0;
LUT4 \core/n5713_s0  (
	.I0(\core/n5407_3 ),
	.I1(\core/n5713_4 ),
	.I2(\core/n5713_14 ),
	.I3(\core/n5713_6 ),
	.F(\core/n5713_3 )
);
defparam \core/n5713_s0 .INIT=16'h0100;
LUT4 \core/n5714_s0  (
	.I0(\core/n5714_4 ),
	.I1(\core/n5714_5 ),
	.I2(\core/n5407_3 ),
	.I3(\core/n5714_6 ),
	.F(\core/n5714_3 )
);
defparam \core/n5714_s0 .INIT=16'h0D00;
LUT4 \core/n5715_s0  (
	.I0(\core/n5715_4 ),
	.I1(\core/n5715_5 ),
	.I2(\core/n5715_6 ),
	.I3(\core/n5715_7 ),
	.F(\core/n5715_3 )
);
defparam \core/n5715_s0 .INIT=16'h0E00;
LUT4 \core/n5716_s0  (
	.I0(\core/n5712_4 ),
	.I1(\core/n5716_4 ),
	.I2(\core/n2227_6 ),
	.I3(\core/n5716_11 ),
	.F(\core/n5716_3 )
);
defparam \core/n5716_s0 .INIT=16'hFFB0;
LUT4 \core/n5719_s0  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/n5416_5 ),
	.I2(\core/n5719_8 ),
	.I3(\core/n5719_5 ),
	.F(\core/n5719_3 )
);
defparam \core/n5719_s0 .INIT=16'hFFF2;
LUT4 \core/n5720_s0  (
	.I0(\core/n5720_4 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [22]),
	.F(\core/n5720_3 )
);
defparam \core/n5720_s0 .INIT=16'h4F44;
LUT4 \core/n5721_s0  (
	.I0(\core/n5720_4 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [21]),
	.F(\core/n5721_3 )
);
defparam \core/n5721_s0 .INIT=16'h4F44;
LUT3 \core/n5722_s0  (
	.I0(\core/n5720_4 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5722_6 ),
	.F(\core/n5722_3 )
);
defparam \core/n5722_s0 .INIT=8'hF4;
LUT4 \core/n5765_s0  (
	.I0(\core/n5765_4 ),
	.I1(\core/n5765_5 ),
	.I2(\core/n5765_15 ),
	.I3(\core/n5765_11 ),
	.F(\core/n5765_3 )
);
defparam \core/n5765_s0 .INIT=16'h00F1;
LUT2 \core/n5851_s0  (
	.I0(\core/decoder_pseudo_trigger ),
	.I1(\core/decoder_trigger ),
	.F(\core/n5851_3 )
);
defparam \core/n5851_s0 .INIT=4'h4;
LUT4 \core/n5859_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5859_3 )
);
defparam \core/n5859_s0 .INIT=16'h1000;
LUT4 \core/n5863_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5863_3 )
);
defparam \core/n5863_s0 .INIT=16'h4000;
LUT4 \core/n5867_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5867_3 )
);
defparam \core/n5867_s0 .INIT=16'h4000;
LUT4 \core/n5872_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5872_3 )
);
defparam \core/n5872_s0 .INIT=16'h8000;
LUT4 \core/n5880_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5880_3 )
);
defparam \core/n5880_s0 .INIT=16'h1000;
LUT4 \core/n5883_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5883_3 )
);
defparam \core/n5883_s0 .INIT=16'h1000;
LUT4 \core/n5887_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5887_3 )
);
defparam \core/n5887_s0 .INIT=16'h4000;
LUT4 \core/n5895_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/is_sb_sh_sw ),
	.F(\core/n5895_3 )
);
defparam \core/n5895_s0 .INIT=16'h1000;
LUT4 \core/n5900_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5900_3 )
);
defparam \core/n5900_s0 .INIT=16'h1000;
LUT4 \core/n5904_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5904_3 )
);
defparam \core/n5904_s0 .INIT=16'h4000;
LUT4 \core/n5907_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5907_3 )
);
defparam \core/n5907_s0 .INIT=16'h1000;
LUT4 \core/n5911_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5911_3 )
);
defparam \core/n5911_s0 .INIT=16'h4000;
LUT4 \core/n5916_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5916_3 )
);
defparam \core/n5916_s0 .INIT=16'h8000;
LUT3 \core/n5921_s0  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/n5856_4 ),
	.I2(\core/n5921_4 ),
	.F(\core/n5921_3 )
);
defparam \core/n5921_s0 .INIT=8'h80;
LUT4 \core/n5927_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/n5927_4 ),
	.I3(\core/n5921_4 ),
	.F(\core/n5927_3 )
);
defparam \core/n5927_s0 .INIT=16'h4000;
LUT2 \core/n5934_s0  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/n5934_4 ),
	.F(\core/n5934_3 )
);
defparam \core/n5934_s0 .INIT=4'h8;
LUT3 \core/n5943_s0  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5853_4 ),
	.I2(\core/n5943_4 ),
	.F(\core/n5943_3 )
);
defparam \core/n5943_s0 .INIT=8'h80;
LUT4 \core/n5953_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n5938_4 ),
	.F(\core/n5953_3 )
);
defparam \core/n5953_s0 .INIT=16'h1000;
LUT4 \core/n5959_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5959_3 )
);
defparam \core/n5959_s0 .INIT=16'h4000;
LUT4 \core/n5964_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n5938_4 ),
	.F(\core/n5964_3 )
);
defparam \core/n5964_s0 .INIT=16'h1000;
LUT4 \core/n5970_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5970_3 )
);
defparam \core/n5970_s0 .INIT=16'h4000;
LUT2 \core/n5977_s0  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5934_4 ),
	.F(\core/n5977_3 )
);
defparam \core/n5977_s0 .INIT=4'h8;
LUT4 \core/n5983_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n5938_4 ),
	.F(\core/n5983_3 )
);
defparam \core/n5983_s0 .INIT=16'h4000;
LUT4 \core/n5990_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5990_3 )
);
defparam \core/n5990_s0 .INIT=16'h8000;
LUT4 \core/n6005_s0  (
	.I0(\core/n6005_4 ),
	.I1(\core/n6005_5 ),
	.I2(\core/mem_rdata_q [10]),
	.I3(\core/n6005_6 ),
	.F(\core/n6005_3 )
);
defparam \core/n6005_s0 .INIT=16'h0E00;
LUT4 \core/n6015_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6015_3 )
);
defparam \core/n6015_s0 .INIT=16'h4000;
LUT4 \core/n6026_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6026_3 )
);
defparam \core/n6026_s0 .INIT=16'h8000;
LUT4 \core/n6035_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n6015_4 ),
	.F(\core/n6035_3 )
);
defparam \core/n6035_s0 .INIT=16'h1000;
LUT4 \core/n6045_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n6015_4 ),
	.F(\core/n6045_3 )
);
defparam \core/n6045_s0 .INIT=16'h4000;
LUT4 \core/n6064_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6064_3 )
);
defparam \core/n6064_s0 .INIT=16'h4000;
LUT3 \core/n6070_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6070_3 )
);
defparam \core/n6070_s0 .INIT=8'h10;
LUT3 \core/n6077_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6077_3 )
);
defparam \core/n6077_s0 .INIT=8'h40;
LUT3 \core/n6085_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6085_3 )
);
defparam \core/n6085_s0 .INIT=8'h80;
LUT4 \core/n6093_s0  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/n6093_4 ),
	.I2(\core/mem_rdata_q [27]),
	.I3(\core/n6093_5 ),
	.F(\core/n6093_3 )
);
defparam \core/n6093_s0 .INIT=16'h4000;
LUT2 \core/n6110_s0  (
	.I0(\core/n6110_4 ),
	.I1(\core/is_alu_reg_imm ),
	.F(\core/n6110_3 )
);
defparam \core/n6110_s0 .INIT=4'h4;
LUT4 \core/n6128_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/is_alu_reg_imm ),
	.I3(\core/instr_jalr ),
	.F(\core/n6128_3 )
);
defparam \core/n6128_s0 .INIT=16'hFFB0;
LUT2 \core/n6145_s0  (
	.I0(\core/n6110_4 ),
	.I1(\core/is_alu_reg_reg ),
	.F(\core/n6145_3 )
);
defparam \core/n6145_s0 .INIT=4'h4;
LUT2 \core/n7354_s0  (
	.I0(\core/latched_branch ),
	.I1(\core/n7354_4 ),
	.F(\core/n7354_3 )
);
defparam \core/n7354_s0 .INIT=4'hB;
LUT4 \core/n21049_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21049_4 ),
	.F(\core/n21049_3 )
);
defparam \core/n21049_s0 .INIT=16'h1000;
LUT4 \core/n21081_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21049_4 ),
	.F(\core/n21081_3 )
);
defparam \core/n21081_s0 .INIT=16'h1000;
LUT4 \core/n21113_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21049_4 ),
	.F(\core/n21113_3 )
);
defparam \core/n21113_s0 .INIT=16'h4000;
LUT4 \core/n21145_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21049_4 ),
	.F(\core/n21145_3 )
);
defparam \core/n21145_s0 .INIT=16'h1000;
LUT4 \core/n21177_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21049_4 ),
	.F(\core/n21177_3 )
);
defparam \core/n21177_s0 .INIT=16'h4000;
LUT4 \core/n21209_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21049_4 ),
	.F(\core/n21209_3 )
);
defparam \core/n21209_s0 .INIT=16'h4000;
LUT4 \core/n21241_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21049_4 ),
	.F(\core/n21241_3 )
);
defparam \core/n21241_s0 .INIT=16'h8000;
LUT4 \core/n21273_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21273_4 ),
	.F(\core/n21273_3 )
);
defparam \core/n21273_s0 .INIT=16'h0100;
LUT4 \core/n21305_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21273_4 ),
	.F(\core/n21305_3 )
);
defparam \core/n21305_s0 .INIT=16'h1000;
LUT4 \core/n21337_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21273_4 ),
	.F(\core/n21337_3 )
);
defparam \core/n21337_s0 .INIT=16'h1000;
LUT4 \core/n21369_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21273_4 ),
	.F(\core/n21369_3 )
);
defparam \core/n21369_s0 .INIT=16'h4000;
LUT4 \core/n21401_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21273_4 ),
	.F(\core/n21401_3 )
);
defparam \core/n21401_s0 .INIT=16'h1000;
LUT4 \core/n21433_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21273_4 ),
	.F(\core/n21433_3 )
);
defparam \core/n21433_s0 .INIT=16'h4000;
LUT4 \core/n21465_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21273_4 ),
	.F(\core/n21465_3 )
);
defparam \core/n21465_s0 .INIT=16'h4000;
LUT4 \core/n21497_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21273_4 ),
	.F(\core/n21497_3 )
);
defparam \core/n21497_s0 .INIT=16'h8000;
LUT4 \core/n21529_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21529_4 ),
	.F(\core/n21529_3 )
);
defparam \core/n21529_s0 .INIT=16'h0100;
LUT4 \core/n21561_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21529_4 ),
	.F(\core/n21561_3 )
);
defparam \core/n21561_s0 .INIT=16'h1000;
LUT4 \core/n21593_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21529_4 ),
	.F(\core/n21593_3 )
);
defparam \core/n21593_s0 .INIT=16'h1000;
LUT4 \core/n21625_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21529_4 ),
	.F(\core/n21625_3 )
);
defparam \core/n21625_s0 .INIT=16'h4000;
LUT4 \core/n21657_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21529_4 ),
	.F(\core/n21657_3 )
);
defparam \core/n21657_s0 .INIT=16'h1000;
LUT4 \core/n21689_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21529_4 ),
	.F(\core/n21689_3 )
);
defparam \core/n21689_s0 .INIT=16'h4000;
LUT4 \core/n21721_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21529_4 ),
	.F(\core/n21721_3 )
);
defparam \core/n21721_s0 .INIT=16'h4000;
LUT4 \core/n21753_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21529_4 ),
	.F(\core/n21753_3 )
);
defparam \core/n21753_s0 .INIT=16'h8000;
LUT4 \core/n21785_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21785_4 ),
	.F(\core/n21785_3 )
);
defparam \core/n21785_s0 .INIT=16'h0100;
LUT4 \core/n21817_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21785_4 ),
	.F(\core/n21817_3 )
);
defparam \core/n21817_s0 .INIT=16'h1000;
LUT4 \core/n21849_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21785_4 ),
	.F(\core/n21849_3 )
);
defparam \core/n21849_s0 .INIT=16'h1000;
LUT4 \core/n21881_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21785_4 ),
	.F(\core/n21881_3 )
);
defparam \core/n21881_s0 .INIT=16'h4000;
LUT4 \core/n21913_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21785_4 ),
	.F(\core/n21913_3 )
);
defparam \core/n21913_s0 .INIT=16'h1000;
LUT4 \core/n21945_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21785_4 ),
	.F(\core/n21945_3 )
);
defparam \core/n21945_s0 .INIT=16'h4000;
LUT4 \core/n21977_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21785_4 ),
	.F(\core/n21977_3 )
);
defparam \core/n21977_s0 .INIT=16'h4000;
LUT4 \core/n22009_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21785_4 ),
	.F(\core/n22009_3 )
);
defparam \core/n22009_s0 .INIT=16'h8000;
LUT4 \core/n22041_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n22041_4 ),
	.F(\core/n22041_3 )
);
defparam \core/n22041_s0 .INIT=16'h0100;
LUT4 \core/n22073_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n22041_4 ),
	.F(\core/n22073_3 )
);
defparam \core/n22073_s0 .INIT=16'h1000;
LUT4 \core/n22105_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n22041_4 ),
	.F(\core/n22105_3 )
);
defparam \core/n22105_s0 .INIT=16'h1000;
LUT4 \core/n22137_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n22041_4 ),
	.F(\core/n22137_3 )
);
defparam \core/n22137_s0 .INIT=16'h4000;
LUT2 \core/n11077_s0  (
	.I0(\core/irq_pending [1]),
	.I1(\core/next_irq_pending [4]),
	.F(\core/n11077_3 )
);
defparam \core/n11077_s0 .INIT=4'hE;
LUT4 \core/n11111_s0  (
	.I0(\core/latched_csr [1]),
	.I1(\core/latched_csr [0]),
	.I2(\core/n11111_9 ),
	.I3(\core/n11111_5 ),
	.F(\core/n11111_3 )
);
defparam \core/n11111_s0 .INIT=16'h4000;
LUT3 \core/n11117_s0  (
	.I0(\core/csr_mepc [31]),
	.I1(\core/reg_pc [31]),
	.I2(\core/n11117_4 ),
	.F(\core/n11117_3 )
);
defparam \core/n11117_s0 .INIT=8'hAC;
LUT3 \core/n11118_s0  (
	.I0(\core/csr_mepc [30]),
	.I1(\core/reg_pc [30]),
	.I2(\core/n11117_4 ),
	.F(\core/n11118_3 )
);
defparam \core/n11118_s0 .INIT=8'hAC;
LUT3 \core/n11119_s0  (
	.I0(\core/csr_mepc [29]),
	.I1(\core/reg_pc [29]),
	.I2(\core/n11117_4 ),
	.F(\core/n11119_3 )
);
defparam \core/n11119_s0 .INIT=8'hAC;
LUT3 \core/n11120_s0  (
	.I0(\core/csr_mepc [28]),
	.I1(\core/reg_pc [28]),
	.I2(\core/n11117_4 ),
	.F(\core/n11120_3 )
);
defparam \core/n11120_s0 .INIT=8'hAC;
LUT3 \core/n11121_s0  (
	.I0(\core/csr_mepc [27]),
	.I1(\core/reg_pc [27]),
	.I2(\core/n11117_4 ),
	.F(\core/n11121_3 )
);
defparam \core/n11121_s0 .INIT=8'hAC;
LUT3 \core/n11122_s0  (
	.I0(\core/csr_mepc [26]),
	.I1(\core/reg_pc [26]),
	.I2(\core/n11117_4 ),
	.F(\core/n11122_3 )
);
defparam \core/n11122_s0 .INIT=8'hAC;
LUT3 \core/n11123_s0  (
	.I0(\core/csr_mepc [25]),
	.I1(\core/reg_pc [25]),
	.I2(\core/n11117_4 ),
	.F(\core/n11123_3 )
);
defparam \core/n11123_s0 .INIT=8'hAC;
LUT3 \core/n11124_s0  (
	.I0(\core/csr_mepc [24]),
	.I1(\core/reg_pc [24]),
	.I2(\core/n11117_4 ),
	.F(\core/n11124_3 )
);
defparam \core/n11124_s0 .INIT=8'hAC;
LUT3 \core/n11125_s0  (
	.I0(\core/csr_mepc [23]),
	.I1(\core/reg_pc [23]),
	.I2(\core/n11117_4 ),
	.F(\core/n11125_3 )
);
defparam \core/n11125_s0 .INIT=8'hAC;
LUT3 \core/n11126_s0  (
	.I0(\core/csr_mepc [22]),
	.I1(\core/reg_pc [22]),
	.I2(\core/n11117_4 ),
	.F(\core/n11126_3 )
);
defparam \core/n11126_s0 .INIT=8'hAC;
LUT3 \core/n11127_s0  (
	.I0(\core/csr_mepc [21]),
	.I1(\core/reg_pc [21]),
	.I2(\core/n11117_4 ),
	.F(\core/n11127_3 )
);
defparam \core/n11127_s0 .INIT=8'hAC;
LUT3 \core/n11128_s0  (
	.I0(\core/csr_mepc [20]),
	.I1(\core/reg_pc [20]),
	.I2(\core/n11117_4 ),
	.F(\core/n11128_3 )
);
defparam \core/n11128_s0 .INIT=8'hAC;
LUT3 \core/n11129_s0  (
	.I0(\core/csr_mepc [19]),
	.I1(\core/reg_pc [19]),
	.I2(\core/n11117_4 ),
	.F(\core/n11129_3 )
);
defparam \core/n11129_s0 .INIT=8'hAC;
LUT3 \core/n11130_s0  (
	.I0(\core/csr_mepc [18]),
	.I1(\core/reg_pc [18]),
	.I2(\core/n11117_4 ),
	.F(\core/n11130_3 )
);
defparam \core/n11130_s0 .INIT=8'hAC;
LUT3 \core/n11131_s0  (
	.I0(\core/csr_mepc [17]),
	.I1(\core/reg_pc [17]),
	.I2(\core/n11117_4 ),
	.F(\core/n11131_3 )
);
defparam \core/n11131_s0 .INIT=8'hAC;
LUT3 \core/n11132_s0  (
	.I0(\core/csr_mepc [16]),
	.I1(\core/reg_pc [16]),
	.I2(\core/n11117_4 ),
	.F(\core/n11132_3 )
);
defparam \core/n11132_s0 .INIT=8'hAC;
LUT3 \core/n11133_s0  (
	.I0(\core/csr_mepc [15]),
	.I1(\core/reg_pc [15]),
	.I2(\core/n11117_4 ),
	.F(\core/n11133_3 )
);
defparam \core/n11133_s0 .INIT=8'hAC;
LUT3 \core/n11134_s0  (
	.I0(\core/csr_mepc [14]),
	.I1(\core/reg_pc [14]),
	.I2(\core/n11117_4 ),
	.F(\core/n11134_3 )
);
defparam \core/n11134_s0 .INIT=8'hAC;
LUT3 \core/n11135_s0  (
	.I0(\core/csr_mepc [13]),
	.I1(\core/reg_pc [13]),
	.I2(\core/n11117_4 ),
	.F(\core/n11135_3 )
);
defparam \core/n11135_s0 .INIT=8'hAC;
LUT3 \core/n11136_s0  (
	.I0(\core/csr_mepc [12]),
	.I1(\core/reg_pc [12]),
	.I2(\core/n11117_4 ),
	.F(\core/n11136_3 )
);
defparam \core/n11136_s0 .INIT=8'hAC;
LUT3 \core/n11137_s0  (
	.I0(\core/csr_mepc [11]),
	.I1(\core/reg_pc [11]),
	.I2(\core/n11117_4 ),
	.F(\core/n11137_3 )
);
defparam \core/n11137_s0 .INIT=8'hAC;
LUT3 \core/n11138_s0  (
	.I0(\core/csr_mepc [10]),
	.I1(\core/reg_pc [10]),
	.I2(\core/n11117_4 ),
	.F(\core/n11138_3 )
);
defparam \core/n11138_s0 .INIT=8'hAC;
LUT3 \core/n11139_s0  (
	.I0(\core/csr_mepc [9]),
	.I1(\core/reg_pc [9]),
	.I2(\core/n11117_4 ),
	.F(\core/n11139_3 )
);
defparam \core/n11139_s0 .INIT=8'hAC;
LUT3 \core/n11140_s0  (
	.I0(\core/csr_mepc [8]),
	.I1(\core/reg_pc [8]),
	.I2(\core/n11117_4 ),
	.F(\core/n11140_3 )
);
defparam \core/n11140_s0 .INIT=8'hAC;
LUT3 \core/n11141_s0  (
	.I0(\core/csr_mepc [7]),
	.I1(\core/reg_pc [7]),
	.I2(\core/n11117_4 ),
	.F(\core/n11141_3 )
);
defparam \core/n11141_s0 .INIT=8'hAC;
LUT3 \core/n11142_s0  (
	.I0(\core/csr_mepc [6]),
	.I1(\core/reg_pc [6]),
	.I2(\core/n11117_4 ),
	.F(\core/n11142_3 )
);
defparam \core/n11142_s0 .INIT=8'hAC;
LUT3 \core/n11143_s0  (
	.I0(\core/csr_mepc [5]),
	.I1(\core/reg_pc [5]),
	.I2(\core/n11117_4 ),
	.F(\core/n11143_3 )
);
defparam \core/n11143_s0 .INIT=8'hAC;
LUT3 \core/n11144_s0  (
	.I0(\core/csr_mepc [4]),
	.I1(\core/reg_pc [4]),
	.I2(\core/n11117_4 ),
	.F(\core/n11144_3 )
);
defparam \core/n11144_s0 .INIT=8'hAC;
LUT3 \core/n11145_s0  (
	.I0(\core/csr_mepc [3]),
	.I1(\core/reg_pc [3]),
	.I2(\core/n11117_4 ),
	.F(\core/n11145_3 )
);
defparam \core/n11145_s0 .INIT=8'hAC;
LUT3 \core/n11146_s0  (
	.I0(\core/csr_mepc [2]),
	.I1(\core/reg_pc [2]),
	.I2(\core/n11117_4 ),
	.F(\core/n11146_3 )
);
defparam \core/n11146_s0 .INIT=8'hAC;
LUT3 \core/n11147_s0  (
	.I0(\core/csr_mepc [1]),
	.I1(\core/reg_pc [1]),
	.I2(\core/n11117_4 ),
	.F(\core/n11147_3 )
);
defparam \core/n11147_s0 .INIT=8'hAC;
LUT4 \core/n11225_s0  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11111_5 ),
	.F(\core/n11225_3 )
);
defparam \core/n11225_s0 .INIT=16'h4000;
LUT4 \core/n11235_s0  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11235_4 ),
	.F(\core/n11235_3 )
);
defparam \core/n11235_s0 .INIT=16'h1000;
LUT4 \core/n11317_s0  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n11317_3 )
);
defparam \core/n11317_s0 .INIT=16'h0001;
LUT3 \core/n11331_s0  (
	.I0(reg_csr_set[31]),
	.I1(\core/reg_pc [31]),
	.I2(\core/n11331_4 ),
	.F(\core/n11331_3 )
);
defparam \core/n11331_s0 .INIT=8'hAC;
LUT3 \core/n11332_s0  (
	.I0(reg_csr_set[30]),
	.I1(\core/reg_pc [30]),
	.I2(\core/n11331_4 ),
	.F(\core/n11332_3 )
);
defparam \core/n11332_s0 .INIT=8'hAC;
LUT3 \core/n11333_s0  (
	.I0(reg_csr_set[29]),
	.I1(\core/reg_pc [29]),
	.I2(\core/n11331_4 ),
	.F(\core/n11333_3 )
);
defparam \core/n11333_s0 .INIT=8'hAC;
LUT3 \core/n11334_s0  (
	.I0(reg_csr_set[28]),
	.I1(\core/reg_pc [28]),
	.I2(\core/n11331_4 ),
	.F(\core/n11334_3 )
);
defparam \core/n11334_s0 .INIT=8'hAC;
LUT3 \core/n11335_s0  (
	.I0(reg_csr_set[27]),
	.I1(\core/reg_pc [27]),
	.I2(\core/n11331_4 ),
	.F(\core/n11335_3 )
);
defparam \core/n11335_s0 .INIT=8'hAC;
LUT3 \core/n11336_s0  (
	.I0(reg_csr_set[26]),
	.I1(\core/reg_pc [26]),
	.I2(\core/n11331_4 ),
	.F(\core/n11336_3 )
);
defparam \core/n11336_s0 .INIT=8'hAC;
LUT3 \core/n11337_s0  (
	.I0(reg_csr_set[25]),
	.I1(\core/reg_pc [25]),
	.I2(\core/n11331_4 ),
	.F(\core/n11337_3 )
);
defparam \core/n11337_s0 .INIT=8'hAC;
LUT3 \core/n11338_s0  (
	.I0(reg_csr_set[24]),
	.I1(\core/reg_pc [24]),
	.I2(\core/n11331_4 ),
	.F(\core/n11338_3 )
);
defparam \core/n11338_s0 .INIT=8'hAC;
LUT3 \core/n11339_s0  (
	.I0(reg_csr_set[23]),
	.I1(\core/reg_pc [23]),
	.I2(\core/n11331_4 ),
	.F(\core/n11339_3 )
);
defparam \core/n11339_s0 .INIT=8'hAC;
LUT3 \core/n11340_s0  (
	.I0(reg_csr_set[22]),
	.I1(\core/reg_pc [22]),
	.I2(\core/n11331_4 ),
	.F(\core/n11340_3 )
);
defparam \core/n11340_s0 .INIT=8'hAC;
LUT3 \core/n11341_s0  (
	.I0(reg_csr_set[21]),
	.I1(\core/reg_pc [21]),
	.I2(\core/n11331_4 ),
	.F(\core/n11341_3 )
);
defparam \core/n11341_s0 .INIT=8'hAC;
LUT3 \core/n11342_s0  (
	.I0(reg_csr_set[20]),
	.I1(\core/reg_pc [20]),
	.I2(\core/n11331_4 ),
	.F(\core/n11342_3 )
);
defparam \core/n11342_s0 .INIT=8'hAC;
LUT3 \core/n11343_s0  (
	.I0(reg_csr_set[19]),
	.I1(\core/reg_pc [19]),
	.I2(\core/n11331_4 ),
	.F(\core/n11343_3 )
);
defparam \core/n11343_s0 .INIT=8'hAC;
LUT3 \core/n11344_s0  (
	.I0(reg_csr_set[18]),
	.I1(\core/reg_pc [18]),
	.I2(\core/n11331_4 ),
	.F(\core/n11344_3 )
);
defparam \core/n11344_s0 .INIT=8'hAC;
LUT3 \core/n11345_s0  (
	.I0(reg_csr_set[17]),
	.I1(\core/reg_pc [17]),
	.I2(\core/n11331_4 ),
	.F(\core/n11345_3 )
);
defparam \core/n11345_s0 .INIT=8'hAC;
LUT3 \core/n11346_s0  (
	.I0(reg_csr_set[16]),
	.I1(\core/reg_pc [16]),
	.I2(\core/n11331_4 ),
	.F(\core/n11346_3 )
);
defparam \core/n11346_s0 .INIT=8'hAC;
LUT3 \core/n11347_s0  (
	.I0(reg_csr_set[15]),
	.I1(\core/reg_pc [15]),
	.I2(\core/n11331_4 ),
	.F(\core/n11347_3 )
);
defparam \core/n11347_s0 .INIT=8'hAC;
LUT3 \core/n11348_s0  (
	.I0(reg_csr_set[14]),
	.I1(\core/reg_pc [14]),
	.I2(\core/n11331_4 ),
	.F(\core/n11348_3 )
);
defparam \core/n11348_s0 .INIT=8'hAC;
LUT3 \core/n11349_s0  (
	.I0(reg_csr_set[13]),
	.I1(\core/reg_pc [13]),
	.I2(\core/n11331_4 ),
	.F(\core/n11349_3 )
);
defparam \core/n11349_s0 .INIT=8'hAC;
LUT3 \core/n11350_s0  (
	.I0(reg_csr_set[12]),
	.I1(\core/reg_pc [12]),
	.I2(\core/n11331_4 ),
	.F(\core/n11350_3 )
);
defparam \core/n11350_s0 .INIT=8'hAC;
LUT3 \core/n11351_s0  (
	.I0(reg_csr_set[11]),
	.I1(\core/reg_pc [11]),
	.I2(\core/n11331_4 ),
	.F(\core/n11351_3 )
);
defparam \core/n11351_s0 .INIT=8'hAC;
LUT3 \core/n11352_s0  (
	.I0(reg_csr_set[10]),
	.I1(\core/reg_pc [10]),
	.I2(\core/n11331_4 ),
	.F(\core/n11352_3 )
);
defparam \core/n11352_s0 .INIT=8'hAC;
LUT3 \core/n11353_s0  (
	.I0(reg_csr_set[9]),
	.I1(\core/reg_pc [9]),
	.I2(\core/n11331_4 ),
	.F(\core/n11353_3 )
);
defparam \core/n11353_s0 .INIT=8'hAC;
LUT3 \core/n11354_s0  (
	.I0(reg_csr_set[8]),
	.I1(\core/reg_pc [8]),
	.I2(\core/n11331_4 ),
	.F(\core/n11354_3 )
);
defparam \core/n11354_s0 .INIT=8'hAC;
LUT3 \core/n11355_s0  (
	.I0(reg_csr_set[7]),
	.I1(\core/reg_pc [7]),
	.I2(\core/n11331_4 ),
	.F(\core/n11355_3 )
);
defparam \core/n11355_s0 .INIT=8'hAC;
LUT3 \core/n11356_s0  (
	.I0(reg_csr_set[6]),
	.I1(\core/reg_pc [6]),
	.I2(\core/n11331_4 ),
	.F(\core/n11356_3 )
);
defparam \core/n11356_s0 .INIT=8'hAC;
LUT3 \core/n11357_s0  (
	.I0(reg_csr_set[5]),
	.I1(\core/reg_pc [5]),
	.I2(\core/n11331_4 ),
	.F(\core/n11357_3 )
);
defparam \core/n11357_s0 .INIT=8'hAC;
LUT3 \core/n11358_s0  (
	.I0(reg_csr_set[4]),
	.I1(\core/reg_pc [4]),
	.I2(\core/n11331_4 ),
	.F(\core/n11358_3 )
);
defparam \core/n11358_s0 .INIT=8'hAC;
LUT3 \core/n11359_s0  (
	.I0(reg_csr_set[3]),
	.I1(\core/reg_pc [3]),
	.I2(\core/n11331_4 ),
	.F(\core/n11359_3 )
);
defparam \core/n11359_s0 .INIT=8'hAC;
LUT3 \core/n11360_s0  (
	.I0(reg_csr_set[2]),
	.I1(\core/reg_pc [2]),
	.I2(\core/n11331_4 ),
	.F(\core/n11360_3 )
);
defparam \core/n11360_s0 .INIT=8'hAC;
LUT3 \core/n11361_s0  (
	.I0(reg_csr_set[1]),
	.I1(\core/reg_pc [1]),
	.I2(\core/n11331_4 ),
	.F(\core/n11361_3 )
);
defparam \core/n11361_s0 .INIT=8'hAC;
LUT4 \core/n11448_s0  (
	.I0(\core/next_irq_pending [6]),
	.I1(\core/next_irq_pending [7]),
	.I2(\core/n11448_4 ),
	.I3(\core/n11448_5 ),
	.F(\core/n11448_3 )
);
defparam \core/n11448_s0 .INIT=16'hEFFF;
LUT4 \core/n11530_s0  (
	.I0(\core/n11530_4 ),
	.I1(\core/n11530_5 ),
	.I2(reg_csr_set[2]),
	.I3(\core/n11530_6 ),
	.F(\core/n11530_3 )
);
defparam \core/n11530_s0 .INIT=16'h7077;
LUT4 \core/n11531_s0  (
	.I0(\core/n11531_4 ),
	.I1(\core/n11531_5 ),
	.I2(reg_csr_set[1]),
	.I3(\core/n11530_6 ),
	.F(\core/n11531_3 )
);
defparam \core/n11531_s0 .INIT=16'hF077;
LUT3 \core/n11618_s1  (
	.I0(reg_csr_set[31]),
	.I1(\core/n11618_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11618_4 )
);
defparam \core/n11618_s1 .INIT=8'hA3;
LUT3 \core/n11619_s1  (
	.I0(reg_csr_set[30]),
	.I1(\core/n11619_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11619_4 )
);
defparam \core/n11619_s1 .INIT=8'hA3;
LUT3 \core/n11620_s1  (
	.I0(reg_csr_set[29]),
	.I1(\core/n11620_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11620_4 )
);
defparam \core/n11620_s1 .INIT=8'hA3;
LUT3 \core/n11621_s1  (
	.I0(reg_csr_set[28]),
	.I1(\core/n11621_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11621_4 )
);
defparam \core/n11621_s1 .INIT=8'hA3;
LUT3 \core/n11622_s1  (
	.I0(reg_csr_set[27]),
	.I1(\core/n11622_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11622_4 )
);
defparam \core/n11622_s1 .INIT=8'hA3;
LUT3 \core/n11623_s1  (
	.I0(reg_csr_set[26]),
	.I1(\core/n11623_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11623_4 )
);
defparam \core/n11623_s1 .INIT=8'hA3;
LUT3 \core/n11624_s1  (
	.I0(reg_csr_set[25]),
	.I1(\core/n11624_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11624_4 )
);
defparam \core/n11624_s1 .INIT=8'hA3;
LUT3 \core/n11625_s1  (
	.I0(reg_csr_set[24]),
	.I1(\core/n11625_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11625_4 )
);
defparam \core/n11625_s1 .INIT=8'hA3;
LUT3 \core/n11626_s1  (
	.I0(reg_csr_set[23]),
	.I1(\core/n11626_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11626_4 )
);
defparam \core/n11626_s1 .INIT=8'hA3;
LUT3 \core/n11627_s1  (
	.I0(reg_csr_set[22]),
	.I1(\core/n11627_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11627_4 )
);
defparam \core/n11627_s1 .INIT=8'hA3;
LUT3 \core/n11628_s1  (
	.I0(reg_csr_set[21]),
	.I1(\core/n11628_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11628_4 )
);
defparam \core/n11628_s1 .INIT=8'hA3;
LUT3 \core/n11629_s1  (
	.I0(reg_csr_set[20]),
	.I1(\core/n11629_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11629_4 )
);
defparam \core/n11629_s1 .INIT=8'hA3;
LUT3 \core/n11630_s1  (
	.I0(reg_csr_set[19]),
	.I1(\core/n11630_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11630_4 )
);
defparam \core/n11630_s1 .INIT=8'hA3;
LUT3 \core/n11631_s1  (
	.I0(reg_csr_set[18]),
	.I1(\core/n11631_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11631_4 )
);
defparam \core/n11631_s1 .INIT=8'hA3;
LUT3 \core/n11632_s1  (
	.I0(reg_csr_set[17]),
	.I1(\core/n11632_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11632_4 )
);
defparam \core/n11632_s1 .INIT=8'hA3;
LUT3 \core/n11633_s1  (
	.I0(reg_csr_set[16]),
	.I1(\core/n11633_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11633_4 )
);
defparam \core/n11633_s1 .INIT=8'hA3;
LUT3 \core/n11634_s1  (
	.I0(reg_csr_set[15]),
	.I1(\core/n11634_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11634_4 )
);
defparam \core/n11634_s1 .INIT=8'hA3;
LUT3 \core/n11635_s1  (
	.I0(reg_csr_set[14]),
	.I1(\core/n11635_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11635_4 )
);
defparam \core/n11635_s1 .INIT=8'hA3;
LUT3 \core/n11636_s1  (
	.I0(reg_csr_set[13]),
	.I1(\core/n11636_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11636_4 )
);
defparam \core/n11636_s1 .INIT=8'hA3;
LUT3 \core/n11637_s1  (
	.I0(reg_csr_set[12]),
	.I1(\core/n11637_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11637_4 )
);
defparam \core/n11637_s1 .INIT=8'hA3;
LUT3 \core/n11638_s1  (
	.I0(reg_csr_set[11]),
	.I1(\core/n11638_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11638_4 )
);
defparam \core/n11638_s1 .INIT=8'hA3;
LUT3 \core/n11639_s1  (
	.I0(reg_csr_set[10]),
	.I1(\core/n11639_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11639_4 )
);
defparam \core/n11639_s1 .INIT=8'hA3;
LUT3 \core/n11640_s1  (
	.I0(reg_csr_set[9]),
	.I1(\core/n11640_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11640_4 )
);
defparam \core/n11640_s1 .INIT=8'hA3;
LUT3 \core/n11641_s1  (
	.I0(reg_csr_set[8]),
	.I1(\core/n11641_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11641_4 )
);
defparam \core/n11641_s1 .INIT=8'hA3;
LUT3 \core/n11642_s1  (
	.I0(reg_csr_set[7]),
	.I1(\core/n11642_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11642_4 )
);
defparam \core/n11642_s1 .INIT=8'hA3;
LUT3 \core/n11643_s1  (
	.I0(reg_csr_set[6]),
	.I1(\core/n11643_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11643_4 )
);
defparam \core/n11643_s1 .INIT=8'hA3;
LUT3 \core/n11644_s1  (
	.I0(reg_csr_set[5]),
	.I1(\core/n11644_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11644_4 )
);
defparam \core/n11644_s1 .INIT=8'hA3;
LUT3 \core/n11645_s1  (
	.I0(reg_csr_set[4]),
	.I1(\core/n11645_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11645_4 )
);
defparam \core/n11645_s1 .INIT=8'hA3;
LUT3 \core/n11646_s1  (
	.I0(reg_csr_set[3]),
	.I1(\core/n11646_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11646_4 )
);
defparam \core/n11646_s1 .INIT=8'hA3;
LUT3 \core/n11647_s1  (
	.I0(reg_csr_set[2]),
	.I1(\core/n11647_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11647_4 )
);
defparam \core/n11647_s1 .INIT=8'hA3;
LUT3 \core/n11648_s1  (
	.I0(reg_csr_set[1]),
	.I1(\core/n11648_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11648_4 )
);
defparam \core/n11648_s1 .INIT=8'hA3;
LUT3 \core/n11649_s1  (
	.I0(reg_csr_set[0]),
	.I1(\core/n11649_5 ),
	.I2(\core/n11618_6 ),
	.F(\core/n11649_4 )
);
defparam \core/n11649_s1 .INIT=8'hA3;
LUT3 \core/decoded_rs_4_s0  (
	.I0(\core/decoded_rs2 [4]),
	.I1(\core/decoded_rs1 [4]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [4])
);
defparam \core/decoded_rs_4_s0 .INIT=8'hAC;
LUT3 \core/decoded_rs_3_s0  (
	.I0(\core/decoded_rs1 [3]),
	.I1(\core/decoded_rs2 [3]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [3])
);
defparam \core/decoded_rs_3_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_2_s0  (
	.I0(\core/decoded_rs1 [2]),
	.I1(\core/decoded_rs2 [2]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [2])
);
defparam \core/decoded_rs_2_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_1_s0  (
	.I0(\core/decoded_rs1 [1]),
	.I1(\core/decoded_rs2 [1]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [1])
);
defparam \core/decoded_rs_1_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_0_s0  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [0])
);
defparam \core/decoded_rs_0_s0 .INIT=8'hCA;
LUT4 \core/n12212_s0  (
	.I0(\core/n12212_4 ),
	.I1(\core/csr_cycle [24]),
	.I2(\core/n12212_5 ),
	.I3(\core/n12212_6 ),
	.F(\core/n12212_3 )
);
defparam \core/n12212_s0 .INIT=16'h8000;
LUT4 \core/n12380_s0  (
	.I0(\core/cpuregs_rs1 [31]),
	.I1(\core/n12380_4 ),
	.I2(\core/timer [31]),
	.I3(\core/n12380_5 ),
	.F(\core/n12380_3 )
);
defparam \core/n12380_s0 .INIT=16'hAA3C;
LUT4 \core/n12381_s0  (
	.I0(\core/cpuregs_rs1 [30]),
	.I1(\core/timer [30]),
	.I2(\core/n12381_6 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12381_3 )
);
defparam \core/n12381_s0 .INIT=16'hAA3C;
LUT4 \core/n12382_s0  (
	.I0(\core/cpuregs_rs1 [29]),
	.I1(\core/timer [29]),
	.I2(\core/n12382_4 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12382_3 )
);
defparam \core/n12382_s0 .INIT=16'hAA3C;
LUT4 \core/n12383_s0  (
	.I0(\core/cpuregs_rs1 [28]),
	.I1(\core/n12383_6 ),
	.I2(\core/timer [28]),
	.I3(\core/n12380_5 ),
	.F(\core/n12383_3 )
);
defparam \core/n12383_s0 .INIT=16'hAA3C;
LUT4 \core/n12384_s0  (
	.I0(\core/cpuregs_rs1 [27]),
	.I1(\core/n12384_4 ),
	.I2(\core/timer [27]),
	.I3(\core/n12380_5 ),
	.F(\core/n12384_3 )
);
defparam \core/n12384_s0 .INIT=16'hAA3C;
LUT4 \core/n12385_s0  (
	.I0(\core/cpuregs_rs1 [26]),
	.I1(\core/n12385_4 ),
	.I2(\core/timer [26]),
	.I3(\core/n12380_5 ),
	.F(\core/n12385_3 )
);
defparam \core/n12385_s0 .INIT=16'hAA3C;
LUT4 \core/n12386_s0  (
	.I0(\core/cpuregs_rs1 [25]),
	.I1(\core/timer [25]),
	.I2(\core/n12386_4 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12386_3 )
);
defparam \core/n12386_s0 .INIT=16'hAA3C;
LUT4 \core/n12387_s0  (
	.I0(\core/cpuregs_rs1 [24]),
	.I1(\core/n12387_4 ),
	.I2(\core/timer [24]),
	.I3(\core/n12380_5 ),
	.F(\core/n12387_3 )
);
defparam \core/n12387_s0 .INIT=16'hAA3C;
LUT4 \core/n12388_s0  (
	.I0(\core/cpuregs_rs1 [23]),
	.I1(\core/n12388_6 ),
	.I2(\core/timer [23]),
	.I3(\core/n12380_5 ),
	.F(\core/n12388_3 )
);
defparam \core/n12388_s0 .INIT=16'hAA3C;
LUT4 \core/n12389_s0  (
	.I0(\core/cpuregs_rs1 [22]),
	.I1(\core/n12389_4 ),
	.I2(\core/timer [22]),
	.I3(\core/n12380_5 ),
	.F(\core/n12389_3 )
);
defparam \core/n12389_s0 .INIT=16'hAA3C;
LUT4 \core/n12390_s0  (
	.I0(\core/cpuregs_rs1 [21]),
	.I1(\core/n12390_4 ),
	.I2(\core/timer [21]),
	.I3(\core/n12380_5 ),
	.F(\core/n12390_3 )
);
defparam \core/n12390_s0 .INIT=16'hAA3C;
LUT4 \core/n12391_s0  (
	.I0(\core/cpuregs_rs1 [20]),
	.I1(\core/n12391_6 ),
	.I2(\core/timer [20]),
	.I3(\core/n12380_5 ),
	.F(\core/n12391_3 )
);
defparam \core/n12391_s0 .INIT=16'hAA3C;
LUT4 \core/n12392_s0  (
	.I0(\core/cpuregs_rs1 [19]),
	.I1(\core/timer [19]),
	.I2(\core/n12392_7 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12392_3 )
);
defparam \core/n12392_s0 .INIT=16'hAA3C;
LUT4 \core/n12393_s0  (
	.I0(\core/cpuregs_rs1 [18]),
	.I1(\core/n12393_4 ),
	.I2(\core/timer [18]),
	.I3(\core/n12380_5 ),
	.F(\core/n12393_3 )
);
defparam \core/n12393_s0 .INIT=16'hAA3C;
LUT4 \core/n12394_s0  (
	.I0(\core/cpuregs_rs1 [17]),
	.I1(\core/timer [17]),
	.I2(\core/n12394_4 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12394_3 )
);
defparam \core/n12394_s0 .INIT=16'hAA3C;
LUT4 \core/n12396_s0  (
	.I0(\core/cpuregs_rs1 [15]),
	.I1(\core/n12396_6 ),
	.I2(\core/timer [15]),
	.I3(\core/n12380_5 ),
	.F(\core/n12396_3 )
);
defparam \core/n12396_s0 .INIT=16'hAA3C;
LUT4 \core/n12397_s0  (
	.I0(\core/cpuregs_rs1 [14]),
	.I1(\core/timer [14]),
	.I2(\core/n12397_4 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12397_3 )
);
defparam \core/n12397_s0 .INIT=16'hAA3C;
LUT4 \core/n12398_s0  (
	.I0(\core/cpuregs_rs1 [13]),
	.I1(\core/n12398_4 ),
	.I2(\core/timer [13]),
	.I3(\core/n12380_5 ),
	.F(\core/n12398_3 )
);
defparam \core/n12398_s0 .INIT=16'hAA3C;
LUT4 \core/n12399_s0  (
	.I0(\core/cpuregs_rs1 [12]),
	.I1(\core/n12399_4 ),
	.I2(\core/timer [12]),
	.I3(\core/n12380_5 ),
	.F(\core/n12399_3 )
);
defparam \core/n12399_s0 .INIT=16'hAA3C;
LUT4 \core/n12400_s0  (
	.I0(\core/cpuregs_rs1 [11]),
	.I1(\core/n12400_4 ),
	.I2(\core/timer [11]),
	.I3(\core/n12380_5 ),
	.F(\core/n12400_3 )
);
defparam \core/n12400_s0 .INIT=16'hAA3C;
LUT4 \core/n12401_s0  (
	.I0(\core/cpuregs_rs1 [10]),
	.I1(\core/timer [10]),
	.I2(\core/n12401_7 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12401_3 )
);
defparam \core/n12401_s0 .INIT=16'hAA3C;
LUT4 \core/n12402_s0  (
	.I0(\core/cpuregs_rs1 [9]),
	.I1(\core/n12402_4 ),
	.I2(\core/timer [9]),
	.I3(\core/n12380_5 ),
	.F(\core/n12402_3 )
);
defparam \core/n12402_s0 .INIT=16'hAA3C;
LUT4 \core/n12403_s0  (
	.I0(\core/cpuregs_rs1 [8]),
	.I1(\core/n12403_4 ),
	.I2(\core/timer [8]),
	.I3(\core/n12380_5 ),
	.F(\core/n12403_3 )
);
defparam \core/n12403_s0 .INIT=16'hAA3C;
LUT4 \core/n12404_s0  (
	.I0(\core/cpuregs_rs1 [7]),
	.I1(\core/n12404_6 ),
	.I2(\core/timer [7]),
	.I3(\core/n12380_5 ),
	.F(\core/n12404_3 )
);
defparam \core/n12404_s0 .INIT=16'hAA3C;
LUT4 \core/n12405_s0  (
	.I0(\core/cpuregs_rs1 [6]),
	.I1(\core/timer [6]),
	.I2(\core/n12405_4 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12405_3 )
);
defparam \core/n12405_s0 .INIT=16'hAA3C;
LUT4 \core/n12406_s0  (
	.I0(\core/cpuregs_rs1 [5]),
	.I1(\core/n12406_4 ),
	.I2(\core/timer [5]),
	.I3(\core/n12380_5 ),
	.F(\core/n12406_3 )
);
defparam \core/n12406_s0 .INIT=16'hAA3C;
LUT4 \core/n12407_s0  (
	.I0(\core/n12407_4 ),
	.I1(\core/timer [4]),
	.I2(\core/n12407_5 ),
	.I3(\core/n12380_5 ),
	.F(\core/n12407_3 )
);
defparam \core/n12407_s0 .INIT=16'hAA3C;
LUT4 \core/n12408_s0  (
	.I0(\core/cpuregs_rs1 [3]),
	.I1(\core/n12408_4 ),
	.I2(\core/timer [3]),
	.I3(\core/n12380_5 ),
	.F(\core/n12408_3 )
);
defparam \core/n12408_s0 .INIT=16'hAA3C;
LUT4 \core/n12409_s0  (
	.I0(\core/cpuregs_rs1 [2]),
	.I1(\core/n12409_4 ),
	.I2(\core/timer [2]),
	.I3(\core/n12380_5 ),
	.F(\core/n12409_3 )
);
defparam \core/n12409_s0 .INIT=16'hAA3C;
LUT4 \core/n12410_s0  (
	.I0(\core/n12410_4 ),
	.I1(\core/timer [1]),
	.I2(\core/timer [0]),
	.I3(\core/n12380_5 ),
	.F(\core/n12410_3 )
);
defparam \core/n12410_s0 .INIT=16'hAAC3;
LUT4 \core/n14982_s0  (
	.I0(\core/irq_mask [31]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [31]),
	.I3(GND),
	.F(\core/n14982_3 )
);
defparam \core/n14982_s0 .INIT=16'hBBB0;
LUT4 \core/n14983_s0  (
	.I0(\core/irq_mask [30]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [30]),
	.I3(GND),
	.F(\core/n14983_3 )
);
defparam \core/n14983_s0 .INIT=16'hBBB0;
LUT4 \core/n14984_s0  (
	.I0(\core/irq_mask [29]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [29]),
	.I3(GND),
	.F(\core/n14984_3 )
);
defparam \core/n14984_s0 .INIT=16'hBBB0;
LUT4 \core/n14985_s0  (
	.I0(\core/irq_mask [28]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [28]),
	.I3(GND),
	.F(\core/n14985_3 )
);
defparam \core/n14985_s0 .INIT=16'hBBB0;
LUT4 \core/n14986_s0  (
	.I0(\core/irq_mask [27]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [27]),
	.I3(GND),
	.F(\core/n14986_3 )
);
defparam \core/n14986_s0 .INIT=16'hBBB0;
LUT4 \core/n14987_s0  (
	.I0(\core/irq_mask [26]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [26]),
	.I3(GND),
	.F(\core/n14987_3 )
);
defparam \core/n14987_s0 .INIT=16'hBBB0;
LUT4 \core/n14988_s0  (
	.I0(\core/irq_mask [25]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [25]),
	.I3(GND),
	.F(\core/n14988_3 )
);
defparam \core/n14988_s0 .INIT=16'hBBB0;
LUT4 \core/n14989_s0  (
	.I0(\core/irq_mask [24]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [24]),
	.I3(GND),
	.F(\core/n14989_3 )
);
defparam \core/n14989_s0 .INIT=16'hBBB0;
LUT4 \core/n14990_s0  (
	.I0(\core/irq_mask [23]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [23]),
	.I3(GND),
	.F(\core/n14990_3 )
);
defparam \core/n14990_s0 .INIT=16'hBBB0;
LUT4 \core/n14991_s0  (
	.I0(\core/irq_mask [22]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [22]),
	.I3(GND),
	.F(\core/n14991_3 )
);
defparam \core/n14991_s0 .INIT=16'hBBB0;
LUT4 \core/n14992_s0  (
	.I0(\core/irq_mask [21]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [21]),
	.I3(GND),
	.F(\core/n14992_3 )
);
defparam \core/n14992_s0 .INIT=16'hBBB0;
LUT4 \core/n14993_s0  (
	.I0(\core/irq_mask [20]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [20]),
	.I3(GND),
	.F(\core/n14993_3 )
);
defparam \core/n14993_s0 .INIT=16'hBBB0;
LUT4 \core/n14994_s0  (
	.I0(\core/irq_mask [19]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [19]),
	.I3(GND),
	.F(\core/n14994_3 )
);
defparam \core/n14994_s0 .INIT=16'hBBB0;
LUT4 \core/n14995_s0  (
	.I0(\core/irq_mask [18]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [18]),
	.I3(GND),
	.F(\core/n14995_3 )
);
defparam \core/n14995_s0 .INIT=16'hBBB0;
LUT4 \core/n14996_s0  (
	.I0(\core/irq_mask [17]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [17]),
	.I3(GND),
	.F(\core/n14996_3 )
);
defparam \core/n14996_s0 .INIT=16'hBBB0;
LUT4 \core/n14997_s0  (
	.I0(\core/irq_mask [16]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [16]),
	.I3(GND),
	.F(\core/n14997_3 )
);
defparam \core/n14997_s0 .INIT=16'hBBB0;
LUT4 \core/n14998_s0  (
	.I0(\core/irq_mask [15]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [15]),
	.I3(GND),
	.F(\core/n14998_3 )
);
defparam \core/n14998_s0 .INIT=16'hBBB0;
LUT4 \core/n14999_s0  (
	.I0(\core/irq_mask [14]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [14]),
	.I3(GND),
	.F(\core/n14999_3 )
);
defparam \core/n14999_s0 .INIT=16'hBBB0;
LUT4 \core/n15000_s0  (
	.I0(\core/irq_mask [13]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [13]),
	.I3(GND),
	.F(\core/n15000_3 )
);
defparam \core/n15000_s0 .INIT=16'hBBB0;
LUT4 \core/n15001_s0  (
	.I0(\core/irq_mask [12]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [12]),
	.I3(GND),
	.F(\core/n15001_3 )
);
defparam \core/n15001_s0 .INIT=16'hBBB0;
LUT4 \core/n15002_s0  (
	.I0(\core/irq_mask [11]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [11]),
	.I3(GND),
	.F(\core/n15002_3 )
);
defparam \core/n15002_s0 .INIT=16'hBBB0;
LUT4 \core/n15003_s0  (
	.I0(\core/irq_mask [10]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [10]),
	.I3(GND),
	.F(\core/n15003_3 )
);
defparam \core/n15003_s0 .INIT=16'hBBB0;
LUT4 \core/n15004_s0  (
	.I0(\core/irq_mask [9]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [9]),
	.I3(GND),
	.F(\core/n15004_3 )
);
defparam \core/n15004_s0 .INIT=16'hBBB0;
LUT4 \core/n15005_s0  (
	.I0(\core/irq_mask [8]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [8]),
	.I3(GND),
	.F(\core/n15005_3 )
);
defparam \core/n15005_s0 .INIT=16'hBBB0;
LUT4 \core/n15006_s0  (
	.I0(\core/irq_mask [7]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [7]),
	.I3(GND),
	.F(\core/n15006_3 )
);
defparam \core/n15006_s0 .INIT=16'hBBB0;
LUT4 \core/n15007_s0  (
	.I0(\core/irq_mask [6]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [6]),
	.I3(GND),
	.F(\core/n15007_3 )
);
defparam \core/n15007_s0 .INIT=16'hBBB0;
LUT4 \core/n15015_s0  (
	.I0(\core/irq_mask [0]),
	.I1(\core/n14982_4 ),
	.I2(\core/next_irq_pending [0]),
	.I3(\core/n15015_4 ),
	.F(\core/n15015_3 )
);
defparam \core/n15015_s0 .INIT=16'hBBB0;
LUT3 \core/n12965_s0  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_dret ),
	.I2(\core/instr_jalr ),
	.F(\core/n12965_3 )
);
defparam \core/n12965_s0 .INIT=8'h01;
LUT3 \core/n13359_s1  (
	.I0(\core/n12558_9 ),
	.I1(\core/n13359_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13359_4 )
);
defparam \core/n13359_s1 .INIT=8'hCA;
LUT3 \core/n13360_s1  (
	.I0(\core/n12560_9 ),
	.I1(\core/n13360_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13360_4 )
);
defparam \core/n13360_s1 .INIT=8'hCA;
LUT3 \core/n13361_s1  (
	.I0(\core/n12562_9 ),
	.I1(\core/n13361_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13361_4 )
);
defparam \core/n13361_s1 .INIT=8'hCA;
LUT3 \core/n13362_s1  (
	.I0(\core/n12564_9 ),
	.I1(\core/n13362_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13362_4 )
);
defparam \core/n13362_s1 .INIT=8'hCA;
LUT3 \core/n13363_s1  (
	.I0(\core/n12566_9 ),
	.I1(\core/n13363_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13363_4 )
);
defparam \core/n13363_s1 .INIT=8'hCA;
LUT3 \core/n13364_s1  (
	.I0(\core/n12568_9 ),
	.I1(\core/n13364_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13364_4 )
);
defparam \core/n13364_s1 .INIT=8'hCA;
LUT3 \core/n13365_s1  (
	.I0(\core/n12570_9 ),
	.I1(\core/n13365_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13365_4 )
);
defparam \core/n13365_s1 .INIT=8'hCA;
LUT3 \core/n13366_s1  (
	.I0(\core/n12572_9 ),
	.I1(\core/n13366_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13366_4 )
);
defparam \core/n13366_s1 .INIT=8'hCA;
LUT3 \core/n13367_s1  (
	.I0(\core/n12574_9 ),
	.I1(\core/n13367_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13367_4 )
);
defparam \core/n13367_s1 .INIT=8'hCA;
LUT3 \core/n13368_s1  (
	.I0(\core/n12576_9 ),
	.I1(\core/n13368_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13368_4 )
);
defparam \core/n13368_s1 .INIT=8'hCA;
LUT3 \core/n13369_s1  (
	.I0(\core/n12578_9 ),
	.I1(\core/n13369_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13369_4 )
);
defparam \core/n13369_s1 .INIT=8'hCA;
LUT3 \core/n13370_s1  (
	.I0(\core/n12580_9 ),
	.I1(\core/n13370_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13370_4 )
);
defparam \core/n13370_s1 .INIT=8'hCA;
LUT3 \core/n13371_s1  (
	.I0(\core/n12582_9 ),
	.I1(\core/n13371_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13371_4 )
);
defparam \core/n13371_s1 .INIT=8'hCA;
LUT3 \core/n13372_s1  (
	.I0(\core/n12584_9 ),
	.I1(\core/n13372_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13372_4 )
);
defparam \core/n13372_s1 .INIT=8'hCA;
LUT3 \core/n13373_s1  (
	.I0(\core/n12586_9 ),
	.I1(\core/n13373_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13373_4 )
);
defparam \core/n13373_s1 .INIT=8'hCA;
LUT3 \core/n13374_s1  (
	.I0(\core/n12588_9 ),
	.I1(\core/n13374_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13374_4 )
);
defparam \core/n13374_s1 .INIT=8'hCA;
LUT3 \core/n13375_s1  (
	.I0(\core/n12590_9 ),
	.I1(\core/n13375_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13375_4 )
);
defparam \core/n13375_s1 .INIT=8'hCA;
LUT3 \core/n13376_s1  (
	.I0(\core/n12592_9 ),
	.I1(\core/n13376_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13376_4 )
);
defparam \core/n13376_s1 .INIT=8'hCA;
LUT3 \core/n13377_s1  (
	.I0(\core/n12594_9 ),
	.I1(\core/n13377_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13377_4 )
);
defparam \core/n13377_s1 .INIT=8'hCA;
LUT3 \core/n13378_s1  (
	.I0(\core/n12596_9 ),
	.I1(\core/n13378_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13378_4 )
);
defparam \core/n13378_s1 .INIT=8'hCA;
LUT3 \core/n13379_s1  (
	.I0(\core/n12598_9 ),
	.I1(\core/n13379_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13379_4 )
);
defparam \core/n13379_s1 .INIT=8'hCA;
LUT3 \core/n13380_s1  (
	.I0(\core/n12600_9 ),
	.I1(\core/n13380_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13380_4 )
);
defparam \core/n13380_s1 .INIT=8'hCA;
LUT3 \core/n13381_s1  (
	.I0(\core/n12602_9 ),
	.I1(\core/n13381_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13381_4 )
);
defparam \core/n13381_s1 .INIT=8'hCA;
LUT3 \core/n13382_s1  (
	.I0(\core/n12604_9 ),
	.I1(\core/n13382_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13382_4 )
);
defparam \core/n13382_s1 .INIT=8'hCA;
LUT3 \core/n13383_s1  (
	.I0(\core/n12606_9 ),
	.I1(\core/n13383_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13383_4 )
);
defparam \core/n13383_s1 .INIT=8'hCA;
LUT3 \core/n13384_s1  (
	.I0(\core/n12608_9 ),
	.I1(\core/n13384_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13384_4 )
);
defparam \core/n13384_s1 .INIT=8'hCA;
LUT3 \core/n13385_s1  (
	.I0(\core/n12610_9 ),
	.I1(\core/n13385_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13385_4 )
);
defparam \core/n13385_s1 .INIT=8'hCA;
LUT3 \core/n13386_s1  (
	.I0(\core/n12612_9 ),
	.I1(\core/n13386_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13386_4 )
);
defparam \core/n13386_s1 .INIT=8'hCA;
LUT3 \core/n13387_s1  (
	.I0(\core/n12614_9 ),
	.I1(\core/n13387_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13387_4 )
);
defparam \core/n13387_s1 .INIT=8'hCA;
LUT3 \core/n13388_s1  (
	.I0(\core/n12616_9 ),
	.I1(\core/n13388_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13388_4 )
);
defparam \core/n13388_s1 .INIT=8'hCA;
LUT3 \core/n13389_s1  (
	.I0(\core/n12618_9 ),
	.I1(\core/n13389_5 ),
	.I2(\core/n13359_6 ),
	.F(\core/n13389_4 )
);
defparam \core/n13389_s1 .INIT=8'hCA;
LUT2 \core/n14353_s0  (
	.I0(\core/instr_sll ),
	.I1(\core/instr_slli ),
	.F(\core/n14353_3 )
);
defparam \core/n14353_s0 .INIT=4'hE;
LUT2 \core/n23019_s0  (
	.I0(\core/instr_maskirq ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n23019_3 )
);
defparam \core/n23019_s0 .INIT=4'h8;
LUT2 \core/n23081_s0  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/n23081_4 ),
	.F(\core/n23081_3 )
);
defparam \core/n23081_s0 .INIT=4'h8;
LUT4 \core/n23285_s0  (
	.I0(\core/irq_active ),
	.I1(\core/irq_mask [2]),
	.I2(\core/n23285_10 ),
	.I3(\core/n23285_5 ),
	.F(\core/n23285_3 )
);
defparam \core/n23285_s0 .INIT=16'hEEE0;
LUT4 \core/n23253_s0  (
	.I0(\core/irq_mask [2]),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n23253_6 ),
	.I3(\core/n23285_5 ),
	.F(\core/n23253_3 )
);
defparam \core/n23253_s0 .INIT=16'hFF40;
LUT4 \core/mem_la_wdata_31_s5  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/mem_la_wdata_31_11 ),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [31])
);
defparam \core/mem_la_wdata_31_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_30_s5  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/mem_la_wdata_30_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [30])
);
defparam \core/mem_la_wdata_30_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_29_s5  (
	.I0(\core/reg_op2 [5]),
	.I1(\core/mem_la_wdata_29_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [29])
);
defparam \core/mem_la_wdata_29_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_28_s5  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/mem_la_wdata_28_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [28])
);
defparam \core/mem_la_wdata_28_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_27_s5  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/mem_la_wdata_27_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [27])
);
defparam \core/mem_la_wdata_27_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_26_s5  (
	.I0(\core/reg_op2 [2]),
	.I1(\core/mem_la_wdata_26_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [26])
);
defparam \core/mem_la_wdata_26_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_25_s5  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/mem_la_wdata_25_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [25])
);
defparam \core/mem_la_wdata_25_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_24_s5  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/mem_la_wdata_24_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [24])
);
defparam \core/mem_la_wdata_24_s5 .INIT=16'h0AC3;
LUT4 \core/mem_la_wdata_23_s4  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [23])
);
defparam \core/mem_la_wdata_23_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_22_s4  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [22])
);
defparam \core/mem_la_wdata_22_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_21_s4  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [21])
);
defparam \core/mem_la_wdata_21_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_20_s4  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [20])
);
defparam \core/mem_la_wdata_20_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_19_s4  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [19])
);
defparam \core/mem_la_wdata_19_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_18_s4  (
	.I0(\core/reg_op2 [18]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [18])
);
defparam \core/mem_la_wdata_18_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_17_s4  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [17])
);
defparam \core/mem_la_wdata_17_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_16_s4  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [16])
);
defparam \core/mem_la_wdata_16_s4 .INIT=16'h0CCA;
LUT2 \core/n5416_s1  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.F(\core/n5416_5 )
);
defparam \core/n5416_s1 .INIT=4'h7;
LUT3 \core/mem_la_secondword_s2  (
	.I0(\core/mem_state [1]),
	.I1(\core/mem_state [0]),
	.I2(\core/mem_xfer ),
	.F(\core/mem_la_secondword_6 )
);
defparam \core/mem_la_secondword_s2 .INIT=8'h40;
LUT3 \core/prefetched_high_word_s2  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_la_read ),
	.I2(\core/mem_la_secondword_6 ),
	.F(\core/prefetched_high_word_6 )
);
defparam \core/prefetched_high_word_s2 .INIT=8'h10;
LUT4 \core/n2528_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/n2306_5 ),
	.I3(\core/n2528_11 ),
	.F(\core/n2528_10 )
);
defparam \core/n2528_s6 .INIT=16'h0D00;
LUT4 \core/n5772_s3  (
	.I0(\core/n5772_7 ),
	.I1(\core/n5772_12 ),
	.I2(\core/n5772_14 ),
	.I3(\core/n5306_3 ),
	.F(\core/n5772_6 )
);
defparam \core/n5772_s3 .INIT=16'h4000;
LUT4 \core/n5767_s2  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5767_6 ),
	.I2(\core/n5306_3 ),
	.I3(\core/n5767_11 ),
	.F(\core/n5767_5 )
);
defparam \core/n5767_s2 .INIT=16'h4000;
LUT4 \core/wr_dcsr_ena_s2  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/wr_dcsr_ena_7 ),
	.I3(\core/wr_dcsr_ena_8 ),
	.F(\core/wr_dcsr_ena_6 )
);
defparam \core/wr_dcsr_ena_s2 .INIT=16'hEFFF;
LUT4 \core/n15894_s3  (
	.I0(\core/next_irq_pending [0]),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n11448_3 ),
	.I3(\core/n15894_13 ),
	.F(\core/n15894_7 )
);
defparam \core/n15894_s3 .INIT=16'h0100;
LUT3 \core/mem_16bit_buffer_15_s3  (
	.I0(\core/mem_16bit_buffer_15_8 ),
	.I1(\core/n2306_5 ),
	.I2(\core/mem_la_secondword_6 ),
	.F(\core/mem_16bit_buffer_15_7 )
);
defparam \core/mem_16bit_buffer_15_s3 .INIT=8'h10;
LUT4 \core/csr_mepc_31_s3  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/csr_mepc_31_9 ),
	.I2(\core/n11331_4 ),
	.I3(\core/csr_mepc_31_10 ),
	.F(\core/csr_mepc_31_8 )
);
defparam \core/csr_mepc_31_s3 .INIT=16'hF1FF;
LUT4 \core/csr_mcause_30_s3  (
	.I0(\core/csr_mcause_30_12 ),
	.I1(\core/n5306_4 ),
	.I2(\core/n11531_5 ),
	.I3(\core/csr_mcause_30_10 ),
	.F(\core/csr_mcause_0_7 )
);
defparam \core/csr_mcause_30_s3 .INIT=16'h8FFF;
LUT3 \core/csr_mtval_31_s3  (
	.I0(\core/csr_mtval_31_11 ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n11618_6 ),
	.F(\core/csr_mtval_31_8 )
);
defparam \core/csr_mtval_31_s3 .INIT=8'hFE;
LUT4 \core/timer_31_s3  (
	.I0(\core/timer [31]),
	.I1(\core/n12380_5 ),
	.I2(\core/n12382_4 ),
	.I3(\core/timer_31_9 ),
	.F(\core/timer_31_8 )
);
defparam \core/timer_31_s3 .INIT=16'hEFFF;
LUT2 \core/n14981_s6  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n14981_11 )
);
defparam \core/n14981_s6 .INIT=4'hE;
LUT4 \core/n15082_s11  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/n15086_18 ),
	.F(\core/n15082_15 )
);
defparam \core/n15082_s11 .INIT=16'hFFFE;
LUT2 \core/n15222_s15  (
	.I0(\core/cpu_state.cpu_state_stmem ),
	.I1(\core/n15082_15 ),
	.F(\core/n15222_19 )
);
defparam \core/n15222_s15 .INIT=4'hE;
LUT4 \core/reg_op1_31_s5  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(n624_5),
	.F(\core/reg_op1_31_9 )
);
defparam \core/reg_op1_31_s5 .INIT=16'h00EF;
LUT2 \core/n15011_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15011_16 )
);
defparam \core/n15011_s10 .INIT=4'hE;
LUT4 \core/n6160_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/n6160_10 ),
	.F(\core/n6160_9 )
);
defparam \core/n6160_s5 .INIT=16'hE0FF;
LUT4 \core/n6163_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [29]),
	.I3(\core/n6160_10 ),
	.F(\core/n6163_9 )
);
defparam \core/n6163_s5 .INIT=16'hE0FF;
LUT4 \core/n6166_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [28]),
	.I3(\core/n6160_10 ),
	.F(\core/n6166_9 )
);
defparam \core/n6166_s5 .INIT=16'hE0FF;
LUT4 \core/n6169_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [27]),
	.I3(\core/n6160_10 ),
	.F(\core/n6169_9 )
);
defparam \core/n6169_s5 .INIT=16'hE0FF;
LUT4 \core/n6172_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [26]),
	.I3(\core/n6160_10 ),
	.F(\core/n6172_9 )
);
defparam \core/n6172_s5 .INIT=16'hE0FF;
LUT4 \core/n6175_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [25]),
	.I3(\core/n6160_10 ),
	.F(\core/n6175_9 )
);
defparam \core/n6175_s5 .INIT=16'hE0FF;
LUT4 \core/n6178_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [24]),
	.I3(\core/n6160_10 ),
	.F(\core/n6178_9 )
);
defparam \core/n6178_s5 .INIT=16'hE0FF;
LUT4 \core/n6181_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [23]),
	.I3(\core/n6160_10 ),
	.F(\core/n6181_9 )
);
defparam \core/n6181_s5 .INIT=16'hE0FF;
LUT4 \core/n6184_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [22]),
	.I3(\core/n6160_10 ),
	.F(\core/n6184_9 )
);
defparam \core/n6184_s5 .INIT=16'hE0FF;
LUT4 \core/n6187_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [21]),
	.I3(\core/n6160_10 ),
	.F(\core/n6187_9 )
);
defparam \core/n6187_s5 .INIT=16'hE0FF;
LUT4 \core/n6190_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [20]),
	.I3(\core/n6160_10 ),
	.F(\core/n6190_9 )
);
defparam \core/n6190_s5 .INIT=16'hE0FF;
LUT4 \core/n6193_s5  (
	.I0(\core/decoded_imm_uj [19]),
	.I1(\core/instr_jal ),
	.I2(\core/n6193_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6193_9 )
);
defparam \core/n6193_s5 .INIT=16'hFFF8;
LUT4 \core/n6196_s5  (
	.I0(\core/decoded_imm_uj [18]),
	.I1(\core/instr_jal ),
	.I2(\core/n6196_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6196_9 )
);
defparam \core/n6196_s5 .INIT=16'hFFF8;
LUT4 \core/n6199_s5  (
	.I0(\core/decoded_imm_uj [17]),
	.I1(\core/instr_jal ),
	.I2(\core/n6199_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6199_9 )
);
defparam \core/n6199_s5 .INIT=16'hFFF8;
LUT4 \core/n6202_s5  (
	.I0(\core/decoded_imm_uj [16]),
	.I1(\core/instr_jal ),
	.I2(\core/n6202_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6202_9 )
);
defparam \core/n6202_s5 .INIT=16'hFFF8;
LUT4 \core/n6205_s5  (
	.I0(\core/decoded_imm_uj [15]),
	.I1(\core/instr_jal ),
	.I2(\core/n6205_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6205_9 )
);
defparam \core/n6205_s5 .INIT=16'hFFF8;
LUT4 \core/n6208_s5  (
	.I0(\core/decoded_imm_uj [14]),
	.I1(\core/instr_jal ),
	.I2(\core/n6208_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6208_9 )
);
defparam \core/n6208_s5 .INIT=16'hFFF8;
LUT4 \core/n6211_s5  (
	.I0(\core/decoded_imm_uj [13]),
	.I1(\core/instr_jal ),
	.I2(\core/n6211_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6211_9 )
);
defparam \core/n6211_s5 .INIT=16'hFFF8;
LUT4 \core/n6214_s5  (
	.I0(\core/decoded_imm_uj [12]),
	.I1(\core/instr_jal ),
	.I2(\core/n6214_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6214_9 )
);
defparam \core/n6214_s5 .INIT=16'hFFF8;
LUT4 \core/n6217_s5  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/n6217_10 ),
	.I2(\core/mem_rdata_q [31]),
	.I3(\core/n6217_11 ),
	.F(\core/n6217_9 )
);
defparam \core/n6217_s5 .INIT=16'hB0FF;
LUT3 \core/n6238_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/n6238_11 ),
	.F(\core/n6238_10 )
);
defparam \core/n6238_s6 .INIT=8'h4F;
LUT3 \core/n6241_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/n6241_11 ),
	.F(\core/n6241_10 )
);
defparam \core/n6241_s6 .INIT=8'h4F;
LUT3 \core/n6244_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/n6244_11 ),
	.F(\core/n6244_10 )
);
defparam \core/n6244_s6 .INIT=8'h4F;
LUT3 \core/n6247_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/n6247_11 ),
	.F(\core/n6247_10 )
);
defparam \core/n6247_s6 .INIT=8'h4F;
LUT3 \core/n6249_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/n6249_11 ),
	.F(\core/n6249_10 )
);
defparam \core/n6249_s6 .INIT=8'h4F;
LUT4 \core/alu_out_31_s7  (
	.I0(\core/alu_add_sub [31]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_31_12 ),
	.I3(\core/alu_out_31_13 ),
	.F(\core/alu_out [31])
);
defparam \core/alu_out_31_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_30_s7  (
	.I0(\core/alu_add_sub [30]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_30_12 ),
	.I3(\core/alu_out_30_13 ),
	.F(\core/alu_out [30])
);
defparam \core/alu_out_30_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_29_s7  (
	.I0(\core/alu_add_sub [29]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_29_12 ),
	.I3(\core/alu_out_29_13 ),
	.F(\core/alu_out [29])
);
defparam \core/alu_out_29_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_28_s7  (
	.I0(\core/alu_add_sub [28]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_28_12 ),
	.I3(\core/alu_out_28_13 ),
	.F(\core/alu_out [28])
);
defparam \core/alu_out_28_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_27_s7  (
	.I0(\core/alu_add_sub [27]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_27_12 ),
	.I3(\core/alu_out_27_13 ),
	.F(\core/alu_out [27])
);
defparam \core/alu_out_27_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_26_s7  (
	.I0(\core/alu_add_sub [26]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_26_12 ),
	.I3(\core/alu_out_26_13 ),
	.F(\core/alu_out [26])
);
defparam \core/alu_out_26_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_25_s7  (
	.I0(\core/alu_add_sub [25]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_25_12 ),
	.I3(\core/alu_out_25_13 ),
	.F(\core/alu_out [25])
);
defparam \core/alu_out_25_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_24_s7  (
	.I0(\core/alu_add_sub [24]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_24_12 ),
	.I3(\core/alu_out_24_13 ),
	.F(\core/alu_out [24])
);
defparam \core/alu_out_24_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_23_s7  (
	.I0(\core/alu_add_sub [23]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_23_12 ),
	.I3(\core/alu_out_23_13 ),
	.F(\core/alu_out [23])
);
defparam \core/alu_out_23_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_22_s7  (
	.I0(\core/alu_add_sub [22]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_22_12 ),
	.I3(\core/alu_out_22_13 ),
	.F(\core/alu_out [22])
);
defparam \core/alu_out_22_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_21_s7  (
	.I0(\core/alu_add_sub [21]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_21_12 ),
	.I3(\core/alu_out_21_13 ),
	.F(\core/alu_out [21])
);
defparam \core/alu_out_21_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_20_s7  (
	.I0(\core/alu_add_sub [20]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_20_12 ),
	.I3(\core/alu_out_20_13 ),
	.F(\core/alu_out [20])
);
defparam \core/alu_out_20_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_19_s7  (
	.I0(\core/alu_add_sub [19]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_19_12 ),
	.I3(\core/alu_out_19_13 ),
	.F(\core/alu_out [19])
);
defparam \core/alu_out_19_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_18_s7  (
	.I0(\core/alu_add_sub [18]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_18_12 ),
	.I3(\core/alu_out_18_13 ),
	.F(\core/alu_out [18])
);
defparam \core/alu_out_18_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_17_s7  (
	.I0(\core/alu_add_sub [17]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_17_12 ),
	.I3(\core/alu_out_17_13 ),
	.F(\core/alu_out [17])
);
defparam \core/alu_out_17_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_16_s7  (
	.I0(\core/alu_add_sub [16]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_16_12 ),
	.I3(\core/alu_out_16_13 ),
	.F(\core/alu_out [16])
);
defparam \core/alu_out_16_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_15_s7  (
	.I0(\core/alu_add_sub [15]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_15_12 ),
	.I3(\core/alu_out_15_13 ),
	.F(\core/alu_out [15])
);
defparam \core/alu_out_15_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_14_s7  (
	.I0(\core/alu_add_sub [14]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_14_12 ),
	.I3(\core/alu_out_14_13 ),
	.F(\core/alu_out [14])
);
defparam \core/alu_out_14_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_13_s7  (
	.I0(\core/alu_add_sub [13]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_13_12 ),
	.I3(\core/alu_out_13_13 ),
	.F(\core/alu_out [13])
);
defparam \core/alu_out_13_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_12_s7  (
	.I0(\core/alu_add_sub [12]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_12_12 ),
	.I3(\core/alu_out_12_13 ),
	.F(\core/alu_out [12])
);
defparam \core/alu_out_12_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_11_s7  (
	.I0(\core/alu_add_sub [11]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_11_12 ),
	.I3(\core/alu_out_11_13 ),
	.F(\core/alu_out [11])
);
defparam \core/alu_out_11_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_10_s7  (
	.I0(\core/alu_add_sub [10]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_10_12 ),
	.I3(\core/alu_out_10_13 ),
	.F(\core/alu_out [10])
);
defparam \core/alu_out_10_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_9_s7  (
	.I0(\core/alu_add_sub [9]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_9_12 ),
	.I3(\core/alu_out_9_13 ),
	.F(\core/alu_out [9])
);
defparam \core/alu_out_9_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_8_s7  (
	.I0(\core/alu_add_sub [8]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_8_12 ),
	.I3(\core/alu_out_8_13 ),
	.F(\core/alu_out [8])
);
defparam \core/alu_out_8_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_7_s7  (
	.I0(\core/alu_add_sub [7]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_7_12 ),
	.I3(\core/alu_out_7_13 ),
	.F(\core/alu_out [7])
);
defparam \core/alu_out_7_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_6_s7  (
	.I0(\core/alu_add_sub [6]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_6_12 ),
	.I3(\core/alu_out_6_13 ),
	.F(\core/alu_out [6])
);
defparam \core/alu_out_6_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_5_s7  (
	.I0(\core/alu_add_sub [5]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_5_12 ),
	.I3(\core/alu_out_5_13 ),
	.F(\core/alu_out [5])
);
defparam \core/alu_out_5_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_4_s7  (
	.I0(\core/alu_add_sub [4]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_4_12 ),
	.I3(\core/alu_out_4_13 ),
	.F(\core/alu_out [4])
);
defparam \core/alu_out_4_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_3_s7  (
	.I0(\core/alu_add_sub [3]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_3_12 ),
	.I3(\core/alu_out_3_13 ),
	.F(\core/alu_out [3])
);
defparam \core/alu_out_3_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_2_s7  (
	.I0(\core/alu_add_sub [2]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_2_12 ),
	.I3(\core/alu_out_2_13 ),
	.F(\core/alu_out [2])
);
defparam \core/alu_out_2_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_1_s7  (
	.I0(\core/alu_add_sub [1]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_1_12 ),
	.I3(\core/alu_out_1_13 ),
	.F(\core/alu_out [1])
);
defparam \core/alu_out_1_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_0_s7  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_compare ),
	.I2(\core/alu_out_0_13 ),
	.I3(\core/alu_out_0_14 ),
	.F(\core/alu_out [0])
);
defparam \core/alu_out_0_s7 .INIT=16'hF4FF;
LUT4 \core/cpuregs_wrdata_31_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_31_11 ),
	.I2(\core/cpuregs_wrdata_31_12 ),
	.I3(\core/cpuregs_wrdata_31_13 ),
	.F(\core/cpuregs_wrdata [31])
);
defparam \core/cpuregs_wrdata_31_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_30_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_30_10 ),
	.I2(\core/cpuregs_wrdata_30_11 ),
	.I3(\core/cpuregs_wrdata_30_12 ),
	.F(\core/cpuregs_wrdata [30])
);
defparam \core/cpuregs_wrdata_30_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_29_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_29_10 ),
	.I2(\core/cpuregs_wrdata_29_11 ),
	.I3(\core/cpuregs_wrdata_29_12 ),
	.F(\core/cpuregs_wrdata [29])
);
defparam \core/cpuregs_wrdata_29_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_28_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_28_10 ),
	.I2(\core/cpuregs_wrdata_28_11 ),
	.I3(\core/cpuregs_wrdata_28_12 ),
	.F(\core/cpuregs_wrdata [28])
);
defparam \core/cpuregs_wrdata_28_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_27_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_27_10 ),
	.I2(\core/cpuregs_wrdata_27_11 ),
	.I3(\core/cpuregs_wrdata_27_12 ),
	.F(\core/cpuregs_wrdata [27])
);
defparam \core/cpuregs_wrdata_27_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_26_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_26_10 ),
	.I2(\core/cpuregs_wrdata_26_11 ),
	.I3(\core/cpuregs_wrdata_26_12 ),
	.F(\core/cpuregs_wrdata [26])
);
defparam \core/cpuregs_wrdata_26_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_25_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_25_10 ),
	.I2(\core/cpuregs_wrdata_25_11 ),
	.I3(\core/cpuregs_wrdata_25_12 ),
	.F(\core/cpuregs_wrdata [25])
);
defparam \core/cpuregs_wrdata_25_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_24_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_24_10 ),
	.I2(\core/cpuregs_wrdata_24_11 ),
	.I3(\core/cpuregs_wrdata_24_12 ),
	.F(\core/cpuregs_wrdata [24])
);
defparam \core/cpuregs_wrdata_24_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_23_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_23_10 ),
	.I2(\core/cpuregs_wrdata_23_11 ),
	.I3(\core/cpuregs_wrdata_23_12 ),
	.F(\core/cpuregs_wrdata [23])
);
defparam \core/cpuregs_wrdata_23_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_22_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_22_10 ),
	.I2(\core/cpuregs_wrdata_22_11 ),
	.I3(\core/cpuregs_wrdata_22_12 ),
	.F(\core/cpuregs_wrdata [22])
);
defparam \core/cpuregs_wrdata_22_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_21_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_21_10 ),
	.I2(\core/cpuregs_wrdata_21_11 ),
	.I3(\core/cpuregs_wrdata_21_12 ),
	.F(\core/cpuregs_wrdata [21])
);
defparam \core/cpuregs_wrdata_21_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_20_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_20_10 ),
	.I2(\core/cpuregs_wrdata_20_11 ),
	.I3(\core/cpuregs_wrdata_20_12 ),
	.F(\core/cpuregs_wrdata [20])
);
defparam \core/cpuregs_wrdata_20_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_19_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_19_10 ),
	.I2(\core/cpuregs_wrdata_19_11 ),
	.I3(\core/cpuregs_wrdata_19_12 ),
	.F(\core/cpuregs_wrdata [19])
);
defparam \core/cpuregs_wrdata_19_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_18_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_18_10 ),
	.I2(\core/cpuregs_wrdata_18_11 ),
	.I3(\core/cpuregs_wrdata_18_12 ),
	.F(\core/cpuregs_wrdata [18])
);
defparam \core/cpuregs_wrdata_18_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_17_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_17_10 ),
	.I2(\core/cpuregs_wrdata_17_11 ),
	.I3(\core/cpuregs_wrdata_17_12 ),
	.F(\core/cpuregs_wrdata [17])
);
defparam \core/cpuregs_wrdata_17_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_16_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_16_10 ),
	.I2(\core/cpuregs_wrdata_16_11 ),
	.I3(\core/cpuregs_wrdata_16_12 ),
	.F(\core/cpuregs_wrdata [16])
);
defparam \core/cpuregs_wrdata_16_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_15_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_15_10 ),
	.I2(\core/cpuregs_wrdata_15_11 ),
	.I3(\core/cpuregs_wrdata_15_12 ),
	.F(\core/cpuregs_wrdata [15])
);
defparam \core/cpuregs_wrdata_15_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_14_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_14_10 ),
	.I2(\core/cpuregs_wrdata_14_11 ),
	.I3(\core/cpuregs_wrdata_14_12 ),
	.F(\core/cpuregs_wrdata [14])
);
defparam \core/cpuregs_wrdata_14_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_13_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_13_10 ),
	.I2(\core/cpuregs_wrdata_13_11 ),
	.I3(\core/cpuregs_wrdata_13_12 ),
	.F(\core/cpuregs_wrdata [13])
);
defparam \core/cpuregs_wrdata_13_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_12_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_12_10 ),
	.I2(\core/cpuregs_wrdata_12_11 ),
	.I3(\core/cpuregs_wrdata_12_12 ),
	.F(\core/cpuregs_wrdata [12])
);
defparam \core/cpuregs_wrdata_12_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_11_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_11_10 ),
	.I2(\core/cpuregs_wrdata_11_11 ),
	.I3(\core/cpuregs_wrdata_11_12 ),
	.F(\core/cpuregs_wrdata [11])
);
defparam \core/cpuregs_wrdata_11_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_10_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_10_10 ),
	.I2(\core/cpuregs_wrdata_10_11 ),
	.I3(\core/cpuregs_wrdata_10_12 ),
	.F(\core/cpuregs_wrdata [10])
);
defparam \core/cpuregs_wrdata_10_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_9_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_9_10 ),
	.I2(\core/cpuregs_wrdata_9_11 ),
	.I3(\core/cpuregs_wrdata_9_12 ),
	.F(\core/cpuregs_wrdata [9])
);
defparam \core/cpuregs_wrdata_9_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_8_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_8_10 ),
	.I2(\core/cpuregs_wrdata_8_11 ),
	.I3(\core/cpuregs_wrdata_8_12 ),
	.F(\core/cpuregs_wrdata [8])
);
defparam \core/cpuregs_wrdata_8_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_7_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_7_10 ),
	.I2(\core/cpuregs_wrdata_7_11 ),
	.I3(\core/cpuregs_wrdata_7_12 ),
	.F(\core/cpuregs_wrdata [7])
);
defparam \core/cpuregs_wrdata_7_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_6_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_6_10 ),
	.I2(\core/cpuregs_wrdata_6_11 ),
	.I3(\core/cpuregs_wrdata_6_12 ),
	.F(\core/cpuregs_wrdata [6])
);
defparam \core/cpuregs_wrdata_6_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_5_s5  (
	.I0(\core/cpuregs_wrdata_5_10 ),
	.I1(\core/n7386_1 ),
	.I2(\core/cpuregs_wrdata_5_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [5])
);
defparam \core/cpuregs_wrdata_5_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_4_s5  (
	.I0(\core/next_irq_pending [4]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpuregs_wrdata_4_10 ),
	.I3(\core/cpuregs_wrdata_4_11 ),
	.F(\core/cpuregs_wrdata [4])
);
defparam \core/cpuregs_wrdata_4_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_3_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_3_10 ),
	.I2(\core/cpuregs_wrdata_3_15 ),
	.I3(\core/cpuregs_wrdata_3_12 ),
	.F(\core/cpuregs_wrdata [3])
);
defparam \core/cpuregs_wrdata_3_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_2_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/cpuregs_wrdata_2_10 ),
	.I2(\core/cpuregs_wrdata_2_11 ),
	.I3(\core/cpuregs_wrdata_2_12 ),
	.F(\core/cpuregs_wrdata [2])
);
defparam \core/cpuregs_wrdata_2_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_1_s5  (
	.I0(\core/irq_pending [1]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpuregs_wrdata_1_10 ),
	.I3(\core/cpuregs_wrdata_1_11 ),
	.F(\core/cpuregs_wrdata [1])
);
defparam \core/cpuregs_wrdata_1_s5 .INIT=16'hF8FF;
LUT3 \core/n12558_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [31]),
	.I2(\core/n12558_11 ),
	.F(\core/n12558_9 )
);
defparam \core/n12558_s5 .INIT=8'h4F;
LUT3 \core/n12560_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/n12560_10 ),
	.F(\core/n12560_9 )
);
defparam \core/n12560_s5 .INIT=8'h4F;
LUT3 \core/n12562_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/n12562_10 ),
	.F(\core/n12562_9 )
);
defparam \core/n12562_s5 .INIT=8'h4F;
LUT4 \core/n12564_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/n12564_13 ),
	.I3(\core/n12564_11 ),
	.F(\core/n12564_9 )
);
defparam \core/n12564_s5 .INIT=16'hF4FF;
LUT3 \core/n12566_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/n12566_10 ),
	.F(\core/n12566_9 )
);
defparam \core/n12566_s5 .INIT=8'h4F;
LUT3 \core/n12568_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/n12568_10 ),
	.F(\core/n12568_9 )
);
defparam \core/n12568_s5 .INIT=8'h4F;
LUT3 \core/n12570_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/n12570_10 ),
	.F(\core/n12570_9 )
);
defparam \core/n12570_s5 .INIT=8'h4F;
LUT3 \core/n12572_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/n12572_10 ),
	.F(\core/n12572_9 )
);
defparam \core/n12572_s5 .INIT=8'h4F;
LUT3 \core/n12574_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/n12574_10 ),
	.F(\core/n12574_9 )
);
defparam \core/n12574_s5 .INIT=8'h4F;
LUT4 \core/n12576_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/n12564_13 ),
	.I3(\core/n12576_10 ),
	.F(\core/n12576_9 )
);
defparam \core/n12576_s5 .INIT=16'hF4FF;
LUT3 \core/n12578_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/n12578_10 ),
	.F(\core/n12578_9 )
);
defparam \core/n12578_s5 .INIT=8'h4F;
LUT3 \core/n12580_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/n12580_10 ),
	.F(\core/n12580_9 )
);
defparam \core/n12580_s5 .INIT=8'h4F;
LUT3 \core/n12582_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/n12582_10 ),
	.F(\core/n12582_9 )
);
defparam \core/n12582_s5 .INIT=8'h4F;
LUT3 \core/n12584_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/n12584_10 ),
	.F(\core/n12584_9 )
);
defparam \core/n12584_s5 .INIT=8'h4F;
LUT3 \core/n12586_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/n12586_10 ),
	.F(\core/n12586_9 )
);
defparam \core/n12586_s5 .INIT=8'h4F;
LUT3 \core/n12588_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/n12588_10 ),
	.F(\core/n12588_9 )
);
defparam \core/n12588_s5 .INIT=8'h4F;
LUT3 \core/n12590_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/n12590_10 ),
	.F(\core/n12590_9 )
);
defparam \core/n12590_s5 .INIT=8'h4F;
LUT3 \core/n12592_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/n12592_10 ),
	.F(\core/n12592_9 )
);
defparam \core/n12592_s5 .INIT=8'h4F;
LUT3 \core/n12594_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/n12594_10 ),
	.F(\core/n12594_9 )
);
defparam \core/n12594_s5 .INIT=8'h4F;
LUT3 \core/n12596_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/n12596_10 ),
	.F(\core/n12596_9 )
);
defparam \core/n12596_s5 .INIT=8'h4F;
LUT4 \core/n12598_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/n12598_13 ),
	.I3(\core/n12598_11 ),
	.F(\core/n12598_9 )
);
defparam \core/n12598_s5 .INIT=16'hF4FF;
LUT3 \core/n12600_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/n12600_10 ),
	.F(\core/n12600_9 )
);
defparam \core/n12600_s5 .INIT=8'h4F;
LUT3 \core/n12602_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/n12602_10 ),
	.F(\core/n12602_9 )
);
defparam \core/n12602_s5 .INIT=8'h4F;
LUT3 \core/n12604_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/n12604_10 ),
	.F(\core/n12604_9 )
);
defparam \core/n12604_s5 .INIT=8'h4F;
LUT3 \core/n12606_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/n12606_10 ),
	.F(\core/n12606_9 )
);
defparam \core/n12606_s5 .INIT=8'h4F;
LUT3 \core/n12608_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/n12608_10 ),
	.F(\core/n12608_9 )
);
defparam \core/n12608_s5 .INIT=8'h4F;
LUT3 \core/n12610_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [5]),
	.I2(\core/n12610_10 ),
	.F(\core/n12610_9 )
);
defparam \core/n12610_s5 .INIT=8'h4F;
LUT3 \core/n12612_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/n12612_10 ),
	.F(\core/n12612_9 )
);
defparam \core/n12612_s5 .INIT=8'h4F;
LUT3 \core/n12614_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/n12614_10 ),
	.F(\core/n12614_9 )
);
defparam \core/n12614_s5 .INIT=8'h4F;
LUT3 \core/n12616_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/n12616_10 ),
	.F(\core/n12616_9 )
);
defparam \core/n12616_s5 .INIT=8'h4F;
LUT3 \core/n12618_s5  (
	.I0(\core/n12558_10 ),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/n12618_10 ),
	.F(\core/n12618_9 )
);
defparam \core/n12618_s5 .INIT=8'h4F;
LUT3 \core/n15011_s11  (
	.I0(\core/n15011_21 ),
	.I1(\core/irq_pending [3]),
	.I2(\core/n15011_20 ),
	.F(\core/n15011_18 )
);
defparam \core/n15011_s11 .INIT=8'hF4;
LUT4 \core/n15120_s7  (
	.I0(\core/n15120_26 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15120_14 ),
	.F(\core/n15120_11 )
);
defparam \core/n15120_s7 .INIT=16'hB0FF;
LUT4 \core/n15121_s7  (
	.I0(\core/n15121_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15121_13 ),
	.F(\core/n15121_11 )
);
defparam \core/n15121_s7 .INIT=16'hB0FF;
LUT4 \core/n15122_s7  (
	.I0(\core/n15122_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15122_13 ),
	.F(\core/n15122_11 )
);
defparam \core/n15122_s7 .INIT=16'hB0FF;
LUT4 \core/n15123_s7  (
	.I0(\core/n15123_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15123_13 ),
	.F(\core/n15123_11 )
);
defparam \core/n15123_s7 .INIT=16'hB0FF;
LUT4 \core/n15124_s7  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/n15124_12 ),
	.I2(\core/n15124_13 ),
	.I3(\core/n15124_14 ),
	.F(\core/n15124_11 )
);
defparam \core/n15124_s7 .INIT=16'hF2FF;
LUT4 \core/n15125_s7  (
	.I0(\core/n15125_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15125_13 ),
	.F(\core/n15125_11 )
);
defparam \core/n15125_s7 .INIT=16'hB0FF;
LUT4 \core/n15126_s7  (
	.I0(\core/n15126_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15126_13 ),
	.F(\core/n15126_11 )
);
defparam \core/n15126_s7 .INIT=16'hB0FF;
LUT4 \core/n15127_s7  (
	.I0(\core/n15127_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15127_13 ),
	.F(\core/n15127_11 )
);
defparam \core/n15127_s7 .INIT=16'hB0FF;
LUT4 \core/n15128_s7  (
	.I0(\core/n15128_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15128_13 ),
	.F(\core/n15128_11 )
);
defparam \core/n15128_s7 .INIT=16'hB0FF;
LUT4 \core/n15129_s7  (
	.I0(\core/n15129_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15129_13 ),
	.F(\core/n15129_11 )
);
defparam \core/n15129_s7 .INIT=16'hB0FF;
LUT4 \core/n15130_s7  (
	.I0(\core/n15130_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15130_13 ),
	.F(\core/n15130_11 )
);
defparam \core/n15130_s7 .INIT=16'hB0FF;
LUT4 \core/n15131_s7  (
	.I0(\core/n15131_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15131_13 ),
	.F(\core/n15131_11 )
);
defparam \core/n15131_s7 .INIT=16'hB0FF;
LUT4 \core/n15132_s7  (
	.I0(\core/n15132_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15132_13 ),
	.F(\core/n15132_11 )
);
defparam \core/n15132_s7 .INIT=16'hB0FF;
LUT4 \core/n15133_s7  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/n15133_12 ),
	.I2(\core/n15133_13 ),
	.I3(\core/n15133_14 ),
	.F(\core/n15133_11 )
);
defparam \core/n15133_s7 .INIT=16'hF2FF;
LUT4 \core/n15134_s7  (
	.I0(\core/n15134_22 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15134_13 ),
	.F(\core/n15134_11 )
);
defparam \core/n15134_s7 .INIT=16'hB0FF;
LUT4 \core/n15135_s7  (
	.I0(\core/n15135_21 ),
	.I1(\core/n15120_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15135_13 ),
	.F(\core/n15135_11 )
);
defparam \core/n15135_s7 .INIT=16'hB0FF;
LUT4 \core/n15136_s7  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/n15136_12 ),
	.I2(\core/n15136_13 ),
	.I3(\core/n15136_14 ),
	.F(\core/n15136_11 )
);
defparam \core/n15136_s7 .INIT=16'hF2FF;
LUT4 \core/n15137_s7  (
	.I0(\core/n15137_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15137_14 ),
	.F(\core/n15137_11 )
);
defparam \core/n15137_s7 .INIT=16'hE0FF;
LUT4 \core/n15138_s7  (
	.I0(\core/n15138_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15138_13 ),
	.F(\core/n15138_11 )
);
defparam \core/n15138_s7 .INIT=16'hE0FF;
LUT4 \core/n15139_s7  (
	.I0(\core/n15139_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15139_13 ),
	.F(\core/n15139_11 )
);
defparam \core/n15139_s7 .INIT=16'hE0FF;
LUT4 \core/n15140_s7  (
	.I0(\core/n15140_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15140_13 ),
	.F(\core/n15140_11 )
);
defparam \core/n15140_s7 .INIT=16'hE0FF;
LUT4 \core/n15141_s7  (
	.I0(\core/n15141_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15141_13 ),
	.F(\core/n15141_11 )
);
defparam \core/n15141_s7 .INIT=16'hE0FF;
LUT4 \core/n15142_s7  (
	.I0(\core/n15142_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15142_13 ),
	.F(\core/n15142_11 )
);
defparam \core/n15142_s7 .INIT=16'hE0FF;
LUT4 \core/n15143_s7  (
	.I0(\core/n15143_12 ),
	.I1(\core/n15137_24 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15143_13 ),
	.F(\core/n15143_11 )
);
defparam \core/n15143_s7 .INIT=16'hE0FF;
LUT4 \core/n15144_s7  (
	.I0(\core/n15144_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15144_13 ),
	.I3(\core/n15144_14 ),
	.F(\core/n15144_11 )
);
defparam \core/n15144_s7 .INIT=16'hF4FF;
LUT4 \core/n15145_s7  (
	.I0(\core/n15145_12 ),
	.I1(\core/n15145_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15145_14 ),
	.F(\core/n15145_11 )
);
defparam \core/n15145_s7 .INIT=16'hB0FF;
LUT4 \core/n15146_s7  (
	.I0(\core/n15146_12 ),
	.I1(\core/n15146_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15146_14 ),
	.F(\core/n15146_11 )
);
defparam \core/n15146_s7 .INIT=16'hB0FF;
LUT4 \core/n15147_s7  (
	.I0(\core/n15147_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15147_13 ),
	.I3(\core/n15147_14 ),
	.F(\core/n15147_11 )
);
defparam \core/n15147_s7 .INIT=16'hF4FF;
LUT4 \core/n15148_s7  (
	.I0(\core/n15148_12 ),
	.I1(\core/n15148_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15148_14 ),
	.F(\core/n15148_11 )
);
defparam \core/n15148_s7 .INIT=16'hB0FF;
LUT4 \core/n15149_s7  (
	.I0(\core/n15149_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15149_13 ),
	.I3(\core/n15149_14 ),
	.F(\core/n15149_11 )
);
defparam \core/n15149_s7 .INIT=16'hF4FF;
LUT4 \core/n15150_s7  (
	.I0(\core/n15150_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15150_13 ),
	.I3(\core/n15150_14 ),
	.F(\core/n15150_11 )
);
defparam \core/n15150_s7 .INIT=16'hF4FF;
LUT4 \core/n15151_s7  (
	.I0(\core/n15151_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15151_13 ),
	.I3(\core/n15151_14 ),
	.F(\core/n15151_11 )
);
defparam \core/n15151_s7 .INIT=16'hF4FF;
LUT3 \core/n15451_s4  (
	.I0(\core/n12407_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15451_9 ),
	.F(\core/n15451_8 )
);
defparam \core/n15451_s4 .INIT=8'h8F;
LUT3 \core/n15452_s4  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15452_9 ),
	.F(\core/n15452_8 )
);
defparam \core/n15452_s4 .INIT=8'h8F;
LUT3 \core/n15453_s4  (
	.I0(\core/cpuregs_rs1 [2]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15453_9 ),
	.F(\core/n15453_8 )
);
defparam \core/n15453_s4 .INIT=8'h8F;
LUT4 \core/n15454_s4  (
	.I0(\core/n12410_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15454_9 ),
	.I3(\core/n15454_10 ),
	.F(\core/n15454_8 )
);
defparam \core/n15454_s4 .INIT=16'hFFF8;
LUT4 \core/n15455_s4  (
	.I0(\core/n15455_9 ),
	.I1(\core/reg_sh [0]),
	.I2(\core/n14352_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15455_8 )
);
defparam \core/n15455_s4 .INIT=16'hD755;
LUT4 \core/n15086_s8  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/instr_jalr ),
	.I2(\core/n15086_14 ),
	.I3(\core/n15086_15 ),
	.F(\core/n15086_13 )
);
defparam \core/n15086_s8 .INIT=16'hE0FF;
LUT4 \core/n15082_s12  (
	.I0(\core/n15894_7 ),
	.I1(\core/n15894_8 ),
	.I2(\core/n22885_5 ),
	.I3(\core/n15082_18 ),
	.F(\core/n15082_17 )
);
defparam \core/n15082_s12 .INIT=16'h40FF;
LUT4 \core/n15094_s7  (
	.I0(\core/latched_rd [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n23294_9 ),
	.I3(\core/n15094_12 ),
	.F(\core/n15094_11 )
);
defparam \core/n15094_s7 .INIT=16'hFCFA;
LUT4 \core/n15104_s11  (
	.I0(\core/decoded_rd [0]),
	.I1(\core/n23294_6 ),
	.I2(\core/irq_state [0]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15104_17 )
);
defparam \core/n15104_s11 .INIT=16'hF800;
LUT4 \core/n15222_s16  (
	.I0(\core/n15222_22 ),
	.I1(\core/n15222_29 ),
	.I2(\core/n15222_24 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15222_21 )
);
defparam \core/n15222_s16 .INIT=16'hFB0F;
LUT4 \core/n15223_s15  (
	.I0(\core/n15222_22 ),
	.I1(\core/n15223_25 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15223_21 ),
	.F(\core/n15223_19 )
);
defparam \core/n15223_s15 .INIT=16'hFFB0;
LUT4 \core/n15224_s15  (
	.I0(\core/n15224_29 ),
	.I1(\core/n15224_21 ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.I3(\core/n15224_22 ),
	.F(\core/n15224_19 )
);
defparam \core/n15224_s15 .INIT=16'hB0FF;
LUT4 \core/n15225_s15  (
	.I0(\core/n15225_20 ),
	.I1(\core/n15222_22 ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/n15225_21 ),
	.F(\core/n15225_19 )
);
defparam \core/n15225_s15 .INIT=16'hD0FF;
LUT4 \core/n15226_s15  (
	.I0(\core/n15226_20 ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/is_sb_sh_sw ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15226_19 )
);
defparam \core/n15226_s15 .INIT=16'hF444;
LUT4 \core/n15227_s15  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/n15227_20 ),
	.I2(\core/n15226_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15227_19 )
);
defparam \core/n15227_s15 .INIT=16'h8F88;
LUT4 \core/n15229_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/n15229_15 ),
	.I3(\core/n15229_16 ),
	.F(\core/n15229_13 )
);
defparam \core/n15229_s9 .INIT=16'hF4FF;
LUT4 \core/n15231_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [30]),
	.I2(\core/n15231_14 ),
	.I3(\core/n15231_15 ),
	.F(\core/n15231_13 )
);
defparam \core/n15231_s9 .INIT=16'hF4FF;
LUT4 \core/n15233_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/n15233_14 ),
	.I3(\core/n15233_15 ),
	.F(\core/n15233_13 )
);
defparam \core/n15233_s9 .INIT=16'hF4FF;
LUT4 \core/n15235_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/n15235_14 ),
	.I3(\core/n15235_15 ),
	.F(\core/n15235_13 )
);
defparam \core/n15235_s9 .INIT=16'hF4FF;
LUT4 \core/n15239_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/n15239_14 ),
	.I3(\core/n15239_15 ),
	.F(\core/n15239_13 )
);
defparam \core/n15239_s9 .INIT=16'hF4FF;
LUT4 \core/n15243_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/n15243_14 ),
	.I3(\core/n15243_15 ),
	.F(\core/n15243_13 )
);
defparam \core/n15243_s9 .INIT=16'hF4FF;
LUT4 \core/n15245_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/n15245_14 ),
	.I3(\core/n15245_15 ),
	.F(\core/n15245_13 )
);
defparam \core/n15245_s9 .INIT=16'hF4FF;
LUT4 \core/n15247_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/n15247_14 ),
	.I3(\core/n15247_15 ),
	.F(\core/n15247_13 )
);
defparam \core/n15247_s9 .INIT=16'hF4FF;
LUT4 \core/n15249_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/n15249_14 ),
	.I3(\core/n15249_15 ),
	.F(\core/n15249_13 )
);
defparam \core/n15249_s9 .INIT=16'hF4FF;
LUT4 \core/n15251_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/n15251_14 ),
	.I3(\core/n15251_15 ),
	.F(\core/n15251_13 )
);
defparam \core/n15251_s9 .INIT=16'hF4FF;
LUT4 \core/n15255_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/n15255_14 ),
	.I3(\core/n15255_15 ),
	.F(\core/n15255_13 )
);
defparam \core/n15255_s9 .INIT=16'hF4FF;
LUT4 \core/n15257_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/n15257_14 ),
	.I3(\core/n15257_15 ),
	.F(\core/n15257_13 )
);
defparam \core/n15257_s9 .INIT=16'hF4FF;
LUT4 \core/n15261_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/n15261_14 ),
	.I3(\core/n15261_15 ),
	.F(\core/n15261_13 )
);
defparam \core/n15261_s9 .INIT=16'hF4FF;
LUT4 \core/n15263_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/n15263_14 ),
	.I3(\core/n15263_15 ),
	.F(\core/n15263_13 )
);
defparam \core/n15263_s9 .INIT=16'hF4FF;
LUT4 \core/n15265_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/n15265_14 ),
	.I3(\core/n15265_15 ),
	.F(\core/n15265_13 )
);
defparam \core/n15265_s9 .INIT=16'hF4FF;
LUT4 \core/n15271_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/n15271_14 ),
	.I3(\core/n15271_15 ),
	.F(\core/n15271_13 )
);
defparam \core/n15271_s9 .INIT=16'hF4FF;
LUT4 \core/n15275_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/n15275_14 ),
	.I3(\core/n15275_15 ),
	.F(\core/n15275_13 )
);
defparam \core/n15275_s9 .INIT=16'hF4FF;
LUT4 \core/n15277_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/n15277_14 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/n15277_15 ),
	.F(\core/n15277_13 )
);
defparam \core/n15277_s9 .INIT=16'hD3FF;
LUT4 \core/n15281_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/n15281_14 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/n15281_15 ),
	.F(\core/n15281_13 )
);
defparam \core/n15281_s9 .INIT=16'hD3FF;
LUT4 \core/n15283_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/n15283_14 ),
	.I2(\core/reg_op1 [4]),
	.I3(\core/n15283_15 ),
	.F(\core/n15283_13 )
);
defparam \core/n15283_s9 .INIT=16'hD3FF;
LUT4 \core/n15285_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/n15285_14 ),
	.I3(\core/n15285_15 ),
	.F(\core/n15285_13 )
);
defparam \core/n15285_s9 .INIT=16'hF4FF;
LUT4 \core/n15287_s9  (
	.I0(\core/n15237_14 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/n15287_14 ),
	.I3(\core/n15287_15 ),
	.F(\core/n15287_13 )
);
defparam \core/n15287_s9 .INIT=16'hF4FF;
LUT4 \core/n15289_s9  (
	.I0(\core/n15237_14 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/n15289_14 ),
	.I3(\core/n15289_15 ),
	.F(\core/n15289_13 )
);
defparam \core/n15289_s9 .INIT=16'hF4FF;
LUT4 \core/n15291_s9  (
	.I0(\core/n15229_14 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/n15291_14 ),
	.I3(\core/n15291_15 ),
	.F(\core/n15291_13 )
);
defparam \core/n15291_s9 .INIT=16'hF4FF;
LUT3 \core/n14352_s15  (
	.I0(\core/reg_sh [2]),
	.I1(\core/reg_sh [3]),
	.I2(\core/reg_sh [4]),
	.F(\core/n14352_24 )
);
defparam \core/n14352_s15 .INIT=8'hFE;
LUT4 \core/n6157_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [31]),
	.I3(\core/n6160_10 ),
	.F(\core/n6157_10 )
);
defparam \core/n6157_s5 .INIT=16'hE0FF;
LUT4 \core/n6220_s5  (
	.I0(\core/decoded_imm_uj [10]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [30]),
	.F(\core/n6220_10 )
);
defparam \core/n6220_s5 .INIT=16'h8F88;
LUT4 \core/n6223_s5  (
	.I0(\core/decoded_imm_uj [9]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [29]),
	.F(\core/n6223_10 )
);
defparam \core/n6223_s5 .INIT=16'h8F88;
LUT4 \core/n6226_s5  (
	.I0(\core/decoded_imm_uj [8]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [28]),
	.F(\core/n6226_10 )
);
defparam \core/n6226_s5 .INIT=16'h8F88;
LUT4 \core/n6229_s5  (
	.I0(\core/decoded_imm_uj [7]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [27]),
	.F(\core/n6229_10 )
);
defparam \core/n6229_s5 .INIT=16'h8F88;
LUT4 \core/n6232_s5  (
	.I0(\core/decoded_imm_uj [6]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [26]),
	.F(\core/n6232_10 )
);
defparam \core/n6232_s5 .INIT=16'h8F88;
LUT4 \core/n6235_s5  (
	.I0(\core/decoded_imm_uj [5]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [25]),
	.F(\core/n6235_10 )
);
defparam \core/n6235_s5 .INIT=16'h8F88;
LUT4 \core/n14981_s7  (
	.I0(\core/n12564_13 ),
	.I1(\core/n14981_14 ),
	.I2(\core/irq_active ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n14981_13 )
);
defparam \core/n14981_s7 .INIT=16'hFAC0;
LUT4 \core/n14979_s6  (
	.I0(\core/n12598_13 ),
	.I1(\core/n14979_12 ),
	.I2(\core/dbg_active ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n14979_11 )
);
defparam \core/n14979_s6 .INIT=16'hFAC0;
LUT4 \core/n14943_s8  (
	.I0(\core/n14943_14 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n14943_15 ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n14943_13 )
);
defparam \core/n14943_s8 .INIT=16'h8F88;
LUT4 \core/n14945_s8  (
	.I0(\core/n14945_14 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n14945_15 ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n14945_13 )
);
defparam \core/n14945_s8 .INIT=16'hF888;
LUT4 \core/n15293_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [31]),
	.I2(\core/n15293_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15293_11 )
);
defparam \core/n15293_s6 .INIT=16'h8F88;
LUT4 \core/n15295_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [30]),
	.I2(\core/n15295_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15295_11 )
);
defparam \core/n15295_s6 .INIT=16'hF888;
LUT4 \core/n15297_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [29]),
	.I2(\core/n15297_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15297_11 )
);
defparam \core/n15297_s6 .INIT=16'hF888;
LUT4 \core/n15299_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [28]),
	.I2(\core/n15299_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15299_11 )
);
defparam \core/n15299_s6 .INIT=16'hF888;
LUT4 \core/n15301_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [27]),
	.I2(\core/n15301_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15301_11 )
);
defparam \core/n15301_s6 .INIT=16'hF888;
LUT4 \core/n15303_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [26]),
	.I2(\core/n15303_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15303_11 )
);
defparam \core/n15303_s6 .INIT=16'hF888;
LUT4 \core/n15305_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [25]),
	.I2(\core/n15305_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15305_11 )
);
defparam \core/n15305_s6 .INIT=16'hF888;
LUT4 \core/n15307_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [24]),
	.I2(\core/n15307_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15307_11 )
);
defparam \core/n15307_s6 .INIT=16'hF888;
LUT4 \core/n15309_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [23]),
	.I2(\core/n15309_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15309_11 )
);
defparam \core/n15309_s6 .INIT=16'hF888;
LUT4 \core/n15311_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [22]),
	.I2(\core/n15311_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15311_11 )
);
defparam \core/n15311_s6 .INIT=16'hF888;
LUT4 \core/n15313_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [21]),
	.I2(\core/n15313_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15313_11 )
);
defparam \core/n15313_s6 .INIT=16'hF888;
LUT4 \core/n15315_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [20]),
	.I2(\core/n15315_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15315_11 )
);
defparam \core/n15315_s6 .INIT=16'hF888;
LUT4 \core/n15317_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [19]),
	.I2(\core/n15317_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15317_11 )
);
defparam \core/n15317_s6 .INIT=16'hF888;
LUT4 \core/n15319_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [18]),
	.I2(\core/n15319_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15319_11 )
);
defparam \core/n15319_s6 .INIT=16'hF888;
LUT4 \core/n15321_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [17]),
	.I2(\core/n15321_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15321_11 )
);
defparam \core/n15321_s6 .INIT=16'hF888;
LUT4 \core/n15323_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [16]),
	.I2(\core/n15323_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15323_11 )
);
defparam \core/n15323_s6 .INIT=16'hF888;
LUT4 \core/n15325_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [15]),
	.I2(\core/n15325_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15325_11 )
);
defparam \core/n15325_s6 .INIT=16'hF888;
LUT4 \core/n15327_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [14]),
	.I2(\core/n15327_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15327_11 )
);
defparam \core/n15327_s6 .INIT=16'hF888;
LUT4 \core/n15329_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [13]),
	.I2(\core/n15329_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15329_11 )
);
defparam \core/n15329_s6 .INIT=16'hF888;
LUT4 \core/n15331_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [12]),
	.I2(\core/n15331_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15331_11 )
);
defparam \core/n15331_s6 .INIT=16'hF888;
LUT4 \core/n15333_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [11]),
	.I2(\core/n15333_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15333_11 )
);
defparam \core/n15333_s6 .INIT=16'hF888;
LUT4 \core/n15335_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [10]),
	.I2(\core/n15335_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15335_11 )
);
defparam \core/n15335_s6 .INIT=16'hF888;
LUT4 \core/n15337_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [9]),
	.I2(\core/n15337_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15337_11 )
);
defparam \core/n15337_s6 .INIT=16'hF888;
LUT4 \core/n15339_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [8]),
	.I2(\core/n15339_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15339_11 )
);
defparam \core/n15339_s6 .INIT=16'hF888;
LUT4 \core/n15341_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [7]),
	.I2(\core/n15341_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15341_11 )
);
defparam \core/n15341_s6 .INIT=16'hF888;
LUT4 \core/n15343_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [6]),
	.I2(\core/n15343_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15343_11 )
);
defparam \core/n15343_s6 .INIT=16'hF888;
LUT4 \core/n15345_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [5]),
	.I2(\core/n15345_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15345_11 )
);
defparam \core/n15345_s6 .INIT=16'hF888;
LUT4 \core/n15347_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [4]),
	.I2(\core/n15347_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15347_11 )
);
defparam \core/n15347_s6 .INIT=16'hF888;
LUT4 \core/n15349_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [3]),
	.I2(\core/n15349_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15349_11 )
);
defparam \core/n15349_s6 .INIT=16'hF888;
LUT4 \core/n15351_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [2]),
	.I2(\core/n15351_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15351_11 )
);
defparam \core/n15351_s6 .INIT=16'hF888;
LUT4 \core/n15353_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [1]),
	.I2(\core/n15353_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15353_11 )
);
defparam \core/n15353_s6 .INIT=16'hF888;
LUT4 \core/n15355_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [0]),
	.I2(\core/n15355_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15355_11 )
);
defparam \core/n15355_s6 .INIT=16'hF888;
LUT3 \core/n15457_s6  (
	.I0(\core/n15457_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15457_13 ),
	.F(\core/n15457_11 )
);
defparam \core/n15457_s6 .INIT=8'hF4;
LUT3 \core/n15459_s6  (
	.I0(\core/n15459_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15459_13 ),
	.F(\core/n15459_11 )
);
defparam \core/n15459_s6 .INIT=8'hF4;
LUT3 \core/n15461_s6  (
	.I0(\core/n15461_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15461_13 ),
	.F(\core/n15461_11 )
);
defparam \core/n15461_s6 .INIT=8'hF4;
LUT3 \core/n15463_s6  (
	.I0(\core/n15463_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15463_13 ),
	.F(\core/n15463_11 )
);
defparam \core/n15463_s6 .INIT=8'hF4;
LUT3 \core/n15465_s6  (
	.I0(\core/n15465_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15465_13 ),
	.F(\core/n15465_11 )
);
defparam \core/n15465_s6 .INIT=8'hF4;
LUT3 \core/n15467_s6  (
	.I0(\core/n15467_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15467_13 ),
	.F(\core/n15467_11 )
);
defparam \core/n15467_s6 .INIT=8'hF4;
LUT3 \core/n15469_s6  (
	.I0(\core/n15469_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15469_13 ),
	.F(\core/n15469_11 )
);
defparam \core/n15469_s6 .INIT=8'hF4;
LUT3 \core/n15471_s6  (
	.I0(\core/n15471_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15471_13 ),
	.F(\core/n15471_11 )
);
defparam \core/n15471_s6 .INIT=8'hF4;
LUT3 \core/n15473_s6  (
	.I0(\core/n15473_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15473_13 ),
	.F(\core/n15473_11 )
);
defparam \core/n15473_s6 .INIT=8'hF4;
LUT3 \core/n15475_s6  (
	.I0(\core/n15475_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15475_13 ),
	.F(\core/n15475_11 )
);
defparam \core/n15475_s6 .INIT=8'hF4;
LUT3 \core/n15477_s6  (
	.I0(\core/n15477_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15477_13 ),
	.F(\core/n15477_11 )
);
defparam \core/n15477_s6 .INIT=8'hF4;
LUT3 \core/n15479_s6  (
	.I0(\core/n15479_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15479_13 ),
	.F(\core/n15479_11 )
);
defparam \core/n15479_s6 .INIT=8'hF4;
LUT3 \core/n15481_s6  (
	.I0(\core/n15481_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15481_13 ),
	.F(\core/n15481_11 )
);
defparam \core/n15481_s6 .INIT=8'hF4;
LUT3 \core/n15483_s6  (
	.I0(\core/n15483_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15483_13 ),
	.F(\core/n15483_11 )
);
defparam \core/n15483_s6 .INIT=8'hF4;
LUT3 \core/n15485_s6  (
	.I0(\core/n15485_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15485_13 ),
	.F(\core/n15485_11 )
);
defparam \core/n15485_s6 .INIT=8'hF4;
LUT3 \core/n15487_s6  (
	.I0(\core/n15487_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15487_13 ),
	.F(\core/n15487_11 )
);
defparam \core/n15487_s6 .INIT=8'hF4;
LUT3 \core/n15489_s6  (
	.I0(\core/n15489_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15489_13 ),
	.F(\core/n15489_11 )
);
defparam \core/n15489_s6 .INIT=8'hF4;
LUT3 \core/n15491_s6  (
	.I0(\core/n15491_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15491_13 ),
	.F(\core/n15491_11 )
);
defparam \core/n15491_s6 .INIT=8'hF4;
LUT3 \core/n15493_s6  (
	.I0(\core/n15493_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15493_13 ),
	.F(\core/n15493_11 )
);
defparam \core/n15493_s6 .INIT=8'hF4;
LUT3 \core/n15495_s6  (
	.I0(\core/n15495_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15495_13 ),
	.F(\core/n15495_11 )
);
defparam \core/n15495_s6 .INIT=8'hF4;
LUT3 \core/n15497_s6  (
	.I0(\core/n15497_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15497_13 ),
	.F(\core/n15497_11 )
);
defparam \core/n15497_s6 .INIT=8'hF4;
LUT3 \core/n15499_s6  (
	.I0(\core/n15499_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15499_13 ),
	.F(\core/n15499_11 )
);
defparam \core/n15499_s6 .INIT=8'hF4;
LUT3 \core/n15501_s6  (
	.I0(\core/n15501_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15501_13 ),
	.F(\core/n15501_11 )
);
defparam \core/n15501_s6 .INIT=8'hF4;
LUT3 \core/n15503_s6  (
	.I0(\core/n15503_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15503_13 ),
	.F(\core/n15503_11 )
);
defparam \core/n15503_s6 .INIT=8'hF4;
LUT3 \core/n15505_s6  (
	.I0(\core/n15505_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15505_13 ),
	.F(\core/n15505_11 )
);
defparam \core/n15505_s6 .INIT=8'hF4;
LUT3 \core/n15507_s6  (
	.I0(\core/n15507_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15507_13 ),
	.F(\core/n15507_11 )
);
defparam \core/n15507_s6 .INIT=8'hF4;
LUT3 \core/n15509_s6  (
	.I0(\core/n15509_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15509_13 ),
	.F(\core/n15509_11 )
);
defparam \core/n15509_s6 .INIT=8'hF4;
LUT3 \core/n15511_s6  (
	.I0(\core/n15511_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15511_13 ),
	.F(\core/n15511_11 )
);
defparam \core/n15511_s6 .INIT=8'hF4;
LUT3 \core/n15513_s6  (
	.I0(\core/n15513_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15513_13 ),
	.F(\core/n15513_11 )
);
defparam \core/n15513_s6 .INIT=8'hF4;
LUT3 \core/n15515_s6  (
	.I0(\core/n15515_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15515_13 ),
	.F(\core/n15515_11 )
);
defparam \core/n15515_s6 .INIT=8'hF4;
LUT3 \core/n15517_s6  (
	.I0(\core/n15517_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15517_13 ),
	.F(\core/n15517_11 )
);
defparam \core/n15517_s6 .INIT=8'hF4;
LUT3 \core/n15519_s6  (
	.I0(\core/n15519_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15519_13 ),
	.F(\core/n15519_11 )
);
defparam \core/n15519_s6 .INIT=8'hF4;
LUT4 \core/n15011_s12  (
	.I0(\core/pcpi_timeout ),
	.I1(\core/n23081_3 ),
	.I2(\core/n15011_22 ),
	.I3(\core/n15011_23 ),
	.F(\core/n15011_20 )
);
defparam \core/n15011_s12 .INIT=16'hFF80;
LUT2 \core/n15014_s11  (
	.I0(\core/n15014_19 ),
	.I1(\core/n15014_20 ),
	.F(\core/n15014_18 )
);
defparam \core/n15014_s11 .INIT=4'hE;
LUT4 \core/mem_state_1_s5  (
	.I0(\core/mem_state_1_11 ),
	.I1(\core/mem_state_1_12 ),
	.I2(\core/mem_state_1_13 ),
	.I3(n624_5),
	.F(\core/mem_state_1_10 )
);
defparam \core/mem_state_1_s5 .INIT=16'hFF10;
LUT4 \core/mem_valid_s5  (
	.I0(\core/n1742_4 ),
	.I1(\core/trap ),
	.I2(n624_5),
	.I3(\core/mem_valid_11 ),
	.F(\core/mem_valid_10 )
);
defparam \core/mem_valid_s5 .INIT=16'hFFF4;
LUT3 \core/n2534_s5  (
	.I0(\core/mem_state [1]),
	.I1(\core/n2306_5 ),
	.I2(\core/n2534_10 ),
	.F(\core/n2534_9 )
);
defparam \core/n2534_s5 .INIT=8'h10;
LUT3 \core/n2533_s5  (
	.I0(\core/n2533_10 ),
	.I1(\core/mem_state [1]),
	.I2(\core/n2306_5 ),
	.F(\core/n2533_9 )
);
defparam \core/n2533_s5 .INIT=8'h01;
LUT3 \core/n2532_s5  (
	.I0(\core/n19519_6 ),
	.I1(\core/n2532_10 ),
	.I2(\core/n2306_5 ),
	.F(\core/n2532_9 )
);
defparam \core/n2532_s5 .INIT=8'h0E;
LUT4 \core/n15846_s1  (
	.I0(\core/n15846_6 ),
	.I1(\core/n15846_7 ),
	.I2(\core/n15846_8 ),
	.I3(\core/n16146_5 ),
	.F(\core/n15846_5 )
);
defparam \core/n15846_s1 .INIT=16'h00EF;
LUT2 \core/n11092_s2  (
	.I0(qout_r_136[0]),
	.I1(\core/next_irq_pending [4]),
	.F(\core/n11092_6 )
);
defparam \core/n11092_s2 .INIT=4'h4;
LUT4 \core/n15837_s1  (
	.I0(\core/n23081_3 ),
	.I1(\core/n15837_6 ),
	.I2(\core/cpu_state.cpu_state_trap ),
	.I3(n624_5),
	.F(\core/n15837_5 )
);
defparam \core/n15837_s1 .INIT=16'h00F8;
LUT4 \core/n16062_s1  (
	.I0(\core/mem_do_rdata ),
	.I1(n624_5),
	.I2(\core/n16062_6 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n16062_5 )
);
defparam \core/n16062_s1 .INIT=16'h0100;
LUT4 \core/n16060_s1  (
	.I0(\core/mem_do_wdata ),
	.I1(n624_5),
	.I2(\core/n16062_6 ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n16060_5 )
);
defparam \core/n16060_s1 .INIT=16'h0100;
LUT4 \core/n16059_s1  (
	.I0(n624_5),
	.I1(\core/alu_out_0_12 ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n16059_5 )
);
defparam \core/n16059_s1 .INIT=16'h1000;
LUT4 \core/cpuregs_rs1_0_s1  (
	.I0(\core/n11929_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_0_7 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [0])
);
defparam \core/cpuregs_rs1_0_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_2_s1  (
	.I0(\core/n11927_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_2_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [2])
);
defparam \core/cpuregs_rs1_2_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_3_s1  (
	.I0(\core/n11926_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_3_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [3])
);
defparam \core/cpuregs_rs1_3_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_5_s1  (
	.I0(\core/n11924_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_5_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [5])
);
defparam \core/cpuregs_rs1_5_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_6_s1  (
	.I0(\core/n11923_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_6_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [6])
);
defparam \core/cpuregs_rs1_6_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_7_s1  (
	.I0(\core/n11922_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_7_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [7])
);
defparam \core/cpuregs_rs1_7_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_8_s1  (
	.I0(\core/n11921_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_8_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [8])
);
defparam \core/cpuregs_rs1_8_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_9_s1  (
	.I0(\core/n11920_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_9_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [9])
);
defparam \core/cpuregs_rs1_9_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_10_s1  (
	.I0(\core/n11919_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_10_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [10])
);
defparam \core/cpuregs_rs1_10_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_11_s1  (
	.I0(\core/n11918_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_11_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [11])
);
defparam \core/cpuregs_rs1_11_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_12_s1  (
	.I0(\core/n11917_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_12_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [12])
);
defparam \core/cpuregs_rs1_12_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_13_s1  (
	.I0(\core/n11916_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_13_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [13])
);
defparam \core/cpuregs_rs1_13_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_14_s1  (
	.I0(\core/n11915_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_14_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [14])
);
defparam \core/cpuregs_rs1_14_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_15_s1  (
	.I0(\core/n11914_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_15_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [15])
);
defparam \core/cpuregs_rs1_15_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_16_s1  (
	.I0(\core/n11913_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_16_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [16])
);
defparam \core/cpuregs_rs1_16_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_17_s1  (
	.I0(\core/n11912_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_17_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [17])
);
defparam \core/cpuregs_rs1_17_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_18_s1  (
	.I0(\core/n11911_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_18_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [18])
);
defparam \core/cpuregs_rs1_18_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_19_s1  (
	.I0(\core/n11910_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_19_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [19])
);
defparam \core/cpuregs_rs1_19_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_20_s1  (
	.I0(\core/n11909_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_20_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [20])
);
defparam \core/cpuregs_rs1_20_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_21_s1  (
	.I0(\core/n11908_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_21_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [21])
);
defparam \core/cpuregs_rs1_21_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_22_s1  (
	.I0(\core/n11907_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_22_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [22])
);
defparam \core/cpuregs_rs1_22_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_23_s1  (
	.I0(\core/n11906_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_23_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [23])
);
defparam \core/cpuregs_rs1_23_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_24_s1  (
	.I0(\core/n11905_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_24_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [24])
);
defparam \core/cpuregs_rs1_24_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_25_s1  (
	.I0(\core/n11904_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_25_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [25])
);
defparam \core/cpuregs_rs1_25_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_26_s1  (
	.I0(\core/n11903_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_26_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [26])
);
defparam \core/cpuregs_rs1_26_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_27_s1  (
	.I0(\core/n11902_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_27_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [27])
);
defparam \core/cpuregs_rs1_27_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_28_s1  (
	.I0(\core/n11901_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_28_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [28])
);
defparam \core/cpuregs_rs1_28_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_29_s1  (
	.I0(\core/n11900_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_29_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [29])
);
defparam \core/cpuregs_rs1_29_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_30_s1  (
	.I0(\core/n11899_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_30_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [30])
);
defparam \core/cpuregs_rs1_30_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_31_s1  (
	.I0(\core/n11898_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_31_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [31])
);
defparam \core/cpuregs_rs1_31_s1 .INIT=16'h00F8;
LUT2 \core/n11493_s1  (
	.I0(reg_csr_set[3]),
	.I1(\core/n11530_6 ),
	.F(\core/n11493_5 )
);
defparam \core/n11493_s1 .INIT=4'h8;
LUT2 \core/n11490_s1  (
	.I0(reg_csr_set[5]),
	.I1(\core/n11530_6 ),
	.F(\core/n11490_5 )
);
defparam \core/n11490_s1 .INIT=4'h8;
LUT2 \core/n11489_s1  (
	.I0(reg_csr_set[6]),
	.I1(\core/n11530_6 ),
	.F(\core/n11489_5 )
);
defparam \core/n11489_s1 .INIT=4'h8;
LUT2 \core/n11488_s1  (
	.I0(reg_csr_set[7]),
	.I1(\core/n11530_6 ),
	.F(\core/n11488_5 )
);
defparam \core/n11488_s1 .INIT=4'h8;
LUT2 \core/n11487_s1  (
	.I0(reg_csr_set[8]),
	.I1(\core/n11530_6 ),
	.F(\core/n11487_5 )
);
defparam \core/n11487_s1 .INIT=4'h8;
LUT2 \core/n11486_s1  (
	.I0(reg_csr_set[9]),
	.I1(\core/n11530_6 ),
	.F(\core/n11486_5 )
);
defparam \core/n11486_s1 .INIT=4'h8;
LUT2 \core/n11485_s1  (
	.I0(reg_csr_set[10]),
	.I1(\core/n11530_6 ),
	.F(\core/n11485_5 )
);
defparam \core/n11485_s1 .INIT=4'h8;
LUT2 \core/n11484_s1  (
	.I0(reg_csr_set[11]),
	.I1(\core/n11530_6 ),
	.F(\core/n11484_5 )
);
defparam \core/n11484_s1 .INIT=4'h8;
LUT2 \core/n11483_s1  (
	.I0(reg_csr_set[12]),
	.I1(\core/n11530_6 ),
	.F(\core/n11483_5 )
);
defparam \core/n11483_s1 .INIT=4'h8;
LUT2 \core/n11482_s1  (
	.I0(reg_csr_set[13]),
	.I1(\core/n11530_6 ),
	.F(\core/n11482_5 )
);
defparam \core/n11482_s1 .INIT=4'h8;
LUT2 \core/n11481_s1  (
	.I0(reg_csr_set[14]),
	.I1(\core/n11530_6 ),
	.F(\core/n11481_5 )
);
defparam \core/n11481_s1 .INIT=4'h8;
LUT2 \core/n11480_s1  (
	.I0(reg_csr_set[15]),
	.I1(\core/n11530_6 ),
	.F(\core/n11480_5 )
);
defparam \core/n11480_s1 .INIT=4'h8;
LUT2 \core/n11479_s1  (
	.I0(reg_csr_set[16]),
	.I1(\core/n11530_6 ),
	.F(\core/n11479_5 )
);
defparam \core/n11479_s1 .INIT=4'h8;
LUT2 \core/n11478_s1  (
	.I0(reg_csr_set[17]),
	.I1(\core/n11530_6 ),
	.F(\core/n11478_5 )
);
defparam \core/n11478_s1 .INIT=4'h8;
LUT2 \core/n11477_s1  (
	.I0(reg_csr_set[18]),
	.I1(\core/n11530_6 ),
	.F(\core/n11477_5 )
);
defparam \core/n11477_s1 .INIT=4'h8;
LUT2 \core/n11476_s1  (
	.I0(reg_csr_set[19]),
	.I1(\core/n11530_6 ),
	.F(\core/n11476_5 )
);
defparam \core/n11476_s1 .INIT=4'h8;
LUT2 \core/n11475_s1  (
	.I0(reg_csr_set[20]),
	.I1(\core/n11530_6 ),
	.F(\core/n11475_5 )
);
defparam \core/n11475_s1 .INIT=4'h8;
LUT2 \core/n11474_s1  (
	.I0(reg_csr_set[21]),
	.I1(\core/n11530_6 ),
	.F(\core/n11474_5 )
);
defparam \core/n11474_s1 .INIT=4'h8;
LUT2 \core/n11473_s1  (
	.I0(reg_csr_set[22]),
	.I1(\core/n11530_6 ),
	.F(\core/n11473_5 )
);
defparam \core/n11473_s1 .INIT=4'h8;
LUT2 \core/n11472_s1  (
	.I0(reg_csr_set[23]),
	.I1(\core/n11530_6 ),
	.F(\core/n11472_5 )
);
defparam \core/n11472_s1 .INIT=4'h8;
LUT2 \core/n11471_s1  (
	.I0(reg_csr_set[24]),
	.I1(\core/n11530_6 ),
	.F(\core/n11471_5 )
);
defparam \core/n11471_s1 .INIT=4'h8;
LUT2 \core/n11470_s1  (
	.I0(reg_csr_set[25]),
	.I1(\core/n11530_6 ),
	.F(\core/n11470_5 )
);
defparam \core/n11470_s1 .INIT=4'h8;
LUT2 \core/n11469_s1  (
	.I0(reg_csr_set[26]),
	.I1(\core/n11530_6 ),
	.F(\core/n11469_5 )
);
defparam \core/n11469_s1 .INIT=4'h8;
LUT2 \core/n11468_s1  (
	.I0(reg_csr_set[27]),
	.I1(\core/n11530_6 ),
	.F(\core/n11468_5 )
);
defparam \core/n11468_s1 .INIT=4'h8;
LUT2 \core/n11467_s1  (
	.I0(reg_csr_set[28]),
	.I1(\core/n11530_6 ),
	.F(\core/n11467_5 )
);
defparam \core/n11467_s1 .INIT=4'h8;
LUT2 \core/n11466_s1  (
	.I0(reg_csr_set[29]),
	.I1(\core/n11530_6 ),
	.F(\core/n11466_5 )
);
defparam \core/n11466_s1 .INIT=4'h8;
LUT2 \core/n11465_s1  (
	.I0(reg_csr_set[30]),
	.I1(\core/n11530_6 ),
	.F(\core/n11465_5 )
);
defparam \core/n11465_s1 .INIT=4'h8;
LUT3 \core/csrregs_write_s1  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/csrregs_write )
);
defparam \core/csrregs_write_s1 .INIT=8'hE0;
LUT4 \core/n5768_s2  (
	.I0(\core/n5312_7 ),
	.I1(\core/n5376_16 ),
	.I2(\core/n5768_7 ),
	.I3(\core/n5768_8 ),
	.F(\core/n5768_6 )
);
defparam \core/n5768_s2 .INIT=16'h8F88;
LUT4 \core/n5770_s2  (
	.I0(\core/n5324_8 ),
	.I1(\core/n5376_16 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n1952_9 ),
	.F(\core/n5770_6 )
);
defparam \core/n5770_s2 .INIT=16'hF888;
LUT4 \core/n15838_s1  (
	.I0(\core/n15838_6 ),
	.I1(\core/n15559_12 ),
	.I2(\core/n15838_7 ),
	.I3(\core/n15838_8 ),
	.F(\core/n15838_5 )
);
defparam \core/n15838_s1 .INIT=16'hFEFF;
LUT2 \core/n5408_s1  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/n5346_4 ),
	.F(\core/n5408_5 )
);
defparam \core/n5408_s1 .INIT=4'h4;
LUT3 \core/n11492_s9  (
	.I0(\core/n11492_18 ),
	.I1(reg_csr_set[4]),
	.I2(\core/n11530_6 ),
	.F(\core/n11492_15 )
);
defparam \core/n11492_s9 .INIT=8'hCA;
LUT4 \core/n11500_s9  (
	.I0(\core/n11492_18 ),
	.I1(\core/n11500_16 ),
	.I2(reg_csr_set[0]),
	.I3(\core/n11530_6 ),
	.F(\core/n11500_15 )
);
defparam \core/n11500_s9 .INIT=16'hF0EE;
LUT3 \core/latched_stalu_s4  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_stalu_9 )
);
defparam \core/latched_stalu_s4 .INIT=8'h3A;
LUT4 \core/latched_is_lu_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/n16062_6 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/latched_is_lu_9 )
);
defparam \core/latched_is_lu_s4 .INIT=16'h11F0;
LUT2 \core/n14887_s1  (
	.I0(\core/instr_lb ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n14887_5 )
);
defparam \core/n14887_s1 .INIT=4'h8;
LUT2 \core/n14886_s1  (
	.I0(\core/instr_lh ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n14886_5 )
);
defparam \core/n14886_s1 .INIT=4'h8;
LUT2 \core/n14885_s1  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/is_lbu_lhu_lw ),
	.F(\core/n14885_5 )
);
defparam \core/n14885_s1 .INIT=4'h8;
LUT2 \core/mem_la_firstword_s1  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.F(\core/mem_la_firstword_4 )
);
defparam \core/mem_la_firstword_s1 .INIT=4'h1;
LUT4 \core/mem_la_firstword_s2  (
	.I0(\core/reg_out [1]),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_firstword_5 )
);
defparam \core/mem_la_firstword_s2 .INIT=16'h5333;
LUT4 \core/mem_xfer_s1  (
	.I0(mem_xfer_7),
	.I1(mem_rdata_24_14),
	.I2(\core/mem_xfer_8 ),
	.I3(mem_valid),
	.F(\core/mem_xfer_4 )
);
defparam \core/mem_xfer_s1 .INIT=16'h8F00;
LUT4 \core/mem_xfer_s2  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_la_firstword_5 ),
	.I2(\core/n7354_4 ),
	.I3(\core/mem_xfer_9 ),
	.F(\core/mem_xfer_5 )
);
defparam \core/mem_xfer_s2 .INIT=16'h2000;
LUT4 \core/mem_xfer_s3  (
	.I0(\core/mem_xfer_10 ),
	.I1(mem_xfer_11),
	.I2(mem_xfer_12),
	.I3(\core/mem_xfer_13 ),
	.F(\core/mem_xfer_6 )
);
defparam \core/mem_xfer_s3 .INIT=16'h4000;
LUT4 \core/mem_la_read_s1  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_la_firstword_xfer ),
	.I3(\core/mem_la_read_5 ),
	.F(\core/mem_la_read_4 )
);
defparam \core/mem_la_read_s1 .INIT=16'h00EF;
LUT4 \core/mem_rdata_latched_31_s1  (
	.I0(mem_rdata_16_5),
	.I1(\core/mem_rdata_latched_31_6 ),
	.I2(\core/mem_rdata_latched_31_7 ),
	.I3(\core/mem_rdata_latched_31_8 ),
	.F(\core/mem_rdata_latched_31_4 )
);
defparam \core/mem_rdata_latched_31_s1 .INIT=16'h8F00;
LUT4 \core/mem_rdata_latched_31_s2  (
	.I0(\core/mem_rdata_q [15]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_31_5 )
);
defparam \core/mem_rdata_latched_31_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_30_s1  (
	.I0(\core/mem_rdata_latched_30_6 ),
	.I1(\core/mem_rdata_latched_30_7 ),
	.I2(\core/mem_rdata_latched_30_19 ),
	.I3(mem_rdata_22_4),
	.F(\core/mem_rdata_latched_30_4 )
);
defparam \core/mem_rdata_latched_30_s1 .INIT=16'h0307;
LUT4 \core/mem_rdata_latched_30_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_30_5 )
);
defparam \core/mem_rdata_latched_30_s2 .INIT=16'hF503;
LUT4 \core/mem_rdata_latched_29_s1  (
	.I0(\core/mem_rdata_latched_29_5 ),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_29_4 )
);
defparam \core/mem_rdata_latched_29_s1 .INIT=16'hAFC0;
LUT4 \core/mem_rdata_latched_28_s1  (
	.I0(\core/mem_rdata_latched_28_5 ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_28_4 )
);
defparam \core/mem_rdata_latched_28_s1 .INIT=16'h5F30;
LUT2 \core/mem_rdata_latched_27_s1  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(\core/mem_rdata_latched_27_7 ),
	.F(\core/mem_rdata_latched_27_4 )
);
defparam \core/mem_rdata_latched_27_s1 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_27_s2  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_27_5 )
);
defparam \core/mem_rdata_latched_27_s2 .INIT=16'hF503;
LUT4 \core/mem_rdata_latched_26_s1  (
	.I0(\core/mem_rdata_q [10]),
	.I1(\core/mem_rdata_q [26]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_26_4 )
);
defparam \core/mem_rdata_latched_26_s1 .INIT=16'hF503;
LUT4 \core/mem_rdata_latched_26_s2  (
	.I0(\core/mem_xfer_6 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_26_6 ),
	.F(\core/mem_rdata_latched_26_5 )
);
defparam \core/mem_rdata_latched_26_s2 .INIT=16'hE000;
LUT2 \core/mem_rdata_latched_25_s1  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_25_7 ),
	.F(\core/mem_rdata_latched_25_4 )
);
defparam \core/mem_rdata_latched_25_s1 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_25_s2  (
	.I0(\core/mem_la_secondword ),
	.I1(mem_rdata_25_4),
	.I2(mem_rdata_25_5),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_25_5 )
);
defparam \core/mem_rdata_latched_25_s2 .INIT=16'h1000;
LUT4 \core/mem_rdata_latched_25_s3  (
	.I0(\core/mem_rdata_q [9]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_25_6 )
);
defparam \core/mem_rdata_latched_25_s3 .INIT=16'hF5C3;
LUT4 \core/mem_rdata_latched_24_s1  (
	.I0(mem_rdata[24]),
	.I1(\core/mem_rdata_latched_24_5 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_24_4 )
);
defparam \core/mem_rdata_latched_24_s1 .INIT=16'hC0AF;
LUT4 \core/mem_rdata_latched_23_s1  (
	.I0(\core/mem_rdata_latched_23_5 ),
	.I1(\core/mem_rdata_q [7]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_23_4 )
);
defparam \core/mem_rdata_latched_23_s1 .INIT=16'hAFC0;
LUT4 \core/mem_rdata_latched_22_s1  (
	.I0(\core/mem_rdata_latched_22_6 ),
	.I1(\core/mem_rdata_latched_22_7 ),
	.I2(\core/mem_rdata_latched_22_18 ),
	.I3(\core/mem_rdata_latched_22_9 ),
	.F(\core/mem_rdata_latched_22_4 )
);
defparam \core/mem_rdata_latched_22_s1 .INIT=16'h4F00;
LUT4 \core/mem_rdata_latched_22_s2  (
	.I0(mem_rdata[22]),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_22_5 )
);
defparam \core/mem_rdata_latched_22_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_21_s1  (
	.I0(\core/mem_rdata_latched_21_5 ),
	.I1(mem_rdata[21]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_21_4 )
);
defparam \core/mem_rdata_latched_21_s1 .INIT=16'h5F30;
LUT4 \core/mem_rdata_latched_20_s2  (
	.I0(\core/mem_rdata_q [4]),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_20_5 )
);
defparam \core/mem_rdata_latched_20_s2 .INIT=16'hF503;
LUT4 \core/mem_rdata_latched_12_s2  (
	.I0(mem_rdata_28_4),
	.I1(mem_rdata_28_5),
	.I2(mem_rdata_28_18),
	.I3(\core/mem_rdata_latched_1_5 ),
	.F(\core/mem_rdata_latched_12_5 )
);
defparam \core/mem_rdata_latched_12_s2 .INIT=16'h4F00;
LUT3 \core/mem_rdata_latched_12_s4  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/mem_rdata_latched_12_8 ),
	.I2(\core/mem_rdata_latched_28_5 ),
	.F(\core/mem_rdata_latched_12_7 )
);
defparam \core/mem_rdata_latched_12_s4 .INIT=8'h4C;
LUT4 \core/mem_rdata_latched_11_s2  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(\core/mem_rdata_latched_27_7 ),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/mem_rdata_latched_11_8 ),
	.F(\core/mem_rdata_latched_11_5 )
);
defparam \core/mem_rdata_latched_11_s2 .INIT=16'hBF00;
LUT4 \core/mem_rdata_latched_11_s3  (
	.I0(mem_rdata_27_4),
	.I1(mem_rdata_27_5),
	.I2(\core/mem_rdata_latched_1_5 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_11_6 )
);
defparam \core/mem_rdata_latched_11_s3 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_10_s2  (
	.I0(mem_rdata_26_4),
	.I1(mem_rdata_26_5),
	.I2(\core/mem_rdata_latched_10_14 ),
	.I3(\core/mem_rdata_latched_1_5 ),
	.F(\core/mem_rdata_latched_10_5 )
);
defparam \core/mem_rdata_latched_10_s2 .INIT=16'hB000;
LUT4 \core/mem_rdata_latched_10_s3  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/mem_rdata_latched_26_6 ),
	.I2(\core/mem_rdata_latched_10_8 ),
	.I3(\core/mem_rdata_latched_10_12 ),
	.F(\core/mem_rdata_latched_10_6 )
);
defparam \core/mem_rdata_latched_10_s3 .INIT=16'h008F;
LUT3 \core/mem_rdata_latched_6_s2  (
	.I0(\core/mem_rdata_latched_6_8 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_6_5 )
);
defparam \core/mem_rdata_latched_6_s2 .INIT=8'h0E;
LUT4 \core/mem_rdata_latched_6_s4  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(mem_rdata[22]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_6_9 ),
	.F(\core/mem_rdata_latched_6_7 )
);
defparam \core/mem_rdata_latched_6_s4 .INIT=16'h0700;
LUT4 \core/mem_rdata_latched_5_s2  (
	.I0(mem_rdata[21]),
	.I1(\core/mem_rdata_latched_5_8 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_5_5 )
);
defparam \core/mem_rdata_latched_5_s2 .INIT=16'h53FC;
LUT2 \core/mem_rdata_latched_5_s3  (
	.I0(\core/mem_rdata_latched_21_5 ),
	.I1(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_5_6 )
);
defparam \core/mem_rdata_latched_5_s3 .INIT=4'h8;
LUT2 \core/mem_rdata_latched_5_s4  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.F(\core/mem_rdata_latched_5_7 )
);
defparam \core/mem_rdata_latched_5_s4 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_4_s2  (
	.I0(\core/mem_rdata_latched_4_7 ),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/mem_rdata_latched_4_8 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_4_5 )
);
defparam \core/mem_rdata_latched_4_s2 .INIT=16'h0D00;
LUT4 \core/mem_rdata_latched_4_s3  (
	.I0(\core/mem_rdata_latched_20_6 ),
	.I1(\core/mem_rdata_latched_20_7 ),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/mem_rdata_latched_4_11 ),
	.F(\core/mem_rdata_latched_4_6 )
);
defparam \core/mem_rdata_latched_4_s3 .INIT=16'h00BF;
LUT4 \core/mem_rdata_latched_3_s2  (
	.I0(mem_rdata_19_5),
	.I1(mem_rdata_19_4),
	.I2(\core/mem_rdata_latched_1_5 ),
	.I3(mem_rdata_19_6),
	.F(\core/mem_rdata_latched_3_5 )
);
defparam \core/mem_rdata_latched_3_s2 .INIT=16'h40F0;
LUT4 \core/mem_rdata_latched_3_s3  (
	.I0(\core/mem_rdata_latched_3_7 ),
	.I1(\core/mem_rdata_latched_3_8 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_3_6 )
);
defparam \core/mem_rdata_latched_3_s3 .INIT=16'hFAC3;
LUT4 \core/mem_rdata_latched_2_s2  (
	.I0(mem_rdata_18_4),
	.I1(mem_rdata_18_5),
	.I2(\core/mem_rdata_latched_1_5 ),
	.I3(mem_rdata_18_6),
	.F(\core/mem_rdata_latched_2_5 )
);
defparam \core/mem_rdata_latched_2_s2 .INIT=16'h40F0;
LUT4 \core/mem_rdata_latched_2_s3  (
	.I0(\core/mem_rdata_latched_2_7 ),
	.I1(\core/mem_rdata_latched_2_23 ),
	.I2(\core/mem_rdata_latched_2_9 ),
	.I3(\core/mem_rdata_latched_2_10 ),
	.F(\core/mem_rdata_latched_2_6 )
);
defparam \core/mem_rdata_latched_2_s3 .INIT=16'h4F00;
LUT4 \core/mem_rdata_latched_1_s2  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_1_5 )
);
defparam \core/mem_rdata_latched_1_s2 .INIT=16'hFE00;
LUT3 \core/mem_rdata_latched_1_s3  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/n2421_4 ),
	.I2(\core/mem_rdata_latched_1_8 ),
	.F(\core/mem_rdata_latched_1_6 )
);
defparam \core/mem_rdata_latched_1_s3 .INIT=8'h70;
LUT4 \core/mem_rdata_latched_0_s2  (
	.I0(\core/mem_rdata_latched_0_7 ),
	.I1(\core/mem_rdata_latched_0_8 ),
	.I2(\core/mem_rdata_latched_0_9 ),
	.I3(\core/mem_rdata_latched_0_10 ),
	.F(\core/mem_rdata_latched_0_5 )
);
defparam \core/mem_rdata_latched_0_s2 .INIT=16'h1F00;
LUT3 \core/n1742_s1  (
	.I0(\core/mem_xfer_6 ),
	.I1(mem_rdata_31_8),
	.I2(\core/mem_xfer_4 ),
	.F(\core/n1742_4 )
);
defparam \core/n1742_s1 .INIT=8'h04;
LUT4 \core/n1860_s1  (
	.I0(mem_rdata[19]),
	.I1(\core/mem_rdata_q [19]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/n1860_6 ),
	.F(\core/n1860_4 )
);
defparam \core/n1860_s1 .INIT=16'hFA0C;
LUT4 \core/n1860_s2  (
	.I0(\core/n5772_7 ),
	.I1(\core/n5772_14 ),
	.I2(\core/n1860_9 ),
	.I3(\core/n2205_4 ),
	.F(\core/n1860_5 )
);
defparam \core/n1860_s2 .INIT=16'h4000;
LUT4 \core/n1861_s1  (
	.I0(mem_rdata[18]),
	.I1(\core/n1861_5 ),
	.I2(\core/n1861_6 ),
	.I3(\core/mem_xfer ),
	.F(\core/n1861_4 )
);
defparam \core/n1861_s1 .INIT=16'hCAFC;
LUT4 \core/n1862_s1  (
	.I0(\core/mem_rdata_q [17]),
	.I1(mem_rdata[17]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/n1862_5 ),
	.F(\core/n1862_4 )
);
defparam \core/n1862_s1 .INIT=16'h0CFA;
LUT4 \core/n1863_s1  (
	.I0(\core/n2421_5 ),
	.I1(mem_rdata[16]),
	.I2(\core/mem_xfer ),
	.I3(\core/n1863_5 ),
	.F(\core/n1863_4 )
);
defparam \core/n1863_s1 .INIT=16'hAFC0;
LUT4 \core/n1864_s1  (
	.I0(\core/mem_rdata_latched_11_7 ),
	.I1(\core/mem_rdata_latched_31_4 ),
	.I2(\core/n1864_11 ),
	.I3(\core/n1864_6 ),
	.F(\core/n1864_4 )
);
defparam \core/n1864_s1 .INIT=16'h0007;
LUT3 \core/n1952_s5  (
	.I0(\core/n5757_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1952_19 ),
	.F(\core/n1952_8 )
);
defparam \core/n1952_s5 .INIT=8'h35;
LUT3 \core/n1952_s6  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n1864_4 ),
	.F(\core/n1952_9 )
);
defparam \core/n1952_s6 .INIT=8'h0B;
LUT3 \core/n1952_s7  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n1952_14 ),
	.F(\core/n1952_10 )
);
defparam \core/n1952_s7 .INIT=8'h40;
LUT3 \core/n2203_s3  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_xfer ),
	.F(\core/n2203_6 )
);
defparam \core/n2203_s3 .INIT=8'hAC;
LUT4 \core/n2203_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2203_12 ),
	.I2(\core/n2203_13 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2203_7 )
);
defparam \core/n2203_s4 .INIT=16'hCA00;
LUT3 \core/n2204_s1  (
	.I0(\core/mem_rdata_q [30]),
	.I1(\core/n2204_6 ),
	.I2(\core/mem_xfer ),
	.F(\core/n2204_4 )
);
defparam \core/n2204_s1 .INIT=8'h3A;
LUT4 \core/n2204_s2  (
	.I0(\core/n2204_7 ),
	.I1(\core/n2204_8 ),
	.I2(\core/n2204_9 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2204_5 )
);
defparam \core/n2204_s2 .INIT=16'hF400;
LUT4 \core/n2205_s1  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n1952_14 ),
	.F(\core/n2205_4 )
);
defparam \core/n2205_s1 .INIT=16'h7F00;
LUT4 \core/n2205_s2  (
	.I0(\core/n2203_10 ),
	.I1(\core/n2205_8 ),
	.I2(\core/n2213_4 ),
	.I3(\core/n2205_7 ),
	.F(\core/n2205_5 )
);
defparam \core/n2205_s2 .INIT=16'hFB0F;
LUT4 \core/n2205_s3  (
	.I0(\core/n2205_9 ),
	.I1(\core/n2205_14 ),
	.I2(\core/n2205_11 ),
	.I3(\core/n2203_9 ),
	.F(\core/n2205_6 )
);
defparam \core/n2205_s3 .INIT=16'h0BBB;
LUT3 \core/n2205_s4  (
	.I0(\core/mem_rdata_q [29]),
	.I1(\core/n2205_12 ),
	.I2(\core/mem_xfer ),
	.F(\core/n2205_7 )
);
defparam \core/n2205_s4 .INIT=8'hCA;
LUT4 \core/n2206_s1  (
	.I0(\core/n2206_8 ),
	.I1(\core/n2206_9 ),
	.I2(\core/n2206_10 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2206_4 )
);
defparam \core/n2206_s1 .INIT=16'h1000;
LUT4 \core/n2206_s3  (
	.I0(\core/n2206_18 ),
	.I1(\core/n2203_10 ),
	.I2(\core/n2206_20 ),
	.I3(\core/n2206_13 ),
	.F(\core/n2206_6 )
);
defparam \core/n2206_s3 .INIT=16'h0D00;
LUT2 \core/n2206_s4  (
	.I0(\core/n2205_4 ),
	.I1(\core/n2206_14 ),
	.F(\core/n2206_7 )
);
defparam \core/n2206_s4 .INIT=4'h1;
LUT4 \core/n2207_s1  (
	.I0(\core/n2207_23 ),
	.I1(\core/n2207_9 ),
	.I2(\core/n2207_29 ),
	.I3(\core/n2207_11 ),
	.F(\core/n2207_4 )
);
defparam \core/n2207_s1 .INIT=16'h1F00;
LUT4 \core/n2207_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2207_27 ),
	.I2(\core/n2207_25 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2207_5 )
);
defparam \core/n2207_s2 .INIT=16'hCA00;
LUT4 \core/n2207_s3  (
	.I0(\core/n2207_14 ),
	.I1(\core/n2203_10 ),
	.I2(\core/n2205_4 ),
	.I3(\core/n2206_18 ),
	.F(\core/n2207_6 )
);
defparam \core/n2207_s3 .INIT=16'h1000;
LUT3 \core/n2207_s4  (
	.I0(\core/n2207_15 ),
	.I1(\core/n2207_9 ),
	.I2(\core/n2207_16 ),
	.F(\core/n2207_7 )
);
defparam \core/n2207_s4 .INIT=8'h0E;
LUT4 \core/n2208_s1  (
	.I0(\core/n2207_25 ),
	.I1(\core/n2208_8 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2208_4 )
);
defparam \core/n2208_s1 .INIT=16'h7C00;
LUT4 \core/n2208_s2  (
	.I0(\core/n2208_25 ),
	.I1(\core/n2207_29 ),
	.I2(\core/n2207_25 ),
	.I3(\core/n2208_10 ),
	.F(\core/n2208_5 )
);
defparam \core/n2208_s2 .INIT=16'hB0BB;
LUT4 \core/n2208_s3  (
	.I0(\core/n2203_10 ),
	.I1(\core/n2208_11 ),
	.I2(\core/n2208_12 ),
	.I3(\core/n2208_23 ),
	.F(\core/n2208_6 )
);
defparam \core/n2208_s3 .INIT=16'hF400;
LUT4 \core/n2208_s4  (
	.I0(\core/n2208_14 ),
	.I1(\core/n2208_15 ),
	.I2(\core/n2208_12 ),
	.I3(\core/n2208_16 ),
	.F(\core/n2208_7 )
);
defparam \core/n2208_s4 .INIT=16'hBB0F;
LUT4 \core/n2209_s1  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2209_17 ),
	.I2(\core/n2207_25 ),
	.I3(\core/n1860_9 ),
	.F(\core/n2209_4 )
);
defparam \core/n2209_s1 .INIT=16'h3500;
LUT4 \core/n2209_s2  (
	.I0(\core/n2209_9 ),
	.I1(\core/n2209_10 ),
	.I2(\core/n2209_11 ),
	.I3(\core/n2205_4 ),
	.F(\core/n2209_5 )
);
defparam \core/n2209_s2 .INIT=16'h0B00;
LUT3 \core/n2209_s3  (
	.I0(\core/n2209_12 ),
	.I1(\core/n2203_10 ),
	.I2(\core/n2209_13 ),
	.F(\core/n2209_6 )
);
defparam \core/n2209_s3 .INIT=8'h0D;
LUT2 \core/n2209_s4  (
	.I0(\core/n2205_4 ),
	.I1(\core/n2209_14 ),
	.F(\core/n2209_7 )
);
defparam \core/n2209_s4 .INIT=4'h1;
LUT4 \core/n2210_s1  (
	.I0(\core/n2210_20 ),
	.I1(\core/n2210_8 ),
	.I2(\core/n2210_22 ),
	.I3(\core/n2210_10 ),
	.F(\core/n2210_4 )
);
defparam \core/n2210_s1 .INIT=16'h001F;
LUT4 \core/n2210_s2  (
	.I0(\core/n2210_11 ),
	.I1(\core/n5767_6 ),
	.I2(\core/n5768_8 ),
	.I3(\core/n2210_12 ),
	.F(\core/n2210_5 )
);
defparam \core/n2210_s2 .INIT=16'h1F00;
LUT4 \core/n2210_s3  (
	.I0(\core/n2210_8 ),
	.I1(\core/n2210_20 ),
	.I2(\core/n2210_13 ),
	.I3(\core/n2210_14 ),
	.F(\core/n2210_6 )
);
defparam \core/n2210_s3 .INIT=16'h00EF;
LUT4 \core/n2211_s1  (
	.I0(\core/n2211_8 ),
	.I1(\core/n2211_9 ),
	.I2(\core/n2211_10 ),
	.I3(\core/n2211_11 ),
	.F(\core/n2211_4 )
);
defparam \core/n2211_s1 .INIT=16'h1F00;
LUT4 \core/n2211_s2  (
	.I0(\core/n2211_22 ),
	.I1(\core/n2211_13 ),
	.I2(\core/n2213_4 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2211_5 )
);
defparam \core/n2211_s2 .INIT=16'h00BF;
LUT4 \core/n2211_s3  (
	.I0(\core/n5767_6 ),
	.I1(\core/n2211_14 ),
	.I2(\core/n2211_15 ),
	.I3(\core/n2211_9 ),
	.F(\core/n2211_6 )
);
defparam \core/n2211_s3 .INIT=16'h004F;
LUT3 \core/n2212_s1  (
	.I0(\core/n2211_14 ),
	.I1(\core/n5767_6 ),
	.I2(\core/n2212_20 ),
	.F(\core/n2212_4 )
);
defparam \core/n2212_s1 .INIT=8'hD0;
LUT4 \core/n2212_s2  (
	.I0(\core/n2212_9 ),
	.I1(\core/n2208_15 ),
	.I2(\core/n2212_10 ),
	.I3(\core/n2212_11 ),
	.F(\core/n2212_5 )
);
defparam \core/n2212_s2 .INIT=16'h00BF;
LUT4 \core/n2212_s3  (
	.I0(\core/n2212_18 ),
	.I1(\core/n2205_4 ),
	.I2(\core/n2212_5 ),
	.I3(\core/n2212_13 ),
	.F(\core/n2212_6 )
);
defparam \core/n2212_s3 .INIT=16'h00F4;
LUT4 \core/n2212_s4  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/n2212_14 ),
	.I2(\core/n2210_8 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2212_7 )
);
defparam \core/n2212_s4 .INIT=16'h5C00;
LUT2 \core/n2213_s1  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/n1952_14 ),
	.F(\core/n2213_4 )
);
defparam \core/n2213_s1 .INIT=4'h4;
LUT4 \core/n2213_s2  (
	.I0(\core/n5767_6 ),
	.I1(\core/n2211_14 ),
	.I2(\core/n2212_20 ),
	.I3(\core/n2213_8 ),
	.F(\core/n2213_5 )
);
defparam \core/n2213_s2 .INIT=16'h004F;
LUT4 \core/n2213_s3  (
	.I0(\core/n2213_17 ),
	.I1(\core/n2211_10 ),
	.I2(\core/n2213_15 ),
	.I3(\core/n2213_11 ),
	.F(\core/n2213_6 )
);
defparam \core/n2213_s3 .INIT=16'h0007;
LUT4 \core/n2214_s1  (
	.I0(\core/n5767_6 ),
	.I1(\core/n2211_14 ),
	.I2(\core/n2212_20 ),
	.I3(\core/n2214_7 ),
	.F(\core/n2214_4 )
);
defparam \core/n2214_s1 .INIT=16'h004F;
LUT4 \core/n2214_s2  (
	.I0(\core/n2214_17 ),
	.I1(\core/n2211_10 ),
	.I2(\core/n2214_9 ),
	.I3(\core/n2214_15 ),
	.F(\core/n2214_5 )
);
defparam \core/n2214_s2 .INIT=16'h0007;
LUT4 \core/n2220_s2  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/mem_xfer ),
	.F(\core/n2220_5 )
);
defparam \core/n2220_s2 .INIT=16'hBBF0;
LUT4 \core/n2220_s3  (
	.I0(\core/n2220_7 ),
	.I1(\core/n2220_8 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n2220_9 ),
	.F(\core/n2220_6 )
);
defparam \core/n2220_s3 .INIT=16'hCA00;
LUT3 \core/n2221_s2  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_xfer ),
	.F(\core/n2221_5 )
);
defparam \core/n2221_s2 .INIT=8'h53;
LUT4 \core/n2221_s3  (
	.I0(\core/n2221_7 ),
	.I1(\core/n2221_8 ),
	.I2(\core/n2221_9 ),
	.I3(\core/n2221_16 ),
	.F(\core/n2221_6 )
);
defparam \core/n2221_s3 .INIT=16'h00BF;
LUT4 \core/n2222_s1  (
	.I0(\core/n2222_7 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n2222_8 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2222_4 )
);
defparam \core/n2222_s1 .INIT=16'hB000;
LUT4 \core/n2222_s2  (
	.I0(\core/n2222_9 ),
	.I1(\core/n2222_14 ),
	.I2(\core/n2222_11 ),
	.I3(\core/n2213_4 ),
	.F(\core/n2222_5 )
);
defparam \core/n2222_s2 .INIT=16'h0700;
LUT4 \core/n2222_s3  (
	.I0(\core/n2203_10 ),
	.I1(\core/n2203_21 ),
	.I2(\core/n2222_7 ),
	.I3(\core/n2222_12 ),
	.F(\core/n2222_6 )
);
defparam \core/n2222_s3 .INIT=16'h004F;
LUT2 \core/n2226_s4  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.F(\core/n2226_8 )
);
defparam \core/n2226_s4 .INIT=4'h4;
LUT4 \core/n2226_s5  (
	.I0(\core/n2226_11 ),
	.I1(\core/n2226_12 ),
	.I2(\core/mem_16bit_buffer [8]),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/n2226_9 )
);
defparam \core/n2226_s5 .INIT=16'hBBF0;
LUT4 \core/n2226_s6  (
	.I0(\core/n2205_8 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n1952_9 ),
	.I3(\core/n2205_4 ),
	.F(\core/n2226_10 )
);
defparam \core/n2226_s6 .INIT=16'hE000;
LUT4 \core/n2227_s3  (
	.I0(mem_rdata[23]),
	.I1(\core/mem_rdata_latched_1_5 ),
	.I2(\core/n2227_7 ),
	.I3(\core/n2227_12 ),
	.F(\core/n2227_6 )
);
defparam \core/n2227_s3 .INIT=16'h008F;
LUT4 \core/n2314_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n2314_4 )
);
defparam \core/n2314_s1 .INIT=16'hFCC8;
LUT4 \core/n2315_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n2315_4 )
);
defparam \core/n2315_s1 .INIT=16'hFCC4;
LUT2 \core/n2316_s1  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [1]),
	.F(\core/n2316_4 )
);
defparam \core/n2316_s1 .INIT=4'h4;
LUT3 \core/n2316_s2  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/n2316_5 )
);
defparam \core/n2316_s2 .INIT=8'h0D;
LUT4 \core/n2421_s1  (
	.I0(\core/n2421_6 ),
	.I1(\core/n2421_7 ),
	.I2(\core/n2421_8 ),
	.I3(\core/n2421_9 ),
	.F(\core/n2421_4 )
);
defparam \core/n2421_s1 .INIT=16'h00EF;
LUT2 \core/n2421_s2  (
	.I0(\core/mem_rdata_latched_0_7 ),
	.I1(\core/n2421_10 ),
	.F(\core/n2421_5 )
);
defparam \core/n2421_s2 .INIT=4'h4;
LUT4 \core/n5301_s1  (
	.I0(\core/instr_sub ),
	.I1(\core/instr_add ),
	.I2(\core/instr_jalr ),
	.I3(\core/instr_jal ),
	.F(\core/n5301_4 )
);
defparam \core/n5301_s1 .INIT=16'h0001;
LUT4 \core/n5305_s1  (
	.I0(\core/instr_sltu ),
	.I1(\core/instr_slt ),
	.I2(\core/instr_sltiu ),
	.I3(\core/instr_slti ),
	.F(\core/n5305_4 )
);
defparam \core/n5305_s1 .INIT=16'h0001;
LUT4 \core/n5306_s1  (
	.I0(\core/mem_xfer ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n5306_7 ),
	.F(\core/n5306_4 )
);
defparam \core/n5306_s1 .INIT=16'h8F00;
LUT4 \core/n5332_s1  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5753_4 ),
	.I2(\core/n1952_12 ),
	.I3(\core/n1952_13 ),
	.F(\core/n5332_4 )
);
defparam \core/n5332_s1 .INIT=16'h0100;
LUT4 \core/n5407_s1  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched [27]),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/mem_rdata_latched [26]),
	.F(\core/n5407_4 )
);
defparam \core/n5407_s1 .INIT=16'h0100;
LUT4 \core/n5407_s2  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [4]),
	.I3(\core/mem_rdata_latched [3]),
	.F(\core/n5407_5 )
);
defparam \core/n5407_s2 .INIT=16'h0100;
LUT4 \core/n5407_s3  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_latched [30]),
	.I2(\core/mem_rdata_latched [28]),
	.I3(\core/mem_rdata_latched [25]),
	.F(\core/n5407_6 )
);
defparam \core/n5407_s3 .INIT=16'h0001;
LUT4 \core/n5346_s1  (
	.I0(\core/n5416_5 ),
	.I1(\core/n5346_6 ),
	.I2(\core/n5407_5 ),
	.I3(\core/n5407_6 ),
	.F(\core/n5346_4 )
);
defparam \core/n5346_s1 .INIT=16'h4000;
LUT2 \core/n5346_s2  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/mem_rdata_latched [27]),
	.F(\core/n5346_5 )
);
defparam \core/n5346_s2 .INIT=4'h4;
LUT3 \core/n5359_s1  (
	.I0(\core/n5359_6 ),
	.I1(\core/n5359_7 ),
	.I2(\core/n5359_8 ),
	.F(\core/n5359_4 )
);
defparam \core/n5359_s1 .INIT=8'h80;
LUT4 \core/n5706_s1  (
	.I0(\core/n5766_10 ),
	.I1(\core/n5768_8 ),
	.I2(\core/n5706_6 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5706_4 )
);
defparam \core/n5706_s1 .INIT=16'h4F00;
LUT3 \core/n5706_s2  (
	.I0(\core/n5771_6 ),
	.I1(\core/n5706_10 ),
	.I2(\core/n1860_9 ),
	.F(\core/n5706_5 )
);
defparam \core/n5706_s2 .INIT=8'h10;
LUT4 \core/n5707_s1  (
	.I0(\core/n5766_10 ),
	.I1(\core/n5768_8 ),
	.I2(\core/n5706_6 ),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n5707_4 )
);
defparam \core/n5707_s1 .INIT=16'h4F00;
LUT4 \core/n5707_s2  (
	.I0(\core/n5771_6 ),
	.I1(\core/n5706_10 ),
	.I2(\core/n5707_13 ),
	.I3(\core/n5707_11 ),
	.F(\core/n5707_5 )
);
defparam \core/n5707_s2 .INIT=16'hEF00;
LUT4 \core/n5708_s1  (
	.I0(\core/n5768_8 ),
	.I1(\core/n5766_10 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5706_6 ),
	.F(\core/n5708_4 )
);
defparam \core/n5708_s1 .INIT=16'hD000;
LUT4 \core/n5708_s2  (
	.I0(\core/n2210_11 ),
	.I1(\core/n2211_8 ),
	.I2(\core/n2210_8 ),
	.I3(\core/n5708_8 ),
	.F(\core/n5708_5 )
);
defparam \core/n5708_s2 .INIT=16'h0B00;
LUT3 \core/n5708_s3  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5757_4 ),
	.F(\core/n5708_6 )
);
defparam \core/n5708_s3 .INIT=8'hE0;
LUT3 \core/n5709_s1  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n2226_9 ),
	.F(\core/n5709_4 )
);
defparam \core/n5709_s1 .INIT=8'hE0;
LUT3 \core/n5710_s1  (
	.I0(\core/n5706_6 ),
	.I1(\core/n2227_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5710_4 )
);
defparam \core/n5710_s1 .INIT=8'hB0;
LUT4 \core/n5710_s2  (
	.I0(\core/n5767_6 ),
	.I1(\core/n2227_6 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n2211_14 ),
	.F(\core/n5710_5 )
);
defparam \core/n5710_s2 .INIT=16'h0E00;
LUT4 \core/n5710_s3  (
	.I0(\core/n5710_12 ),
	.I1(\core/n5710_9 ),
	.I2(\core/n2227_6 ),
	.I3(\core/n5710_16 ),
	.F(\core/n5710_6 )
);
defparam \core/n5710_s3 .INIT=16'h1F00;
LUT4 \core/n5712_s1  (
	.I0(\core/n5712_12 ),
	.I1(\core/n5712_8 ),
	.I2(\core/n5712_9 ),
	.I3(\core/n5767_11 ),
	.F(\core/n5712_4 )
);
defparam \core/n5712_s1 .INIT=16'h0E00;
LUT4 \core/n5713_s1  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n5712_10 ),
	.I2(\core/n5713_7 ),
	.I3(\core/n5714_4 ),
	.F(\core/n5713_4 )
);
defparam \core/n5713_s1 .INIT=16'hF700;
LUT4 \core/n5713_s3  (
	.I0(\core/n5713_8 ),
	.I1(\core/n2203_9 ),
	.I2(\core/n5713_9 ),
	.I3(\core/n5713_12 ),
	.F(\core/n5713_6 )
);
defparam \core/n5713_s3 .INIT=16'h0BBB;
LUT2 \core/n5714_s1  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.F(\core/n5714_4 )
);
defparam \core/n5714_s1 .INIT=4'h4;
LUT4 \core/n5714_s2  (
	.I0(\core/n5714_7 ),
	.I1(\core/n5714_13 ),
	.I2(\core/n5712_10 ),
	.I3(\core/n5757_4 ),
	.F(\core/n5714_5 )
);
defparam \core/n5714_s2 .INIT=16'hE000;
LUT4 \core/n5714_s3  (
	.I0(\core/n5757_4 ),
	.I1(\core/n5714_9 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5714_10 ),
	.F(\core/n5714_6 )
);
defparam \core/n5714_s3 .INIT=16'h3002;
LUT4 \core/n5715_s1  (
	.I0(\core/n2208_10 ),
	.I1(\core/n5712_9 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5712_10 ),
	.F(\core/n5715_4 )
);
defparam \core/n5715_s1 .INIT=16'h1000;
LUT4 \core/n5715_s2  (
	.I0(\core/n2226_9 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5715_8 ),
	.I3(\core/n5714_4 ),
	.F(\core/n5715_5 )
);
defparam \core/n5715_s2 .INIT=16'hB0BB;
LUT4 \core/n5715_s3  (
	.I0(\core/n2210_11 ),
	.I1(\core/n5772_14 ),
	.I2(\core/n5772_7 ),
	.I3(\core/n5714_9 ),
	.F(\core/n5715_6 )
);
defparam \core/n5715_s3 .INIT=16'hBF00;
LUT4 \core/n5715_s4  (
	.I0(\core/n2203_9 ),
	.I1(\core/n5715_11 ),
	.I2(\core/n5407_3 ),
	.I3(\core/n5750_6 ),
	.F(\core/n5715_7 )
);
defparam \core/n5715_s4 .INIT=16'h000D;
LUT4 \core/n5716_s1  (
	.I0(\core/n1952_9 ),
	.I1(\core/n5716_9 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5716_13 ),
	.F(\core/n5716_4 )
);
defparam \core/n5716_s1 .INIT=16'h001F;
LUT4 \core/n5718_s1  (
	.I0(\core/n5714_4 ),
	.I1(\core/n5718_5 ),
	.I2(\core/mem_rdata_latched [6]),
	.I3(\core/n5718_9 ),
	.F(\core/n5718_4 )
);
defparam \core/n5718_s1 .INIT=16'hE000;
LUT4 \core/n5719_s2  (
	.I0(\core/n5712_10 ),
	.I1(\core/n5719_6 ),
	.I2(\core/n5769_8 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5719_5 )
);
defparam \core/n5719_s2 .INIT=16'h00F8;
LUT4 \core/n5720_s1  (
	.I0(\core/n5769_8 ),
	.I1(\core/n5720_11 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5720_9 ),
	.F(\core/n5720_4 )
);
defparam \core/n5720_s1 .INIT=16'h00F1;
LUT2 \core/n5751_s1  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [0]),
	.F(\core/n5751_4 )
);
defparam \core/n5751_s1 .INIT=4'h4;
LUT2 \core/n5752_s1  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.F(\core/n5752_4 )
);
defparam \core/n5752_s1 .INIT=4'h4;
LUT4 \core/n5753_s1  (
	.I0(\core/n5753_5 ),
	.I1(\core/n5753_6 ),
	.I2(\core/n5753_12 ),
	.I3(\core/n5753_14 ),
	.F(\core/n5753_4 )
);
defparam \core/n5753_s1 .INIT=16'h00F1;
LUT4 \core/n5757_s1  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/mem_rdata_latched_25_5 ),
	.I2(\core/n5757_5 ),
	.I3(\core/n5757_10 ),
	.F(\core/n5757_4 )
);
defparam \core/n5757_s1 .INIT=16'h004F;
LUT4 \core/n5765_s1  (
	.I0(\core/n5752_4 ),
	.I1(\core/n2212_10 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5765_8 ),
	.F(\core/n5765_4 )
);
defparam \core/n5765_s1 .INIT=16'h77F0;
LUT4 \core/n5765_s2  (
	.I0(\core/n2210_20 ),
	.I1(\core/n2210_11 ),
	.I2(\core/n2210_8 ),
	.I3(\core/n5765_13 ),
	.F(\core/n5765_5 )
);
defparam \core/n5765_s2 .INIT=16'h0D00;
LUT3 \core/n5853_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n5853_4 )
);
defparam \core/n5853_s1 .INIT=8'h01;
LUT3 \core/n5856_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n5856_4 )
);
defparam \core/n5856_s1 .INIT=8'h10;
LUT4 \core/n5921_s1  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_rdata_q [29]),
	.I3(\core/n5921_5 ),
	.F(\core/n5921_4 )
);
defparam \core/n5921_s1 .INIT=16'h0100;
LUT2 \core/n5927_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_alu_reg_imm ),
	.F(\core/n5927_4 )
);
defparam \core/n5927_s1 .INIT=4'h8;
LUT4 \core/n5934_s1  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5943_4 ),
	.F(\core/n5934_4 )
);
defparam \core/n5934_s1 .INIT=16'h4000;
LUT2 \core/n5938_s1  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5921_4 ),
	.F(\core/n5938_4 )
);
defparam \core/n5938_s1 .INIT=4'h8;
LUT4 \core/n5943_s1  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/n5921_5 ),
	.F(\core/n5943_4 )
);
defparam \core/n5943_s1 .INIT=16'h1000;
LUT4 \core/n6005_s1  (
	.I0(\core/n6005_7 ),
	.I1(\core/mem_rdata_q [15]),
	.I2(\core/n5856_4 ),
	.I3(\core/n6005_8 ),
	.F(\core/n6005_4 )
);
defparam \core/n6005_s1 .INIT=16'h8000;
LUT4 \core/n6005_s2  (
	.I0(\core/mem_rdata_q [24]),
	.I1(\core/n6005_9 ),
	.I2(\core/n5921_4 ),
	.I3(\core/n6015_4 ),
	.F(\core/n6005_5 )
);
defparam \core/n6005_s2 .INIT=16'h4000;
LUT3 \core/n6005_s3  (
	.I0(\core/mem_rdata_q [9]),
	.I1(\core/mem_rdata_q [8]),
	.I2(\core/mem_rdata_q [7]),
	.F(\core/n6005_6 )
);
defparam \core/n6005_s3 .INIT=8'h01;
LUT4 \core/n6015_s1  (
	.I0(\core/n6015_5 ),
	.I1(\core/mem_rdata_q [6]),
	.I2(\core/mem_rdata_q [5]),
	.I3(\core/mem_rdata_q [4]),
	.F(\core/n6015_4 )
);
defparam \core/n6015_s1 .INIT=16'h8000;
LUT3 \core/n6070_s1  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/n6093_5 ),
	.F(\core/n6070_4 )
);
defparam \core/n6070_s1 .INIT=8'h10;
LUT2 \core/n6093_s1  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.F(\core/n6093_4 )
);
defparam \core/n6093_s1 .INIT=4'h4;
LUT4 \core/n6093_s2  (
	.I0(\core/mem_rdata_q [2]),
	.I1(\core/mem_rdata_q [1]),
	.I2(\core/mem_rdata_q [0]),
	.I3(\core/n6093_6 ),
	.F(\core/n6093_5 )
);
defparam \core/n6093_s2 .INIT=16'h4000;
LUT4 \core/n6110_s1  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/n5921_4 ),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5934_4 ),
	.F(\core/n6110_4 )
);
defparam \core/n6110_s1 .INIT=16'h00BF;
LUT2 \core/next_pc_31_s1  (
	.I0(\core/latched_store ),
	.I1(\core/latched_branch ),
	.F(\core/next_pc_31_4 )
);
defparam \core/next_pc_31_s1 .INIT=4'h8;
LUT4 \core/n7354_s1  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(resetn_in_d),
	.I3(rstdly[15]),
	.F(\core/n7354_4 )
);
defparam \core/n7354_s1 .INIT=16'h1000;
LUT4 \core/n21049_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n21049_5 ),
	.F(\core/n21049_4 )
);
defparam \core/n21049_s1 .INIT=16'h0100;
LUT4 \core/n21273_s1  (
	.I0(\core/latched_rd [4]),
	.I1(\core/latched_rd [5]),
	.I2(\core/latched_rd [3]),
	.I3(\core/n21049_5 ),
	.F(\core/n21273_4 )
);
defparam \core/n21273_s1 .INIT=16'h1000;
LUT4 \core/n21529_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [5]),
	.I2(\core/latched_rd [4]),
	.I3(\core/n21049_5 ),
	.F(\core/n21529_4 )
);
defparam \core/n21529_s1 .INIT=16'h1000;
LUT4 \core/n21785_s1  (
	.I0(\core/latched_rd [5]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [3]),
	.I3(\core/n21049_5 ),
	.F(\core/n21785_4 )
);
defparam \core/n21785_s1 .INIT=16'h4000;
LUT4 \core/n22041_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n21049_5 ),
	.F(\core/n22041_4 )
);
defparam \core/n22041_s1 .INIT=16'h1000;
LUT4 \core/n11111_s2  (
	.I0(\core/latched_csr [6]),
	.I1(\core/n11111_6 ),
	.I2(\core/latched_csr [7]),
	.I3(\core/n11111_7 ),
	.F(\core/n11111_5 )
);
defparam \core/n11111_s2 .INIT=16'h4000;
LUT3 \core/n11117_s1  (
	.I0(cmt_dcause[1]),
	.I1(cmt_dcause[2]),
	.I2(cmt_dcause[0]),
	.F(\core/n11117_4 )
);
defparam \core/n11117_s1 .INIT=8'h10;
LUT2 \core/n11225_s1  (
	.I0(\core/latched_csr [2]),
	.I1(\core/latched_csr [3]),
	.F(\core/n11225_4 )
);
defparam \core/n11225_s1 .INIT=4'h1;
LUT4 \core/n11235_s1  (
	.I0(\core/latched_csr [5]),
	.I1(\core/n11235_5 ),
	.I2(\core/csrregs_write ),
	.I3(\core/n11235_6 ),
	.F(\core/n11235_4 )
);
defparam \core/n11235_s1 .INIT=16'h4000;
LUT4 \core/n11331_s1  (
	.I0(\core/latched_csr [1]),
	.I1(\core/latched_csr [0]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11235_4 ),
	.F(\core/n11331_4 )
);
defparam \core/n11331_s1 .INIT=16'h4000;
LUT4 \core/n11448_s1  (
	.I0(\core/next_irq_pending [8]),
	.I1(\core/next_irq_pending [11]),
	.I2(\core/n11448_6 ),
	.I3(\core/n11448_7 ),
	.F(\core/n11448_4 )
);
defparam \core/n11448_s1 .INIT=16'h1000;
LUT4 \core/n11448_s2  (
	.I0(\core/next_irq_pending [12]),
	.I1(\core/next_irq_pending [15]),
	.I2(\core/n11448_8 ),
	.I3(\core/n11448_9 ),
	.F(\core/n11448_5 )
);
defparam \core/n11448_s2 .INIT=16'h1000;
LUT4 \core/n11530_s1  (
	.I0(\core/n11530_7 ),
	.I1(\core/n11530_8 ),
	.I2(\core/n5306_4 ),
	.I3(\core/csr_mcause_30_12 ),
	.F(\core/n11530_4 )
);
defparam \core/n11530_s1 .INIT=16'hA333;
LUT4 \core/n11530_s2  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n15119_9 ),
	.I2(\core/next_irq_pending [0]),
	.I3(\core/n11530_6 ),
	.F(\core/n11530_5 )
);
defparam \core/n11530_s2 .INIT=16'h007F;
LUT4 \core/n11530_s3  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11235_4 ),
	.F(\core/n11530_6 )
);
defparam \core/n11530_s3 .INIT=16'h4000;
LUT4 \core/n11531_s1  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/n11531_6 ),
	.I2(\core/n5306_4 ),
	.I3(\core/csr_mcause_30_12 ),
	.F(\core/n11531_4 )
);
defparam \core/n11531_s1 .INIT=16'h5333;
LUT4 \core/n11531_s2  (
	.I0(\core/n15119_9 ),
	.I1(\core/n11317_3 ),
	.I2(\core/next_irq_pending [3]),
	.I3(\core/n11500_16 ),
	.F(\core/n11531_5 )
);
defparam \core/n11531_s2 .INIT=16'h007F;
LUT3 \core/n11618_s2  (
	.I0(\core/reg_pc [31]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11618_5 )
);
defparam \core/n11618_s2 .INIT=8'h35;
LUT4 \core/n11618_s3  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11235_4 ),
	.F(\core/n11618_6 )
);
defparam \core/n11618_s3 .INIT=16'h8000;
LUT3 \core/n11619_s2  (
	.I0(\core/reg_pc [30]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11619_5 )
);
defparam \core/n11619_s2 .INIT=8'h35;
LUT3 \core/n11620_s2  (
	.I0(\core/reg_pc [29]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11620_5 )
);
defparam \core/n11620_s2 .INIT=8'h35;
LUT3 \core/n11621_s2  (
	.I0(\core/reg_pc [28]),
	.I1(\core/reg_op1 [28]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11621_5 )
);
defparam \core/n11621_s2 .INIT=8'h35;
LUT3 \core/n11622_s2  (
	.I0(\core/reg_pc [27]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11622_5 )
);
defparam \core/n11622_s2 .INIT=8'h35;
LUT3 \core/n11623_s2  (
	.I0(\core/reg_pc [26]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11623_5 )
);
defparam \core/n11623_s2 .INIT=8'h35;
LUT3 \core/n11624_s2  (
	.I0(\core/reg_pc [25]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11624_5 )
);
defparam \core/n11624_s2 .INIT=8'h35;
LUT3 \core/n11625_s2  (
	.I0(\core/reg_pc [24]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11625_5 )
);
defparam \core/n11625_s2 .INIT=8'h35;
LUT3 \core/n11626_s2  (
	.I0(\core/reg_pc [23]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11626_5 )
);
defparam \core/n11626_s2 .INIT=8'h35;
LUT3 \core/n11627_s2  (
	.I0(\core/reg_pc [22]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11627_5 )
);
defparam \core/n11627_s2 .INIT=8'h35;
LUT3 \core/n11628_s2  (
	.I0(\core/reg_pc [21]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11628_5 )
);
defparam \core/n11628_s2 .INIT=8'h35;
LUT3 \core/n11629_s2  (
	.I0(\core/reg_pc [20]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11629_5 )
);
defparam \core/n11629_s2 .INIT=8'h35;
LUT3 \core/n11630_s2  (
	.I0(\core/reg_pc [19]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11630_5 )
);
defparam \core/n11630_s2 .INIT=8'h35;
LUT3 \core/n11631_s2  (
	.I0(\core/reg_pc [18]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11631_5 )
);
defparam \core/n11631_s2 .INIT=8'h35;
LUT3 \core/n11632_s2  (
	.I0(\core/reg_pc [17]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11632_5 )
);
defparam \core/n11632_s2 .INIT=8'h35;
LUT3 \core/n11633_s2  (
	.I0(\core/reg_pc [16]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11633_5 )
);
defparam \core/n11633_s2 .INIT=8'h35;
LUT3 \core/n11634_s2  (
	.I0(\core/reg_pc [15]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11634_5 )
);
defparam \core/n11634_s2 .INIT=8'h35;
LUT3 \core/n11635_s2  (
	.I0(\core/reg_pc [14]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11635_5 )
);
defparam \core/n11635_s2 .INIT=8'h35;
LUT3 \core/n11636_s2  (
	.I0(\core/reg_pc [13]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11636_5 )
);
defparam \core/n11636_s2 .INIT=8'h35;
LUT3 \core/n11637_s2  (
	.I0(\core/reg_pc [12]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11637_5 )
);
defparam \core/n11637_s2 .INIT=8'h35;
LUT3 \core/n11638_s2  (
	.I0(\core/reg_pc [11]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11638_5 )
);
defparam \core/n11638_s2 .INIT=8'h35;
LUT3 \core/n11639_s2  (
	.I0(\core/reg_pc [10]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11639_5 )
);
defparam \core/n11639_s2 .INIT=8'h35;
LUT3 \core/n11640_s2  (
	.I0(\core/reg_pc [9]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11640_5 )
);
defparam \core/n11640_s2 .INIT=8'h35;
LUT3 \core/n11641_s2  (
	.I0(\core/reg_pc [8]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11641_5 )
);
defparam \core/n11641_s2 .INIT=8'h35;
LUT3 \core/n11642_s2  (
	.I0(\core/reg_pc [7]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11642_5 )
);
defparam \core/n11642_s2 .INIT=8'h35;
LUT3 \core/n11643_s2  (
	.I0(\core/reg_pc [6]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11643_5 )
);
defparam \core/n11643_s2 .INIT=8'h35;
LUT3 \core/n11644_s2  (
	.I0(\core/reg_pc [5]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11644_5 )
);
defparam \core/n11644_s2 .INIT=8'h35;
LUT3 \core/n11645_s2  (
	.I0(\core/reg_pc [4]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11645_5 )
);
defparam \core/n11645_s2 .INIT=8'h35;
LUT3 \core/n11646_s2  (
	.I0(\core/reg_pc [3]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11646_5 )
);
defparam \core/n11646_s2 .INIT=8'h35;
LUT3 \core/n11647_s2  (
	.I0(\core/reg_pc [2]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11647_5 )
);
defparam \core/n11647_s2 .INIT=8'h35;
LUT3 \core/n11648_s2  (
	.I0(\core/reg_pc [1]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11648_5 )
);
defparam \core/n11648_s2 .INIT=8'h35;
LUT3 \core/n11649_s2  (
	.I0(\core/reg_pc [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11649_5 )
);
defparam \core/n11649_s2 .INIT=8'h35;
LUT4 \core/n12212_s1  (
	.I0(\core/csr_cycle [25]),
	.I1(\core/csr_cycle [26]),
	.I2(\core/csr_cycle [27]),
	.I3(\core/n12212_7 ),
	.F(\core/n12212_4 )
);
defparam \core/n12212_s1 .INIT=16'h8000;
LUT4 \core/n12212_s2  (
	.I0(\core/n12212_8 ),
	.I1(\core/csr_cycle [20]),
	.I2(\core/csr_cycle [21]),
	.I3(\core/n12212_9 ),
	.F(\core/n12212_5 )
);
defparam \core/n12212_s2 .INIT=16'h8000;
LUT4 \core/n12212_s3  (
	.I0(\core/n12212_10 ),
	.I1(\core/n12212_11 ),
	.I2(\core/n12212_12 ),
	.I3(\core/n12212_13 ),
	.F(\core/n12212_6 )
);
defparam \core/n12212_s3 .INIT=16'h8000;
LUT2 \core/n12380_s1  (
	.I0(\core/timer [30]),
	.I1(\core/n12381_6 ),
	.F(\core/n12380_4 )
);
defparam \core/n12380_s1 .INIT=4'h4;
LUT2 \core/n12380_s2  (
	.I0(\core/instr_timer ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12380_5 )
);
defparam \core/n12380_s2 .INIT=4'h8;
LUT3 \core/n12382_s1  (
	.I0(\core/n12382_5 ),
	.I1(\core/n12392_7 ),
	.I2(\core/n12382_6 ),
	.F(\core/n12382_4 )
);
defparam \core/n12382_s1 .INIT=8'h80;
LUT3 \core/n12384_s1  (
	.I0(\core/timer [25]),
	.I1(\core/timer [26]),
	.I2(\core/n12386_4 ),
	.F(\core/n12384_4 )
);
defparam \core/n12384_s1 .INIT=8'h10;
LUT2 \core/n12385_s1  (
	.I0(\core/timer [25]),
	.I1(\core/n12386_4 ),
	.F(\core/n12385_4 )
);
defparam \core/n12385_s1 .INIT=4'h4;
LUT4 \core/n12386_s1  (
	.I0(\core/timer [23]),
	.I1(\core/timer [24]),
	.I2(\core/n12392_7 ),
	.I3(\core/n12386_5 ),
	.F(\core/n12386_4 )
);
defparam \core/n12386_s1 .INIT=16'h1000;
LUT3 \core/n12387_s1  (
	.I0(\core/timer [23]),
	.I1(\core/n12392_7 ),
	.I2(\core/n12386_5 ),
	.F(\core/n12387_4 )
);
defparam \core/n12387_s1 .INIT=8'h40;
LUT4 \core/n12389_s1  (
	.I0(\core/timer [19]),
	.I1(\core/timer [20]),
	.I2(\core/timer [21]),
	.I3(\core/n12392_7 ),
	.F(\core/n12389_4 )
);
defparam \core/n12389_s1 .INIT=16'h0100;
LUT3 \core/n12390_s1  (
	.I0(\core/timer [19]),
	.I1(\core/timer [20]),
	.I2(\core/n12392_7 ),
	.F(\core/n12390_4 )
);
defparam \core/n12390_s1 .INIT=8'h10;
LUT2 \core/n12393_s1  (
	.I0(\core/timer [17]),
	.I1(\core/n12394_4 ),
	.F(\core/n12393_4 )
);
defparam \core/n12393_s1 .INIT=4'h4;
LUT4 \core/n12394_s1  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/timer [16]),
	.I3(\core/n12397_4 ),
	.F(\core/n12394_4 )
);
defparam \core/n12394_s1 .INIT=16'h0100;
LUT4 \core/n12395_s1  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/n12397_4 ),
	.I3(\core/timer [16]),
	.F(\core/n12395_4 )
);
defparam \core/n12395_s1 .INIT=16'h10EF;
LUT2 \core/n12397_s1  (
	.I0(\core/n12401_7 ),
	.I1(\core/n12397_5 ),
	.F(\core/n12397_4 )
);
defparam \core/n12397_s1 .INIT=4'h8;
LUT4 \core/n12398_s1  (
	.I0(\core/timer [10]),
	.I1(\core/timer [11]),
	.I2(\core/timer [12]),
	.I3(\core/n12401_7 ),
	.F(\core/n12398_4 )
);
defparam \core/n12398_s1 .INIT=16'h0100;
LUT3 \core/n12399_s1  (
	.I0(\core/timer [10]),
	.I1(\core/timer [11]),
	.I2(\core/n12401_7 ),
	.F(\core/n12399_4 )
);
defparam \core/n12399_s1 .INIT=8'h10;
LUT2 \core/n12400_s1  (
	.I0(\core/timer [10]),
	.I1(\core/n12401_7 ),
	.F(\core/n12400_4 )
);
defparam \core/n12400_s1 .INIT=4'h4;
LUT4 \core/n12402_s1  (
	.I0(\core/timer [6]),
	.I1(\core/timer [7]),
	.I2(\core/timer [8]),
	.I3(\core/n12405_4 ),
	.F(\core/n12402_4 )
);
defparam \core/n12402_s1 .INIT=16'h0100;
LUT3 \core/n12403_s1  (
	.I0(\core/timer [6]),
	.I1(\core/timer [7]),
	.I2(\core/n12405_4 ),
	.F(\core/n12403_4 )
);
defparam \core/n12403_s1 .INIT=8'h10;
LUT3 \core/n12405_s1  (
	.I0(\core/timer [4]),
	.I1(\core/timer [5]),
	.I2(\core/n12407_5 ),
	.F(\core/n12405_4 )
);
defparam \core/n12405_s1 .INIT=8'h10;
LUT2 \core/n12406_s1  (
	.I0(\core/timer [4]),
	.I1(\core/n12407_5 ),
	.F(\core/n12406_4 )
);
defparam \core/n12406_s1 .INIT=4'h4;
LUT4 \core/n12407_s1  (
	.I0(\core/n11925_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/n12407_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/n12407_4 )
);
defparam \core/n12407_s1 .INIT=16'h00F8;
LUT4 \core/n12407_s2  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.I2(\core/timer [2]),
	.I3(\core/timer [3]),
	.F(\core/n12407_5 )
);
defparam \core/n12407_s2 .INIT=16'h0001;
LUT3 \core/n12408_s1  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.I2(\core/timer [2]),
	.F(\core/n12408_4 )
);
defparam \core/n12408_s1 .INIT=8'h01;
LUT2 \core/n12409_s1  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.F(\core/n12409_4 )
);
defparam \core/n12409_s1 .INIT=4'h1;
LUT4 \core/n12410_s1  (
	.I0(\core/n11928_107 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/n12410_5 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/n12410_4 )
);
defparam \core/n12410_s1 .INIT=16'h00F8;
LUT2 \core/n14982_s1  (
	.I0(\core/irq_state [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n14982_4 )
);
defparam \core/n14982_s1 .INIT=4'h8;
LUT4 \core/n15015_s1  (
	.I0(\core/timer [1]),
	.I1(\core/n12395_4 ),
	.I2(\core/n15015_5 ),
	.I3(\core/timer [0]),
	.F(\core/n15015_4 )
);
defparam \core/n15015_s1 .INIT=16'h4000;
LUT3 \core/n13359_s2  (
	.I0(\core/n12698_1 ),
	.I1(\core/n12929_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13359_5 )
);
defparam \core/n13359_s2 .INIT=8'hCA;
LUT4 \core/n13359_s3  (
	.I0(\core/n13359_8 ),
	.I1(\core/n22885_4 ),
	.I2(\core/n15894_7 ),
	.I3(\core/n13359_17 ),
	.F(\core/n13359_6 )
);
defparam \core/n13359_s3 .INIT=16'hC500;
LUT3 \core/n13360_s2  (
	.I0(\core/n12699_1 ),
	.I1(\core/n12930_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13360_5 )
);
defparam \core/n13360_s2 .INIT=8'hCA;
LUT3 \core/n13361_s2  (
	.I0(\core/n12700_1 ),
	.I1(\core/n12931_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13361_5 )
);
defparam \core/n13361_s2 .INIT=8'hCA;
LUT3 \core/n13362_s2  (
	.I0(\core/n12701_1 ),
	.I1(\core/n12932_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13362_5 )
);
defparam \core/n13362_s2 .INIT=8'hCA;
LUT3 \core/n13363_s2  (
	.I0(\core/n12702_1 ),
	.I1(\core/n12933_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13363_5 )
);
defparam \core/n13363_s2 .INIT=8'hCA;
LUT3 \core/n13364_s2  (
	.I0(\core/n12703_1 ),
	.I1(\core/n12934_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13364_5 )
);
defparam \core/n13364_s2 .INIT=8'hCA;
LUT3 \core/n13365_s2  (
	.I0(\core/n12704_1 ),
	.I1(\core/n12935_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13365_5 )
);
defparam \core/n13365_s2 .INIT=8'hCA;
LUT3 \core/n13366_s2  (
	.I0(\core/n12705_1 ),
	.I1(\core/n12936_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13366_5 )
);
defparam \core/n13366_s2 .INIT=8'hCA;
LUT3 \core/n13367_s2  (
	.I0(\core/n12706_1 ),
	.I1(\core/n12937_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13367_5 )
);
defparam \core/n13367_s2 .INIT=8'hCA;
LUT3 \core/n13368_s2  (
	.I0(\core/n12707_1 ),
	.I1(\core/n12938_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13368_5 )
);
defparam \core/n13368_s2 .INIT=8'hCA;
LUT3 \core/n13369_s2  (
	.I0(\core/n12708_1 ),
	.I1(\core/n12939_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13369_5 )
);
defparam \core/n13369_s2 .INIT=8'hCA;
LUT3 \core/n13370_s2  (
	.I0(\core/n12709_1 ),
	.I1(\core/n12940_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13370_5 )
);
defparam \core/n13370_s2 .INIT=8'hCA;
LUT3 \core/n13371_s2  (
	.I0(\core/n12710_1 ),
	.I1(\core/n12941_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13371_5 )
);
defparam \core/n13371_s2 .INIT=8'hCA;
LUT3 \core/n13372_s2  (
	.I0(\core/n12711_1 ),
	.I1(\core/n12942_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13372_5 )
);
defparam \core/n13372_s2 .INIT=8'hCA;
LUT3 \core/n13373_s2  (
	.I0(\core/n12712_1 ),
	.I1(\core/n12943_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13373_5 )
);
defparam \core/n13373_s2 .INIT=8'hCA;
LUT3 \core/n13374_s2  (
	.I0(\core/n12713_1 ),
	.I1(\core/n12944_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13374_5 )
);
defparam \core/n13374_s2 .INIT=8'hCA;
LUT3 \core/n13375_s2  (
	.I0(\core/n12714_1 ),
	.I1(\core/n12945_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13375_5 )
);
defparam \core/n13375_s2 .INIT=8'hCA;
LUT3 \core/n13376_s2  (
	.I0(\core/n12715_1 ),
	.I1(\core/n12946_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13376_5 )
);
defparam \core/n13376_s2 .INIT=8'hCA;
LUT3 \core/n13377_s2  (
	.I0(\core/n12716_1 ),
	.I1(\core/n12947_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13377_5 )
);
defparam \core/n13377_s2 .INIT=8'hCA;
LUT3 \core/n13378_s2  (
	.I0(\core/n12717_1 ),
	.I1(\core/n12948_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13378_5 )
);
defparam \core/n13378_s2 .INIT=8'hCA;
LUT3 \core/n13379_s2  (
	.I0(\core/n12718_1 ),
	.I1(\core/n12949_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13379_5 )
);
defparam \core/n13379_s2 .INIT=8'hCA;
LUT3 \core/n13380_s2  (
	.I0(\core/n12719_1 ),
	.I1(\core/n12950_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13380_5 )
);
defparam \core/n13380_s2 .INIT=8'hCA;
LUT3 \core/n13381_s2  (
	.I0(\core/n12720_1 ),
	.I1(\core/n12951_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13381_5 )
);
defparam \core/n13381_s2 .INIT=8'hCA;
LUT3 \core/n13382_s2  (
	.I0(\core/n12721_1 ),
	.I1(\core/n12952_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13382_5 )
);
defparam \core/n13382_s2 .INIT=8'hCA;
LUT3 \core/n13383_s2  (
	.I0(\core/n12722_1 ),
	.I1(\core/n12953_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13383_5 )
);
defparam \core/n13383_s2 .INIT=8'hCA;
LUT3 \core/n13384_s2  (
	.I0(\core/n12723_1 ),
	.I1(\core/n12954_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13384_5 )
);
defparam \core/n13384_s2 .INIT=8'hCA;
LUT3 \core/n13385_s2  (
	.I0(\core/n12724_1 ),
	.I1(\core/n12955_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13385_5 )
);
defparam \core/n13385_s2 .INIT=8'hCA;
LUT3 \core/n13386_s2  (
	.I0(\core/n12725_1 ),
	.I1(\core/n12956_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13386_5 )
);
defparam \core/n13386_s2 .INIT=8'hCA;
LUT3 \core/n13387_s2  (
	.I0(\core/n12726_1 ),
	.I1(\core/n12957_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13387_5 )
);
defparam \core/n13387_s2 .INIT=8'hCA;
LUT3 \core/n13388_s2  (
	.I0(\core/n12727_4 ),
	.I1(\core/n12958_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13388_5 )
);
defparam \core/n13388_s2 .INIT=8'hCA;
LUT3 \core/n13389_s2  (
	.I0(\core/n12728_1 ),
	.I1(\core/n12959_1 ),
	.I2(\core/n13359_15 ),
	.F(\core/n13389_5 )
);
defparam \core/n13389_s2 .INIT=8'hCA;
LUT2 \core/n22885_s1  (
	.I0(\core/instr_waitirq ),
	.I1(\core/decoder_trigger ),
	.F(\core/n22885_4 )
);
defparam \core/n22885_s1 .INIT=4'h4;
LUT2 \core/n22885_s2  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n23294_6 ),
	.F(\core/n22885_5 )
);
defparam \core/n22885_s2 .INIT=4'h8;
LUT4 \core/n22919_s1  (
	.I0(\core/n22919_6 ),
	.I1(\core/n22919_7 ),
	.I2(\core/n22919_8 ),
	.I3(\core/n22919_9 ),
	.F(\core/n22919_4 )
);
defparam \core/n22919_s1 .INIT=16'h8000;
LUT4 \core/n22919_s2  (
	.I0(\core/n22919_10 ),
	.I1(\core/n22919_11 ),
	.I2(\core/n22919_12 ),
	.I3(\core/n22919_13 ),
	.F(\core/n22919_5 )
);
defparam \core/n22919_s2 .INIT=16'h8000;
LUT4 \core/n23081_s1  (
	.I0(\core/n5304_3 ),
	.I1(\core/n23081_5 ),
	.I2(\core/n23081_6 ),
	.I3(\core/n23081_7 ),
	.F(\core/n23081_4 )
);
defparam \core/n23081_s1 .INIT=16'h4000;
LUT4 \core/n23285_s2  (
	.I0(\core/n23285_8 ),
	.I1(\core/mem_wordsize [1]),
	.I2(n624_5),
	.I3(\core/n11530_7 ),
	.F(\core/n23285_5 )
);
defparam \core/n23285_s2 .INIT=16'h0001;
LUT4 \core/n16058_s1  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.I3(\core/n16058_8 ),
	.F(\core/n16058_4 )
);
defparam \core/n16058_s1 .INIT=16'h4F00;
LUT3 \core/mem_la_wdata_31_s6  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata_31_11 )
);
defparam \core/mem_la_wdata_31_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_30_s6  (
	.I0(\core/reg_op2 [30]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_30_11 )
);
defparam \core/mem_la_wdata_30_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_29_s6  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op2 [13]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_29_11 )
);
defparam \core/mem_la_wdata_29_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_28_s6  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op2 [12]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_28_11 )
);
defparam \core/mem_la_wdata_28_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_27_s6  (
	.I0(\core/reg_op2 [27]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_27_11 )
);
defparam \core/mem_la_wdata_27_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_26_s6  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op2 [10]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_26_11 )
);
defparam \core/mem_la_wdata_26_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_25_s6  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_25_11 )
);
defparam \core/mem_la_wdata_25_s6 .INIT=8'hC5;
LUT3 \core/mem_la_wdata_24_s6  (
	.I0(\core/reg_op2 [24]),
	.I1(\core/reg_op2 [8]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_24_11 )
);
defparam \core/mem_la_wdata_24_s6 .INIT=8'hC5;
LUT2 \core/n2528_s7  (
	.I0(\core/mem_state [0]),
	.I1(\core/mem_state [1]),
	.F(\core/n2528_11 )
);
defparam \core/n2528_s7 .INIT=4'h1;
LUT4 \core/n5772_s4  (
	.I0(\core/n2227_6 ),
	.I1(\core/n5757_4 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5772_10 ),
	.F(\core/n5772_7 )
);
defparam \core/n5772_s4 .INIT=16'h1000;
LUT3 \core/n5771_s3  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5753_4 ),
	.F(\core/n5771_6 )
);
defparam \core/n5771_s3 .INIT=8'h40;
LUT3 \core/n5767_s3  (
	.I0(\core/n5767_8 ),
	.I1(\core/n5767_9 ),
	.I2(\core/n5376_6 ),
	.F(\core/n5767_6 )
);
defparam \core/n5767_s3 .INIT=8'h40;
LUT4 \core/wr_dcsr_ena_s3  (
	.I0(\core/wr_dcsr_ena_9 ),
	.I1(\core/decoded_csr [8]),
	.I2(\core/decoded_csr [9]),
	.I3(\core/wr_dcsr_ena_10 ),
	.F(\core/wr_dcsr_ena_7 )
);
defparam \core/wr_dcsr_ena_s3 .INIT=16'h8000;
LUT2 \core/wr_dcsr_ena_s4  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.F(\core/wr_dcsr_ena_8 )
);
defparam \core/wr_dcsr_ena_s4 .INIT=4'h1;
LUT3 \core/n15894_s4  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/instr_waitirq ),
	.F(\core/n15894_8 )
);
defparam \core/n15894_s4 .INIT=8'hE0;
LUT4 \core/mem_16bit_buffer_15_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/n2421_17 ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.I3(\core/mem_la_read_4 ),
	.F(\core/mem_16bit_buffer_15_8 )
);
defparam \core/mem_16bit_buffer_15_s4 .INIT=16'hBBF0;
LUT4 \core/csr_mepc_31_s4  (
	.I0(\core/instr_ecall_ebreak ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n15119_9 ),
	.I3(\core/n11317_3 ),
	.F(\core/csr_mepc_31_9 )
);
defparam \core/csr_mepc_31_s4 .INIT=16'h001F;
LUT4 \core/csr_mepc_31_s5  (
	.I0(\core/next_irq_pending [0]),
	.I1(\core/csr_mepc_31_11 ),
	.I2(\core/n12669_10 ),
	.I3(\core/cpu_state.cpu_state_trap ),
	.F(\core/csr_mepc_31_10 )
);
defparam \core/csr_mepc_31_s5 .INIT=16'h00BF;
LUT2 \core/csr_mcause_30_s5  (
	.I0(\core/n11492_18 ),
	.I1(\core/n11530_5 ),
	.F(\core/csr_mcause_30_10 )
);
defparam \core/csr_mcause_30_s5 .INIT=4'h4;
LUT2 \core/timer_31_s4  (
	.I0(\core/timer [29]),
	.I1(\core/timer [30]),
	.F(\core/timer_31_9 )
);
defparam \core/timer_31_s4 .INIT=4'h1;
LUT2 \core/mem_wordsize_1_s4  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.F(\core/mem_wordsize_1_8 )
);
defparam \core/mem_wordsize_1_s4 .INIT=4'h1;
LUT3 \core/n6160_s6  (
	.I0(\core/decoded_imm_uj [31]),
	.I1(\core/instr_jal ),
	.I2(\core/n6193_13 ),
	.F(\core/n6160_10 )
);
defparam \core/n6160_s6 .INIT=8'h07;
LUT3 \core/n6193_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [19]),
	.F(\core/n6193_10 )
);
defparam \core/n6193_s6 .INIT=8'hE0;
LUT3 \core/n6196_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [18]),
	.F(\core/n6196_10 )
);
defparam \core/n6196_s6 .INIT=8'hE0;
LUT3 \core/n6199_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [17]),
	.F(\core/n6199_10 )
);
defparam \core/n6199_s6 .INIT=8'hE0;
LUT3 \core/n6202_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [16]),
	.F(\core/n6202_10 )
);
defparam \core/n6202_s6 .INIT=8'hE0;
LUT3 \core/n6205_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [15]),
	.F(\core/n6205_10 )
);
defparam \core/n6205_s6 .INIT=8'hE0;
LUT3 \core/n6208_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [14]),
	.F(\core/n6208_10 )
);
defparam \core/n6208_s6 .INIT=8'hE0;
LUT3 \core/n6211_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [13]),
	.F(\core/n6211_10 )
);
defparam \core/n6211_s6 .INIT=8'hE0;
LUT3 \core/n6214_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n6214_10 )
);
defparam \core/n6214_s6 .INIT=8'hE0;
LUT3 \core/n6217_s6  (
	.I0(\core/instr_jalr ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/is_alu_reg_imm ),
	.F(\core/n6217_10 )
);
defparam \core/n6217_s6 .INIT=8'h01;
LUT4 \core/n6217_s7  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [11]),
	.I2(\core/mem_rdata_q [7]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n6217_11 )
);
defparam \core/n6217_s7 .INIT=16'h0777;
LUT4 \core/n6238_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [11]),
	.I3(\core/n6238_12 ),
	.F(\core/n6238_11 )
);
defparam \core/n6238_s7 .INIT=16'h1F00;
LUT4 \core/n6241_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [10]),
	.I3(\core/n6241_12 ),
	.F(\core/n6241_11 )
);
defparam \core/n6241_s7 .INIT=16'h1F00;
LUT4 \core/n6244_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [9]),
	.I3(\core/n6244_12 ),
	.F(\core/n6244_11 )
);
defparam \core/n6244_s7 .INIT=16'h1F00;
LUT4 \core/n6247_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [8]),
	.I3(\core/n6247_12 ),
	.F(\core/n6247_11 )
);
defparam \core/n6247_s7 .INIT=16'h1F00;
LUT4 \core/n6249_s7  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [7]),
	.I2(\core/mem_rdata_q [15]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6249_11 )
);
defparam \core/n6249_s7 .INIT=16'h0777;
LUT4 \core/alu_out_31_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [31]),
	.I2(\core/reg_op1 [31]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_31_12 )
);
defparam \core/alu_out_31_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_31_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [31]),
	.F(\core/alu_out_31_13 )
);
defparam \core/alu_out_31_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_30_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [30]),
	.I2(\core/reg_op1 [30]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_30_12 )
);
defparam \core/alu_out_30_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_30_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [30]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [30]),
	.F(\core/alu_out_30_13 )
);
defparam \core/alu_out_30_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_29_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [29]),
	.I2(\core/reg_op1 [29]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_29_12 )
);
defparam \core/alu_out_29_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_29_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [29]),
	.F(\core/alu_out_29_13 )
);
defparam \core/alu_out_29_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_28_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [28]),
	.I2(\core/reg_op1 [28]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_28_12 )
);
defparam \core/alu_out_28_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_28_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [28]),
	.F(\core/alu_out_28_13 )
);
defparam \core/alu_out_28_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_27_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [27]),
	.I2(\core/reg_op1 [27]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_27_12 )
);
defparam \core/alu_out_27_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_27_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [27]),
	.F(\core/alu_out_27_13 )
);
defparam \core/alu_out_27_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_26_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op1 [26]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_26_12 )
);
defparam \core/alu_out_26_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_26_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [26]),
	.F(\core/alu_out_26_13 )
);
defparam \core/alu_out_26_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_25_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [25]),
	.I2(\core/reg_op1 [25]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_25_12 )
);
defparam \core/alu_out_25_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_25_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [25]),
	.F(\core/alu_out_25_13 )
);
defparam \core/alu_out_25_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_24_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [24]),
	.I2(\core/reg_op1 [24]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_24_12 )
);
defparam \core/alu_out_24_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_24_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [24]),
	.F(\core/alu_out_24_13 )
);
defparam \core/alu_out_24_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_23_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [23]),
	.I2(\core/reg_op1 [23]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_23_12 )
);
defparam \core/alu_out_23_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_23_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [23]),
	.F(\core/alu_out_23_13 )
);
defparam \core/alu_out_23_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_22_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [22]),
	.I2(\core/reg_op1 [22]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_22_12 )
);
defparam \core/alu_out_22_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_22_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [22]),
	.F(\core/alu_out_22_13 )
);
defparam \core/alu_out_22_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_21_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [21]),
	.I2(\core/reg_op1 [21]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_21_12 )
);
defparam \core/alu_out_21_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_21_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [21]),
	.F(\core/alu_out_21_13 )
);
defparam \core/alu_out_21_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_20_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [20]),
	.I2(\core/reg_op1 [20]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_20_12 )
);
defparam \core/alu_out_20_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_20_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [20]),
	.F(\core/alu_out_20_13 )
);
defparam \core/alu_out_20_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_19_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [19]),
	.I2(\core/reg_op1 [19]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_19_12 )
);
defparam \core/alu_out_19_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_19_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [19]),
	.F(\core/alu_out_19_13 )
);
defparam \core/alu_out_19_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_18_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [18]),
	.I2(\core/reg_op1 [18]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_18_12 )
);
defparam \core/alu_out_18_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_18_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [18]),
	.F(\core/alu_out_18_13 )
);
defparam \core/alu_out_18_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_17_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [17]),
	.I2(\core/reg_op1 [17]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_17_12 )
);
defparam \core/alu_out_17_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_17_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [17]),
	.F(\core/alu_out_17_13 )
);
defparam \core/alu_out_17_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_16_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [16]),
	.I2(\core/reg_op1 [16]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_16_12 )
);
defparam \core/alu_out_16_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_16_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [16]),
	.F(\core/alu_out_16_13 )
);
defparam \core/alu_out_16_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_15_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [15]),
	.I2(\core/reg_op1 [15]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_15_12 )
);
defparam \core/alu_out_15_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_15_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [15]),
	.F(\core/alu_out_15_13 )
);
defparam \core/alu_out_15_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_14_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op1 [14]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_14_12 )
);
defparam \core/alu_out_14_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_14_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [14]),
	.F(\core/alu_out_14_13 )
);
defparam \core/alu_out_14_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_13_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [13]),
	.I2(\core/reg_op1 [13]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_13_12 )
);
defparam \core/alu_out_13_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_13_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [13]),
	.F(\core/alu_out_13_13 )
);
defparam \core/alu_out_13_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_12_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [12]),
	.I2(\core/reg_op1 [12]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_12_12 )
);
defparam \core/alu_out_12_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_12_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [12]),
	.F(\core/alu_out_12_13 )
);
defparam \core/alu_out_12_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_11_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [11]),
	.I2(\core/reg_op1 [11]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_11_12 )
);
defparam \core/alu_out_11_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_11_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [11]),
	.F(\core/alu_out_11_13 )
);
defparam \core/alu_out_11_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_10_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [10]),
	.I2(\core/reg_op1 [10]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_10_12 )
);
defparam \core/alu_out_10_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_10_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [10]),
	.F(\core/alu_out_10_13 )
);
defparam \core/alu_out_10_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_9_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op1 [9]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_9_12 )
);
defparam \core/alu_out_9_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_9_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [9]),
	.F(\core/alu_out_9_13 )
);
defparam \core/alu_out_9_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_8_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [8]),
	.I2(\core/reg_op1 [8]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_8_12 )
);
defparam \core/alu_out_8_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_8_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [8]),
	.F(\core/alu_out_8_13 )
);
defparam \core/alu_out_8_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_7_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [7]),
	.I2(\core/reg_op1 [7]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_7_12 )
);
defparam \core/alu_out_7_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_7_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [7]),
	.F(\core/alu_out_7_13 )
);
defparam \core/alu_out_7_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_6_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [6]),
	.I2(\core/reg_op1 [6]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_6_12 )
);
defparam \core/alu_out_6_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_6_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [6]),
	.F(\core/alu_out_6_13 )
);
defparam \core/alu_out_6_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_5_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [5]),
	.I2(\core/reg_op1 [5]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_5_12 )
);
defparam \core/alu_out_5_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_5_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [5]),
	.F(\core/alu_out_5_13 )
);
defparam \core/alu_out_5_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_4_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [4]),
	.I2(\core/reg_op1 [4]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_4_12 )
);
defparam \core/alu_out_4_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_4_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [4]),
	.F(\core/alu_out_4_13 )
);
defparam \core/alu_out_4_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_3_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [3]),
	.I2(\core/reg_op1 [3]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_3_12 )
);
defparam \core/alu_out_3_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_3_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [3]),
	.F(\core/alu_out_3_13 )
);
defparam \core/alu_out_3_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_2_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_2_12 )
);
defparam \core/alu_out_2_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_2_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [2]),
	.F(\core/alu_out_2_13 )
);
defparam \core/alu_out_2_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_1_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_1_12 )
);
defparam \core/alu_out_1_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_1_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [1]),
	.F(\core/alu_out_1_13 )
);
defparam \core/alu_out_1_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_0_s8  (
	.I0(\core/instr_beq ),
	.I1(\core/instr_bne ),
	.I2(\core/alu_out_0_15 ),
	.I3(\core/alu_out_0_16 ),
	.F(\core/alu_out_0_12 )
);
defparam \core/alu_out_0_s8 .INIT=16'h5300;
LUT4 \core/alu_out_0_s9  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/reg_op2 [0]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_0_13 )
);
defparam \core/alu_out_0_s9 .INIT=16'h14FC;
LUT4 \core/alu_out_0_s10  (
	.I0(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I1(\core/alu_add_sub [0]),
	.I2(\core/alu_out_0_43 ),
	.I3(\core/reg_op2 [0]),
	.F(\core/alu_out_0_14 )
);
defparam \core/alu_out_0_s10 .INIT=16'h7077;
LUT2 \core/cpuregs_wrdata_31_s6  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.F(\core/cpuregs_wrdata_31_10 )
);
defparam \core/cpuregs_wrdata_31_s6 .INIT=4'h4;
LUT3 \core/cpuregs_wrdata_31_s7  (
	.I0(\core/alu_out_q [31]),
	.I1(\core/reg_out [31]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_31_11 )
);
defparam \core/cpuregs_wrdata_31_s7 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_31_s8  (
	.I0(\core/irq_mask [31]),
	.I1(\core/next_irq_pending [31]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_31_12 )
);
defparam \core/cpuregs_wrdata_31_s8 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_31_s9  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [31]),
	.I2(\core/latched_branch ),
	.I3(\core/n7360_1 ),
	.F(\core/cpuregs_wrdata_31_13 )
);
defparam \core/cpuregs_wrdata_31_s9 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_30_s6  (
	.I0(\core/alu_out_q [30]),
	.I1(\core/reg_out [30]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_30_10 )
);
defparam \core/cpuregs_wrdata_30_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_30_s7  (
	.I0(\core/irq_mask [30]),
	.I1(\core/next_irq_pending [30]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_30_11 )
);
defparam \core/cpuregs_wrdata_30_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_30_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/latched_branch ),
	.I3(\core/n7361_1 ),
	.F(\core/cpuregs_wrdata_30_12 )
);
defparam \core/cpuregs_wrdata_30_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_29_s6  (
	.I0(\core/alu_out_q [29]),
	.I1(\core/reg_out [29]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_29_10 )
);
defparam \core/cpuregs_wrdata_29_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_29_s7  (
	.I0(\core/irq_mask [29]),
	.I1(\core/next_irq_pending [29]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_29_11 )
);
defparam \core/cpuregs_wrdata_29_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_29_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/latched_branch ),
	.I3(\core/n7362_1 ),
	.F(\core/cpuregs_wrdata_29_12 )
);
defparam \core/cpuregs_wrdata_29_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_28_s6  (
	.I0(\core/alu_out_q [28]),
	.I1(\core/reg_out [28]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_28_10 )
);
defparam \core/cpuregs_wrdata_28_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_28_s7  (
	.I0(\core/irq_mask [28]),
	.I1(\core/next_irq_pending [28]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_28_11 )
);
defparam \core/cpuregs_wrdata_28_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_28_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/latched_branch ),
	.I3(\core/n7363_1 ),
	.F(\core/cpuregs_wrdata_28_12 )
);
defparam \core/cpuregs_wrdata_28_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_27_s6  (
	.I0(\core/alu_out_q [27]),
	.I1(\core/reg_out [27]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_27_10 )
);
defparam \core/cpuregs_wrdata_27_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_27_s7  (
	.I0(\core/irq_mask [27]),
	.I1(\core/next_irq_pending [27]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_27_11 )
);
defparam \core/cpuregs_wrdata_27_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_27_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/latched_branch ),
	.I3(\core/n7364_1 ),
	.F(\core/cpuregs_wrdata_27_12 )
);
defparam \core/cpuregs_wrdata_27_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_26_s6  (
	.I0(\core/alu_out_q [26]),
	.I1(\core/reg_out [26]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_26_10 )
);
defparam \core/cpuregs_wrdata_26_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_26_s7  (
	.I0(\core/irq_mask [26]),
	.I1(\core/next_irq_pending [26]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_26_11 )
);
defparam \core/cpuregs_wrdata_26_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_26_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/latched_branch ),
	.I3(\core/n7365_1 ),
	.F(\core/cpuregs_wrdata_26_12 )
);
defparam \core/cpuregs_wrdata_26_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_25_s6  (
	.I0(\core/alu_out_q [25]),
	.I1(\core/reg_out [25]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_25_10 )
);
defparam \core/cpuregs_wrdata_25_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_25_s7  (
	.I0(\core/irq_mask [25]),
	.I1(\core/next_irq_pending [25]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_25_11 )
);
defparam \core/cpuregs_wrdata_25_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_25_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/latched_branch ),
	.I3(\core/n7366_1 ),
	.F(\core/cpuregs_wrdata_25_12 )
);
defparam \core/cpuregs_wrdata_25_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_24_s6  (
	.I0(\core/alu_out_q [24]),
	.I1(\core/reg_out [24]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_24_10 )
);
defparam \core/cpuregs_wrdata_24_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_24_s7  (
	.I0(\core/irq_mask [24]),
	.I1(\core/next_irq_pending [24]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_24_11 )
);
defparam \core/cpuregs_wrdata_24_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_24_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/latched_branch ),
	.I3(\core/n7367_1 ),
	.F(\core/cpuregs_wrdata_24_12 )
);
defparam \core/cpuregs_wrdata_24_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_23_s6  (
	.I0(\core/alu_out_q [23]),
	.I1(\core/reg_out [23]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_23_10 )
);
defparam \core/cpuregs_wrdata_23_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_23_s7  (
	.I0(\core/irq_mask [23]),
	.I1(\core/next_irq_pending [23]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_23_11 )
);
defparam \core/cpuregs_wrdata_23_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_23_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/latched_branch ),
	.I3(\core/n7368_1 ),
	.F(\core/cpuregs_wrdata_23_12 )
);
defparam \core/cpuregs_wrdata_23_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_22_s6  (
	.I0(\core/alu_out_q [22]),
	.I1(\core/reg_out [22]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_22_10 )
);
defparam \core/cpuregs_wrdata_22_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_22_s7  (
	.I0(\core/irq_mask [22]),
	.I1(\core/next_irq_pending [22]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_22_11 )
);
defparam \core/cpuregs_wrdata_22_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_22_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/latched_branch ),
	.I3(\core/n7369_1 ),
	.F(\core/cpuregs_wrdata_22_12 )
);
defparam \core/cpuregs_wrdata_22_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_21_s6  (
	.I0(\core/alu_out_q [21]),
	.I1(\core/reg_out [21]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_21_10 )
);
defparam \core/cpuregs_wrdata_21_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_21_s7  (
	.I0(\core/irq_mask [21]),
	.I1(\core/next_irq_pending [21]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_21_11 )
);
defparam \core/cpuregs_wrdata_21_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_21_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/latched_branch ),
	.I3(\core/n7370_1 ),
	.F(\core/cpuregs_wrdata_21_12 )
);
defparam \core/cpuregs_wrdata_21_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_20_s6  (
	.I0(\core/alu_out_q [20]),
	.I1(\core/reg_out [20]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_20_10 )
);
defparam \core/cpuregs_wrdata_20_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_20_s7  (
	.I0(\core/irq_mask [20]),
	.I1(\core/next_irq_pending [20]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_20_11 )
);
defparam \core/cpuregs_wrdata_20_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_20_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/latched_branch ),
	.I3(\core/n7371_1 ),
	.F(\core/cpuregs_wrdata_20_12 )
);
defparam \core/cpuregs_wrdata_20_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_19_s6  (
	.I0(\core/alu_out_q [19]),
	.I1(\core/reg_out [19]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_19_10 )
);
defparam \core/cpuregs_wrdata_19_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_19_s7  (
	.I0(\core/irq_mask [19]),
	.I1(\core/next_irq_pending [19]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_19_11 )
);
defparam \core/cpuregs_wrdata_19_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_19_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/latched_branch ),
	.I3(\core/n7372_1 ),
	.F(\core/cpuregs_wrdata_19_12 )
);
defparam \core/cpuregs_wrdata_19_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_18_s6  (
	.I0(\core/alu_out_q [18]),
	.I1(\core/reg_out [18]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_18_10 )
);
defparam \core/cpuregs_wrdata_18_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_18_s7  (
	.I0(\core/irq_mask [18]),
	.I1(\core/next_irq_pending [18]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_18_11 )
);
defparam \core/cpuregs_wrdata_18_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_18_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/latched_branch ),
	.I3(\core/n7373_1 ),
	.F(\core/cpuregs_wrdata_18_12 )
);
defparam \core/cpuregs_wrdata_18_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_17_s6  (
	.I0(\core/alu_out_q [17]),
	.I1(\core/reg_out [17]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_17_10 )
);
defparam \core/cpuregs_wrdata_17_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_17_s7  (
	.I0(\core/irq_mask [17]),
	.I1(\core/next_irq_pending [17]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_17_11 )
);
defparam \core/cpuregs_wrdata_17_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_17_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/latched_branch ),
	.I3(\core/n7374_1 ),
	.F(\core/cpuregs_wrdata_17_12 )
);
defparam \core/cpuregs_wrdata_17_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_16_s6  (
	.I0(\core/alu_out_q [16]),
	.I1(\core/reg_out [16]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_16_10 )
);
defparam \core/cpuregs_wrdata_16_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_16_s7  (
	.I0(\core/irq_mask [16]),
	.I1(\core/next_irq_pending [16]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_16_11 )
);
defparam \core/cpuregs_wrdata_16_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_16_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/latched_branch ),
	.I3(\core/n7375_1 ),
	.F(\core/cpuregs_wrdata_16_12 )
);
defparam \core/cpuregs_wrdata_16_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_15_s6  (
	.I0(\core/alu_out_q [15]),
	.I1(\core/reg_out [15]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_15_10 )
);
defparam \core/cpuregs_wrdata_15_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_15_s7  (
	.I0(\core/irq_mask [15]),
	.I1(\core/next_irq_pending [15]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_15_11 )
);
defparam \core/cpuregs_wrdata_15_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_15_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/latched_branch ),
	.I3(\core/n7376_1 ),
	.F(\core/cpuregs_wrdata_15_12 )
);
defparam \core/cpuregs_wrdata_15_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_14_s6  (
	.I0(\core/alu_out_q [14]),
	.I1(\core/reg_out [14]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_14_10 )
);
defparam \core/cpuregs_wrdata_14_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_14_s7  (
	.I0(\core/irq_mask [14]),
	.I1(\core/next_irq_pending [14]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_14_11 )
);
defparam \core/cpuregs_wrdata_14_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_14_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/latched_branch ),
	.I3(\core/n7377_1 ),
	.F(\core/cpuregs_wrdata_14_12 )
);
defparam \core/cpuregs_wrdata_14_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_13_s6  (
	.I0(\core/alu_out_q [13]),
	.I1(\core/reg_out [13]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_13_10 )
);
defparam \core/cpuregs_wrdata_13_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_13_s7  (
	.I0(\core/irq_mask [13]),
	.I1(\core/next_irq_pending [13]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_13_11 )
);
defparam \core/cpuregs_wrdata_13_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_13_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/latched_branch ),
	.I3(\core/n7378_1 ),
	.F(\core/cpuregs_wrdata_13_12 )
);
defparam \core/cpuregs_wrdata_13_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_12_s6  (
	.I0(\core/alu_out_q [12]),
	.I1(\core/reg_out [12]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_12_10 )
);
defparam \core/cpuregs_wrdata_12_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_12_s7  (
	.I0(\core/irq_mask [12]),
	.I1(\core/next_irq_pending [12]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_12_11 )
);
defparam \core/cpuregs_wrdata_12_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_12_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/latched_branch ),
	.I3(\core/n7379_1 ),
	.F(\core/cpuregs_wrdata_12_12 )
);
defparam \core/cpuregs_wrdata_12_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_11_s6  (
	.I0(\core/alu_out_q [11]),
	.I1(\core/reg_out [11]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_11_10 )
);
defparam \core/cpuregs_wrdata_11_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_11_s7  (
	.I0(\core/irq_mask [11]),
	.I1(\core/next_irq_pending [11]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_11_11 )
);
defparam \core/cpuregs_wrdata_11_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_11_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/latched_branch ),
	.I3(\core/n7380_1 ),
	.F(\core/cpuregs_wrdata_11_12 )
);
defparam \core/cpuregs_wrdata_11_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_10_s6  (
	.I0(\core/alu_out_q [10]),
	.I1(\core/reg_out [10]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_10_10 )
);
defparam \core/cpuregs_wrdata_10_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_10_s7  (
	.I0(\core/irq_mask [10]),
	.I1(\core/next_irq_pending [10]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_10_11 )
);
defparam \core/cpuregs_wrdata_10_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_10_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/latched_branch ),
	.I3(\core/n7381_1 ),
	.F(\core/cpuregs_wrdata_10_12 )
);
defparam \core/cpuregs_wrdata_10_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_9_s6  (
	.I0(\core/alu_out_q [9]),
	.I1(\core/reg_out [9]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_9_10 )
);
defparam \core/cpuregs_wrdata_9_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_9_s7  (
	.I0(\core/irq_mask [9]),
	.I1(\core/next_irq_pending [9]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_9_11 )
);
defparam \core/cpuregs_wrdata_9_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_9_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/latched_branch ),
	.I3(\core/n7382_1 ),
	.F(\core/cpuregs_wrdata_9_12 )
);
defparam \core/cpuregs_wrdata_9_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_8_s6  (
	.I0(\core/alu_out_q [8]),
	.I1(\core/reg_out [8]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_8_10 )
);
defparam \core/cpuregs_wrdata_8_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_8_s7  (
	.I0(\core/irq_mask [8]),
	.I1(\core/next_irq_pending [8]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_8_11 )
);
defparam \core/cpuregs_wrdata_8_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_8_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/latched_branch ),
	.I3(\core/n7383_1 ),
	.F(\core/cpuregs_wrdata_8_12 )
);
defparam \core/cpuregs_wrdata_8_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_7_s6  (
	.I0(\core/alu_out_q [7]),
	.I1(\core/reg_out [7]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_7_10 )
);
defparam \core/cpuregs_wrdata_7_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_7_s7  (
	.I0(\core/irq_mask [7]),
	.I1(\core/next_irq_pending [7]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_7_11 )
);
defparam \core/cpuregs_wrdata_7_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_7_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/latched_branch ),
	.I3(\core/n7384_1 ),
	.F(\core/cpuregs_wrdata_7_12 )
);
defparam \core/cpuregs_wrdata_7_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_6_s6  (
	.I0(\core/alu_out_q [6]),
	.I1(\core/reg_out [6]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_6_10 )
);
defparam \core/cpuregs_wrdata_6_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_6_s7  (
	.I0(\core/irq_mask [6]),
	.I1(\core/next_irq_pending [6]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_6_11 )
);
defparam \core/cpuregs_wrdata_6_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_6_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/latched_branch ),
	.I3(\core/n7385_1 ),
	.F(\core/cpuregs_wrdata_6_12 )
);
defparam \core/cpuregs_wrdata_6_s8 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_5_s6  (
	.I0(\core/alu_out_q [5]),
	.I1(\core/reg_out [5]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_5_10 )
);
defparam \core/cpuregs_wrdata_5_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_5_s7  (
	.I0(\core/reg_next_pc [5]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_5_11 )
);
defparam \core/cpuregs_wrdata_5_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_4_s6  (
	.I0(\core/alu_out_q [4]),
	.I1(\core/reg_out [4]),
	.I2(\core/latched_stalu ),
	.I3(\core/cpuregs_wrdata_31_10 ),
	.F(\core/cpuregs_wrdata_4_10 )
);
defparam \core/cpuregs_wrdata_4_s6 .INIT=16'hAC00;
LUT4 \core/cpuregs_wrdata_4_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/latched_branch ),
	.I3(\core/n7387_1 ),
	.F(\core/cpuregs_wrdata_4_11 )
);
defparam \core/cpuregs_wrdata_4_s7 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_3_s6  (
	.I0(\core/alu_out_q [3]),
	.I1(\core/reg_out [3]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_3_10 )
);
defparam \core/cpuregs_wrdata_3_s6 .INIT=8'h53;
LUT4 \core/cpuregs_wrdata_3_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/latched_branch ),
	.I3(\core/n7388_1 ),
	.F(\core/cpuregs_wrdata_3_12 )
);
defparam \core/cpuregs_wrdata_3_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_2_s6  (
	.I0(\core/alu_out_q [2]),
	.I1(\core/reg_out [2]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_2_10 )
);
defparam \core/cpuregs_wrdata_2_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_2_s7  (
	.I0(\core/irq_mask [2]),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_2_11 )
);
defparam \core/cpuregs_wrdata_2_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_2_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/latched_branch ),
	.I3(\core/n7389_4 ),
	.F(\core/cpuregs_wrdata_2_12 )
);
defparam \core/cpuregs_wrdata_2_s8 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_1_s6  (
	.I0(\core/alu_out_q [1]),
	.I1(\core/reg_out [1]),
	.I2(\core/latched_stalu ),
	.I3(\core/cpuregs_wrdata_31_10 ),
	.F(\core/cpuregs_wrdata_1_10 )
);
defparam \core/cpuregs_wrdata_1_s6 .INIT=16'hAC00;
LUT4 \core/cpuregs_wrdata_1_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/latched_branch ),
	.I3(\core/n7390_1 ),
	.F(\core/cpuregs_wrdata_1_11 )
);
defparam \core/cpuregs_wrdata_1_s7 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_0_s6  (
	.I0(\core/reg_out [0]),
	.I1(\core/alu_out_q [0]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_0_10 )
);
defparam \core/cpuregs_wrdata_0_s6 .INIT=8'hCA;
LUT4 \core/cpuregs_wrdata_0_s7  (
	.I0(\core/irq_mask [0]),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/irq_state [1]),
	.I3(\core/cpuregs_wrdata_0_12 ),
	.F(\core/cpuregs_wrdata_0_11 )
);
defparam \core/cpuregs_wrdata_0_s7 .INIT=16'hBF00;
LUT4 \core/n12558_s6  (
	.I0(\core/n12558_12 ),
	.I1(\core/irq_state [1]),
	.I2(\core/latched_branch ),
	.I3(\core/latched_store ),
	.F(\core/n12558_10 )
);
defparam \core/n12558_s6 .INIT=16'h3001;
LUT4 \core/n12558_s7  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_31_11 ),
	.I2(qout_r_132[31]),
	.I3(\core/n12558_15 ),
	.F(\core/n12558_11 )
);
defparam \core/n12558_s7 .INIT=16'h0DDD;
LUT4 \core/n12560_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_30_10 ),
	.I2(qout_r_132[30]),
	.I3(\core/n12558_15 ),
	.F(\core/n12560_10 )
);
defparam \core/n12560_s6 .INIT=16'h0DDD;
LUT4 \core/n12562_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_29_10 ),
	.I2(qout_r_132[29]),
	.I3(\core/n12558_15 ),
	.F(\core/n12562_10 )
);
defparam \core/n12562_s6 .INIT=16'h0DDD;
LUT4 \core/n12564_s7  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_28_10 ),
	.I2(qout_r_132[28]),
	.I3(\core/n12558_15 ),
	.F(\core/n12564_11 )
);
defparam \core/n12564_s7 .INIT=16'h0DDD;
LUT4 \core/n12566_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_27_10 ),
	.I2(qout_r_132[27]),
	.I3(\core/n12558_15 ),
	.F(\core/n12566_10 )
);
defparam \core/n12566_s6 .INIT=16'h0DDD;
LUT4 \core/n12568_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_26_10 ),
	.I2(qout_r_132[26]),
	.I3(\core/n12558_15 ),
	.F(\core/n12568_10 )
);
defparam \core/n12568_s6 .INIT=16'h0DDD;
LUT4 \core/n12570_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_25_10 ),
	.I2(qout_r_132[25]),
	.I3(\core/n12558_15 ),
	.F(\core/n12570_10 )
);
defparam \core/n12570_s6 .INIT=16'h0DDD;
LUT4 \core/n12572_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_24_10 ),
	.I2(qout_r_132[24]),
	.I3(\core/n12558_15 ),
	.F(\core/n12572_10 )
);
defparam \core/n12572_s6 .INIT=16'h0DDD;
LUT4 \core/n12574_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_23_10 ),
	.I2(qout_r_132[23]),
	.I3(\core/n12558_15 ),
	.F(\core/n12574_10 )
);
defparam \core/n12574_s6 .INIT=16'h0DDD;
LUT4 \core/n12576_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_22_10 ),
	.I2(qout_r_132[22]),
	.I3(\core/n12558_15 ),
	.F(\core/n12576_10 )
);
defparam \core/n12576_s6 .INIT=16'h0DDD;
LUT4 \core/n12578_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_21_10 ),
	.I2(qout_r_132[21]),
	.I3(\core/n12558_15 ),
	.F(\core/n12578_10 )
);
defparam \core/n12578_s6 .INIT=16'h0DDD;
LUT4 \core/n12580_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_20_10 ),
	.I2(qout_r_132[20]),
	.I3(\core/n12558_15 ),
	.F(\core/n12580_10 )
);
defparam \core/n12580_s6 .INIT=16'h0DDD;
LUT4 \core/n12582_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_19_10 ),
	.I2(qout_r_132[19]),
	.I3(\core/n12558_15 ),
	.F(\core/n12582_10 )
);
defparam \core/n12582_s6 .INIT=16'h0DDD;
LUT4 \core/n12584_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_18_10 ),
	.I2(qout_r_132[18]),
	.I3(\core/n12558_15 ),
	.F(\core/n12584_10 )
);
defparam \core/n12584_s6 .INIT=16'h0DDD;
LUT4 \core/n12586_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_17_10 ),
	.I2(qout_r_132[17]),
	.I3(\core/n12558_15 ),
	.F(\core/n12586_10 )
);
defparam \core/n12586_s6 .INIT=16'h0DDD;
LUT4 \core/n12588_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_16_10 ),
	.I2(qout_r_132[16]),
	.I3(\core/n12558_15 ),
	.F(\core/n12588_10 )
);
defparam \core/n12588_s6 .INIT=16'h0DDD;
LUT4 \core/n12590_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_15_10 ),
	.I2(qout_r_132[15]),
	.I3(\core/n12558_15 ),
	.F(\core/n12590_10 )
);
defparam \core/n12590_s6 .INIT=16'h0DDD;
LUT4 \core/n12592_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_14_10 ),
	.I2(qout_r_132[14]),
	.I3(\core/n12558_15 ),
	.F(\core/n12592_10 )
);
defparam \core/n12592_s6 .INIT=16'h0DDD;
LUT4 \core/n12594_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_13_10 ),
	.I2(qout_r_132[13]),
	.I3(\core/n12558_15 ),
	.F(\core/n12594_10 )
);
defparam \core/n12594_s6 .INIT=16'h0DDD;
LUT4 \core/n12596_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_12_10 ),
	.I2(qout_r_132[12]),
	.I3(\core/n12558_15 ),
	.F(\core/n12596_10 )
);
defparam \core/n12596_s6 .INIT=16'h0DDD;
LUT4 \core/n12598_s7  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_11_10 ),
	.I2(qout_r_132[11]),
	.I3(\core/n12558_15 ),
	.F(\core/n12598_11 )
);
defparam \core/n12598_s7 .INIT=16'h0DDD;
LUT4 \core/n12600_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_10_10 ),
	.I2(qout_r_132[10]),
	.I3(\core/n12558_15 ),
	.F(\core/n12600_10 )
);
defparam \core/n12600_s6 .INIT=16'h0DDD;
LUT4 \core/n12602_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_9_10 ),
	.I2(qout_r_132[9]),
	.I3(\core/n12558_15 ),
	.F(\core/n12602_10 )
);
defparam \core/n12602_s6 .INIT=16'h0DDD;
LUT4 \core/n12604_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_8_10 ),
	.I2(qout_r_132[8]),
	.I3(\core/n12558_15 ),
	.F(\core/n12604_10 )
);
defparam \core/n12604_s6 .INIT=16'h0DDD;
LUT4 \core/n12606_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_7_10 ),
	.I2(qout_r_132[7]),
	.I3(\core/n12558_15 ),
	.F(\core/n12606_10 )
);
defparam \core/n12606_s6 .INIT=16'h0DDD;
LUT4 \core/n12608_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_6_10 ),
	.I2(qout_r_132[6]),
	.I3(\core/n12558_15 ),
	.F(\core/n12608_10 )
);
defparam \core/n12608_s6 .INIT=16'h0DDD;
LUT4 \core/n12610_s6  (
	.I0(\core/n12558_15 ),
	.I1(qout_r_132[5]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_5_10 ),
	.F(\core/n12610_10 )
);
defparam \core/n12610_s6 .INIT=16'h0777;
LUT4 \core/n12612_s6  (
	.I0(\core/n12558_15 ),
	.I1(qout_r_132[4]),
	.I2(\core/n12612_11 ),
	.I3(\core/n12564_13 ),
	.F(\core/n12612_10 )
);
defparam \core/n12612_s6 .INIT=16'h0007;
LUT4 \core/n12614_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_3_10 ),
	.I2(qout_r_132[3]),
	.I3(\core/n12558_15 ),
	.F(\core/n12614_10 )
);
defparam \core/n12614_s6 .INIT=16'h0DDD;
LUT4 \core/n12616_s6  (
	.I0(\core/next_pc_31_4 ),
	.I1(\core/cpuregs_wrdata_2_10 ),
	.I2(qout_r_132[2]),
	.I3(\core/n12558_15 ),
	.F(\core/n12616_10 )
);
defparam \core/n12616_s6 .INIT=16'h0DDD;
LUT4 \core/n12618_s6  (
	.I0(qout_r_132[1]),
	.I1(\core/n12558_15 ),
	.I2(\core/n12618_11 ),
	.I3(\core/next_pc_31_4 ),
	.F(\core/n12618_10 )
);
defparam \core/n12618_s6 .INIT=16'h7077;
LUT3 \core/n15011_s13  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15011_26 ),
	.F(\core/n15011_21 )
);
defparam \core/n15011_s13 .INIT=8'h10;
LUT4 \core/n15120_s10  (
	.I0(\core/n15120_17 ),
	.I1(\core/n15120_18 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15120_19 ),
	.F(\core/n15120_14 )
);
defparam \core/n15120_s10 .INIT=16'h8F00;
LUT4 \core/n15121_s9  (
	.I0(\core/n15121_14 ),
	.I1(\core/n15121_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15121_16 ),
	.F(\core/n15121_13 )
);
defparam \core/n15121_s9 .INIT=16'h8F00;
LUT4 \core/n15122_s9  (
	.I0(\core/n15122_14 ),
	.I1(\core/n15122_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15122_16 ),
	.F(\core/n15122_13 )
);
defparam \core/n15122_s9 .INIT=16'h8F00;
LUT4 \core/n15123_s9  (
	.I0(\core/n15123_14 ),
	.I1(\core/n15123_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15123_16 ),
	.F(\core/n15123_13 )
);
defparam \core/n15123_s9 .INIT=16'h8F00;
LUT4 \core/n15124_s8  (
	.I0(\core/n15120_15 ),
	.I1(mem_rdata[27]),
	.I2(\core/n15137_24 ),
	.I3(\core/n15120_16 ),
	.F(\core/n15124_12 )
);
defparam \core/n15124_s8 .INIT=16'h0007;
LUT4 \core/n15124_s9  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [27]),
	.I2(\core/n15124_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15124_13 )
);
defparam \core/n15124_s9 .INIT=16'hF800;
LUT4 \core/n15124_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [27]),
	.I2(\core/n15124_16 ),
	.I3(\core/n15124_17 ),
	.F(\core/n15124_14 )
);
defparam \core/n15124_s10 .INIT=16'h0700;
LUT4 \core/n15125_s9  (
	.I0(\core/n15125_14 ),
	.I1(\core/n15125_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15125_16 ),
	.F(\core/n15125_13 )
);
defparam \core/n15125_s9 .INIT=16'h8F00;
LUT4 \core/n15126_s9  (
	.I0(\core/n15126_14 ),
	.I1(\core/n15126_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15126_16 ),
	.F(\core/n15126_13 )
);
defparam \core/n15126_s9 .INIT=16'h8F00;
LUT4 \core/n15127_s9  (
	.I0(\core/n15127_14 ),
	.I1(\core/n15127_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15127_16 ),
	.F(\core/n15127_13 )
);
defparam \core/n15127_s9 .INIT=16'h8F00;
LUT4 \core/n15128_s9  (
	.I0(\core/n15128_14 ),
	.I1(\core/n15128_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15128_16 ),
	.F(\core/n15128_13 )
);
defparam \core/n15128_s9 .INIT=16'h8F00;
LUT4 \core/n15129_s9  (
	.I0(\core/n15129_14 ),
	.I1(\core/n15129_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15129_16 ),
	.F(\core/n15129_13 )
);
defparam \core/n15129_s9 .INIT=16'h8F00;
LUT4 \core/n15130_s9  (
	.I0(\core/n15130_14 ),
	.I1(\core/n15130_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15130_16 ),
	.F(\core/n15130_13 )
);
defparam \core/n15130_s9 .INIT=16'h8F00;
LUT4 \core/n15131_s9  (
	.I0(\core/n15131_14 ),
	.I1(\core/n15131_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15131_16 ),
	.F(\core/n15131_13 )
);
defparam \core/n15131_s9 .INIT=16'h8F00;
LUT4 \core/n15132_s9  (
	.I0(\core/n15132_14 ),
	.I1(\core/n15132_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15132_16 ),
	.F(\core/n15132_13 )
);
defparam \core/n15132_s9 .INIT=16'h8F00;
LUT4 \core/n15133_s8  (
	.I0(\core/n15120_15 ),
	.I1(mem_rdata[18]),
	.I2(\core/n15137_24 ),
	.I3(\core/n15120_16 ),
	.F(\core/n15133_12 )
);
defparam \core/n15133_s8 .INIT=16'h0007;
LUT4 \core/n15133_s9  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [18]),
	.I2(\core/n15133_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15133_13 )
);
defparam \core/n15133_s9 .INIT=16'hF800;
LUT4 \core/n15133_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [18]),
	.I2(\core/n15133_16 ),
	.I3(\core/n15133_17 ),
	.F(\core/n15133_14 )
);
defparam \core/n15133_s10 .INIT=16'h0700;
LUT3 \core/n15134_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/n15134_14 ),
	.F(\core/n15134_13 )
);
defparam \core/n15134_s9 .INIT=8'h70;
LUT4 \core/n15135_s9  (
	.I0(\core/n15135_14 ),
	.I1(\core/n15135_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15135_16 ),
	.F(\core/n15135_13 )
);
defparam \core/n15135_s9 .INIT=16'h8F00;
LUT3 \core/n15136_s8  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15136_16 ),
	.F(\core/n15136_12 )
);
defparam \core/n15136_s8 .INIT=8'hB0;
LUT4 \core/n15136_s9  (
	.I0(\core/n15136_17 ),
	.I1(\core/n15144_12 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15136_13 )
);
defparam \core/n15136_s9 .INIT=16'h3A00;
LUT4 \core/n15136_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [15]),
	.I2(\core/n15136_18 ),
	.I3(\core/n15136_19 ),
	.F(\core/n15136_14 )
);
defparam \core/n15136_s10 .INIT=16'h0700;
LUT4 \core/n15137_s8  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(mem_rdata[30]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15137_12 )
);
defparam \core/n15137_s8 .INIT=16'hC500;
LUT4 \core/n15137_s10  (
	.I0(\core/n15137_17 ),
	.I1(\core/n15137_18 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15137_19 ),
	.F(\core/n15137_14 )
);
defparam \core/n15137_s10 .INIT=16'h8F00;
LUT4 \core/n15138_s8  (
	.I0(\core/mem_rdata_latched_29_5 ),
	.I1(mem_rdata[29]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15138_12 )
);
defparam \core/n15138_s8 .INIT=16'hCA00;
LUT4 \core/n15138_s9  (
	.I0(\core/n15138_14 ),
	.I1(\core/n15138_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15138_16 ),
	.F(\core/n15138_13 )
);
defparam \core/n15138_s9 .INIT=16'h8F00;
LUT4 \core/n15139_s8  (
	.I0(\core/mem_rdata_latched_28_5 ),
	.I1(mem_rdata[28]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15139_12 )
);
defparam \core/n15139_s8 .INIT=16'hCA00;
LUT4 \core/n15139_s9  (
	.I0(\core/n15139_14 ),
	.I1(\core/n15139_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15139_16 ),
	.F(\core/n15139_13 )
);
defparam \core/n15139_s9 .INIT=16'h8F00;
LUT4 \core/n15140_s8  (
	.I0(\core/mem_rdata_latched_27_4 ),
	.I1(mem_rdata[27]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15140_12 )
);
defparam \core/n15140_s8 .INIT=16'hCA00;
LUT4 \core/n15140_s9  (
	.I0(\core/n15140_14 ),
	.I1(\core/n15140_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15140_16 ),
	.F(\core/n15140_13 )
);
defparam \core/n15140_s9 .INIT=16'h8F00;
LUT4 \core/n15141_s8  (
	.I0(\core/mem_rdata_latched_26_6 ),
	.I1(mem_rdata[26]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15141_12 )
);
defparam \core/n15141_s8 .INIT=16'hCA00;
LUT4 \core/n15141_s9  (
	.I0(\core/n15141_14 ),
	.I1(\core/n15141_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15141_16 ),
	.F(\core/n15141_13 )
);
defparam \core/n15141_s9 .INIT=16'h8F00;
LUT4 \core/n15142_s8  (
	.I0(\core/mem_rdata_latched_25_7 ),
	.I1(mem_rdata[25]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15142_12 )
);
defparam \core/n15142_s8 .INIT=16'hCA00;
LUT4 \core/n15142_s9  (
	.I0(\core/n15142_14 ),
	.I1(\core/n15142_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15142_16 ),
	.F(\core/n15142_13 )
);
defparam \core/n15142_s9 .INIT=16'h8F00;
LUT4 \core/n15143_s8  (
	.I0(\core/mem_rdata_latched_24_5 ),
	.I1(mem_rdata[24]),
	.I2(\core/n15137_15 ),
	.I3(\core/n15137_16 ),
	.F(\core/n15143_12 )
);
defparam \core/n15143_s8 .INIT=16'hCA00;
LUT4 \core/n15143_s9  (
	.I0(\core/n15143_14 ),
	.I1(\core/n15143_15 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15143_16 ),
	.F(\core/n15143_13 )
);
defparam \core/n15143_s9 .INIT=16'h8F00;
LUT3 \core/n15144_s8  (
	.I0(\core/n15144_15 ),
	.I1(\core/n15144_16 ),
	.I2(\core/n15144_17 ),
	.F(\core/n15144_12 )
);
defparam \core/n15144_s8 .INIT=8'hD0;
LUT4 \core/n15144_s9  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [7]),
	.I2(\core/n15144_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15144_13 )
);
defparam \core/n15144_s9 .INIT=16'hF800;
LUT4 \core/n15144_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [7]),
	.I2(\core/n15144_19 ),
	.I3(\core/n15144_20 ),
	.F(\core/n15144_14 )
);
defparam \core/n15144_s10 .INIT=16'h0700;
LUT4 \core/n15145_s8  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(mem_rdata[30]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15144_15 ),
	.F(\core/n15145_12 )
);
defparam \core/n15145_s8 .INIT=16'hC500;
LUT4 \core/n15145_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_22_4 ),
	.I2(mem_rdata[22]),
	.I3(\core/n15145_15 ),
	.F(\core/n15145_13 )
);
defparam \core/n15145_s9 .INIT=16'h0BBB;
LUT4 \core/n15145_s10  (
	.I0(\core/n15145_16 ),
	.I1(\core/n15145_17 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15145_18 ),
	.F(\core/n15145_14 )
);
defparam \core/n15145_s10 .INIT=16'h8F00;
LUT4 \core/n15146_s8  (
	.I0(\core/mem_rdata_latched_29_5 ),
	.I1(mem_rdata[29]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15144_15 ),
	.F(\core/n15146_12 )
);
defparam \core/n15146_s8 .INIT=16'hCA00;
LUT4 \core/n15146_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_21_5 ),
	.I2(mem_rdata[21]),
	.I3(\core/n15145_15 ),
	.F(\core/n15146_13 )
);
defparam \core/n15146_s9 .INIT=16'h0BBB;
LUT4 \core/n15146_s10  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/n15146_15 ),
	.I2(\core/n15146_16 ),
	.I3(\core/n15146_17 ),
	.F(\core/n15146_14 )
);
defparam \core/n15146_s10 .INIT=16'h0D00;
LUT3 \core/n15147_s8  (
	.I0(\core/n15144_15 ),
	.I1(\core/n15147_15 ),
	.I2(\core/n15147_16 ),
	.F(\core/n15147_12 )
);
defparam \core/n15147_s8 .INIT=8'hD0;
LUT4 \core/n15147_s9  (
	.I0(\core/n15136_15 ),
	.I1(\core/n12407_4 ),
	.I2(\core/n15147_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15147_13 )
);
defparam \core/n15147_s9 .INIT=16'h4F00;
LUT4 \core/n15147_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [4]),
	.I2(\core/n15147_18 ),
	.I3(\core/n15147_19 ),
	.F(\core/n15147_14 )
);
defparam \core/n15147_s10 .INIT=16'h0700;
LUT4 \core/n15148_s8  (
	.I0(\core/mem_rdata_latched_27_4 ),
	.I1(mem_rdata[27]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15144_15 ),
	.F(\core/n15148_12 )
);
defparam \core/n15148_s8 .INIT=16'hCA00;
LUT4 \core/n15148_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_3_7 ),
	.I2(mem_rdata[19]),
	.I3(\core/n15145_15 ),
	.F(\core/n15148_13 )
);
defparam \core/n15148_s9 .INIT=16'h0BBB;
LUT4 \core/n15148_s10  (
	.I0(\core/n15148_15 ),
	.I1(\core/n15148_16 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15148_17 ),
	.F(\core/n15148_14 )
);
defparam \core/n15148_s10 .INIT=16'h8F00;
LUT4 \core/n15149_s8  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15149_15 ),
	.I3(\core/n15149_16 ),
	.F(\core/n15149_12 )
);
defparam \core/n15149_s8 .INIT=16'h0B00;
LUT4 \core/n15149_s9  (
	.I0(\core/n15149_24 ),
	.I1(\core/n15149_18 ),
	.I2(\core/n15149_19 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15149_13 )
);
defparam \core/n15149_s9 .INIT=16'hFE00;
LUT4 \core/n15149_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n15149_20 ),
	.I3(\core/n15149_21 ),
	.F(\core/n15149_14 )
);
defparam \core/n15149_s10 .INIT=16'h0700;
LUT3 \core/n15150_s8  (
	.I0(\core/n15144_15 ),
	.I1(\core/n15150_22 ),
	.I2(\core/n15150_16 ),
	.F(\core/n15150_12 )
);
defparam \core/n15150_s8 .INIT=8'hD0;
LUT4 \core/n15150_s9  (
	.I0(\core/n15136_15 ),
	.I1(\core/n12410_4 ),
	.I2(\core/n15150_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15150_13 )
);
defparam \core/n15150_s9 .INIT=16'h4F00;
LUT4 \core/n15150_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_pending [1]),
	.I2(\core/n15150_18 ),
	.I3(\core/n15150_19 ),
	.F(\core/n15150_14 )
);
defparam \core/n15150_s10 .INIT=16'h0700;
LUT4 \core/n15151_s8  (
	.I0(\core/instr_setq ),
	.I1(\core/instr_getq ),
	.I2(\core/cpuregs_rs1 [0]),
	.I3(\core/n15151_15 ),
	.F(\core/n15151_12 )
);
defparam \core/n15151_s8 .INIT=16'h1F00;
LUT4 \core/n15151_s9  (
	.I0(\core/n15144_15 ),
	.I1(\core/n15151_16 ),
	.I2(\core/n15151_17 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15151_13 )
);
defparam \core/n15151_s9 .INIT=16'h2F00;
LUT4 \core/n15151_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/n15151_18 ),
	.I3(\core/n15151_19 ),
	.F(\core/n15151_14 )
);
defparam \core/n15151_s10 .INIT=16'h0700;
LUT4 \core/n15451_s5  (
	.I0(\core/decoded_rs2 [4]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15451_10 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15451_9 )
);
defparam \core/n15451_s5 .INIT=16'h7077;
LUT4 \core/n15452_s5  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/n15452_10 ),
	.I2(\core/decoded_rs2 [3]),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15452_9 )
);
defparam \core/n15452_s5 .INIT=16'h0777;
LUT3 \core/n15453_s5  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [2]),
	.I2(\core/n15453_10 ),
	.F(\core/n15453_9 )
);
defparam \core/n15453_s5 .INIT=8'h07;
LUT2 \core/n15454_s5  (
	.I0(\core/decoded_rs2 [1]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15454_9 )
);
defparam \core/n15454_s5 .INIT=4'h8;
LUT4 \core/n15454_s6  (
	.I0(\core/reg_sh [0]),
	.I1(\core/n14352_24 ),
	.I2(\core/reg_sh [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15454_10 )
);
defparam \core/n15454_s6 .INIT=16'hE100;
LUT4 \core/n15455_s5  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs_rs1 [0]),
	.F(\core/n15455_9 )
);
defparam \core/n15455_s5 .INIT=16'h0777;
LUT3 \core/n15086_s9  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15086_14 )
);
defparam \core/n15086_s9 .INIT=8'h70;
LUT4 \core/n15086_s10  (
	.I0(\core/instr_jal ),
	.I1(\core/n22885_9 ),
	.I2(\core/n15086_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15086_15 )
);
defparam \core/n15086_s10 .INIT=16'h7077;
LUT4 \core/n15082_s13  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/n15086_14 ),
	.I3(\core/n15082_19 ),
	.F(\core/n15082_18 )
);
defparam \core/n15082_s13 .INIT=16'h0100;
LUT4 \core/n15094_s8  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/instr_setq ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15094_12 )
);
defparam \core/n15094_s8 .INIT=16'hF0BB;
LUT4 \core/n15222_s17  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n15222_25 ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(\core/n5306_4 ),
	.F(\core/n15222_22 )
);
defparam \core/n15222_s17 .INIT=16'h0ACF;
LUT3 \core/n15222_s19  (
	.I0(\core/mem_do_prefetch_10 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15222_24 )
);
defparam \core/n15222_s19 .INIT=8'hD3;
LUT2 \core/n15223_s17  (
	.I0(\core/n15223_22 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15223_21 )
);
defparam \core/n15223_s17 .INIT=4'h4;
LUT3 \core/n15224_s17  (
	.I0(\core/n15224_27 ),
	.I1(\core/n15838_7 ),
	.I2(\core/n15222_29 ),
	.F(\core/n15224_21 )
);
defparam \core/n15224_s17 .INIT=8'h10;
LUT4 \core/n15224_s18  (
	.I0(\core/n15224_24 ),
	.I1(\core/alu_out_31_17 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15224_25 ),
	.F(\core/n15224_22 )
);
defparam \core/n15224_s18 .INIT=16'h004F;
LUT4 \core/n15225_s16  (
	.I0(\core/n13920_7 ),
	.I1(\core/n23081_3 ),
	.I2(\core/n15838_7 ),
	.I3(\core/n15225_24 ),
	.F(\core/n15225_20 )
);
defparam \core/n15225_s16 .INIT=16'h0700;
LUT4 \core/n15225_s17  (
	.I0(\core/is_slli_srli_srai ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/is_sll_srl_sra ),
	.F(\core/n15225_21 )
);
defparam \core/n15225_s17 .INIT=16'h0777;
LUT4 \core/n15226_s16  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n15838_7 ),
	.I2(\core/n15222_29 ),
	.I3(\core/n5306_4 ),
	.F(\core/n15226_20 )
);
defparam \core/n15226_s16 .INIT=16'h1000;
LUT2 \core/n15227_s16  (
	.I0(\core/n23081_4 ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n15227_20 )
);
defparam \core/n15227_s16 .INIT=4'h4;
LUT4 \core/n15229_s10  (
	.I0(\core/n15229_17 ),
	.I1(\core/n5306_7 ),
	.I2(\core/n15224_27 ),
	.I3(\core/n15229_18 ),
	.F(\core/n15229_14 )
);
defparam \core/n15229_s10 .INIT=16'h4F00;
LUT4 \core/n15229_s11  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/n15229_26 ),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15229_15 )
);
defparam \core/n15229_s11 .INIT=16'hA300;
LUT4 \core/n15229_s12  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14639_1 ),
	.I3(\core/n15229_21 ),
	.F(\core/n15229_16 )
);
defparam \core/n15229_s12 .INIT=16'h00EF;
LUT4 \core/n15231_s10  (
	.I0(\core/n15231_22 ),
	.I1(\core/n15231_26 ),
	.I2(\core/n14352_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15231_14 )
);
defparam \core/n15231_s10 .INIT=16'h3500;
LUT4 \core/n15231_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14640_1 ),
	.I3(\core/n15231_18 ),
	.F(\core/n15231_15 )
);
defparam \core/n15231_s11 .INIT=16'h00EF;
LUT4 \core/n15233_s10  (
	.I0(\core/n15233_22 ),
	.I1(\core/n15233_26 ),
	.I2(\core/n14352_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15233_14 )
);
defparam \core/n15233_s10 .INIT=16'h3500;
LUT4 \core/n15233_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14641_1 ),
	.I3(\core/n15233_18 ),
	.F(\core/n15233_15 )
);
defparam \core/n15233_s11 .INIT=16'h00EF;
LUT4 \core/n15235_s10  (
	.I0(\core/n15235_22 ),
	.I1(\core/n15235_26 ),
	.I2(\core/n14352_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15235_14 )
);
defparam \core/n15235_s10 .INIT=16'h3500;
LUT4 \core/n15235_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14642_1 ),
	.I3(\core/n15235_18 ),
	.F(\core/n15235_15 )
);
defparam \core/n15235_s11 .INIT=16'h00EF;
LUT2 \core/n15237_s10  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.F(\core/n15237_14 )
);
defparam \core/n15237_s10 .INIT=4'h4;
LUT4 \core/n15237_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14643_1 ),
	.I3(\core/n15237_17 ),
	.F(\core/n15237_15 )
);
defparam \core/n15237_s11 .INIT=16'hEF00;
LUT4 \core/n15239_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15239_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15239_14 )
);
defparam \core/n15239_s10 .INIT=16'h4F00;
LUT4 \core/n15239_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14644_1 ),
	.I3(\core/n15239_18 ),
	.F(\core/n15239_15 )
);
defparam \core/n15239_s11 .INIT=16'h00EF;
LUT4 \core/n15241_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14645_1 ),
	.I3(\core/n15241_15 ),
	.F(\core/n15241_14 )
);
defparam \core/n15241_s10 .INIT=16'hEF00;
LUT4 \core/n15243_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15243_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15243_14 )
);
defparam \core/n15243_s10 .INIT=16'h4F00;
LUT4 \core/n15243_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14646_1 ),
	.I3(\core/n15243_17 ),
	.F(\core/n15243_15 )
);
defparam \core/n15243_s11 .INIT=16'h00EF;
LUT4 \core/n15245_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15245_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15245_14 )
);
defparam \core/n15245_s10 .INIT=16'h4F00;
LUT4 \core/n15245_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14647_1 ),
	.I3(\core/n15245_17 ),
	.F(\core/n15245_15 )
);
defparam \core/n15245_s11 .INIT=16'h00EF;
LUT4 \core/n15247_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15247_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15247_14 )
);
defparam \core/n15247_s10 .INIT=16'h4F00;
LUT4 \core/n15247_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14648_1 ),
	.I3(\core/n15247_17 ),
	.F(\core/n15247_15 )
);
defparam \core/n15247_s11 .INIT=16'h00EF;
LUT4 \core/n15249_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15249_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15249_14 )
);
defparam \core/n15249_s10 .INIT=16'h4F00;
LUT4 \core/n15249_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14649_1 ),
	.I3(\core/n15249_17 ),
	.F(\core/n15249_15 )
);
defparam \core/n15249_s11 .INIT=16'h00EF;
LUT4 \core/n15251_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15251_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15251_14 )
);
defparam \core/n15251_s10 .INIT=16'h4F00;
LUT4 \core/n15251_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14650_1 ),
	.I3(\core/n15251_17 ),
	.F(\core/n15251_15 )
);
defparam \core/n15251_s11 .INIT=16'h00EF;
LUT4 \core/n15253_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14651_1 ),
	.I3(\core/n15253_15 ),
	.F(\core/n15253_14 )
);
defparam \core/n15253_s10 .INIT=16'hEF00;
LUT4 \core/n15255_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15255_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15255_14 )
);
defparam \core/n15255_s10 .INIT=16'h4F00;
LUT4 \core/n15255_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14652_1 ),
	.I3(\core/n15255_17 ),
	.F(\core/n15255_15 )
);
defparam \core/n15255_s11 .INIT=16'h00EF;
LUT4 \core/n15257_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15257_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15257_14 )
);
defparam \core/n15257_s10 .INIT=16'h4F00;
LUT4 \core/n15257_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14653_1 ),
	.I3(\core/n15257_17 ),
	.F(\core/n15257_15 )
);
defparam \core/n15257_s11 .INIT=16'h00EF;
LUT4 \core/n15259_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14654_1 ),
	.I3(\core/n15259_15 ),
	.F(\core/n15259_14 )
);
defparam \core/n15259_s10 .INIT=16'hEF00;
LUT4 \core/n15261_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15261_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15261_14 )
);
defparam \core/n15261_s10 .INIT=16'h4F00;
LUT4 \core/n15261_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14655_1 ),
	.I3(\core/n15261_17 ),
	.F(\core/n15261_15 )
);
defparam \core/n15261_s11 .INIT=16'h00EF;
LUT4 \core/n15263_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15263_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15263_14 )
);
defparam \core/n15263_s10 .INIT=16'h4F00;
LUT4 \core/n15263_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14656_1 ),
	.I3(\core/n15263_17 ),
	.F(\core/n15263_15 )
);
defparam \core/n15263_s11 .INIT=16'h00EF;
LUT4 \core/n15265_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15265_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15265_14 )
);
defparam \core/n15265_s10 .INIT=16'h4F00;
LUT4 \core/n15265_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14657_1 ),
	.I3(\core/n15265_17 ),
	.F(\core/n15265_15 )
);
defparam \core/n15265_s11 .INIT=16'h00EF;
LUT4 \core/n15267_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14658_1 ),
	.I3(\core/n15267_15 ),
	.F(\core/n15267_14 )
);
defparam \core/n15267_s10 .INIT=16'hEF00;
LUT4 \core/n15269_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14659_1 ),
	.I3(\core/n15269_15 ),
	.F(\core/n15269_14 )
);
defparam \core/n15269_s10 .INIT=16'hEF00;
LUT4 \core/n15271_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15271_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15271_14 )
);
defparam \core/n15271_s10 .INIT=16'h4F00;
LUT4 \core/n15271_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14660_1 ),
	.I3(\core/n15271_17 ),
	.F(\core/n15271_15 )
);
defparam \core/n15271_s11 .INIT=16'h00EF;
LUT4 \core/n15273_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14661_1 ),
	.I3(\core/n15273_15 ),
	.F(\core/n15273_14 )
);
defparam \core/n15273_s10 .INIT=16'hEF00;
LUT4 \core/n15275_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15275_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15275_14 )
);
defparam \core/n15275_s10 .INIT=16'h4F00;
LUT4 \core/n15275_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14662_1 ),
	.I3(\core/n15275_17 ),
	.F(\core/n15275_15 )
);
defparam \core/n15275_s11 .INIT=16'h00EF;
LUT4 \core/n15277_s10  (
	.I0(\core/n15225_24 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/n14576_3 ),
	.I3(\core/reg_op1 [7]),
	.F(\core/n15277_14 )
);
defparam \core/n15277_s10 .INIT=16'hC8BF;
LUT4 \core/n15277_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14663_1 ),
	.I3(\core/n15277_16 ),
	.F(\core/n15277_15 )
);
defparam \core/n15277_s11 .INIT=16'h00EF;
LUT4 \core/n15279_s10  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14664_1 ),
	.I3(\core/n15279_15 ),
	.F(\core/n15279_14 )
);
defparam \core/n15279_s10 .INIT=16'hEF00;
LUT4 \core/n15281_s10  (
	.I0(\core/n15225_24 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/n14578_3 ),
	.I3(\core/reg_op1 [5]),
	.F(\core/n15281_14 )
);
defparam \core/n15281_s10 .INIT=16'hC8BF;
LUT4 \core/n15281_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14665_1 ),
	.I3(\core/n15281_16 ),
	.F(\core/n15281_15 )
);
defparam \core/n15281_s11 .INIT=16'h00EF;
LUT4 \core/n15283_s10  (
	.I0(\core/n15225_24 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/n14579_3 ),
	.I3(\core/reg_op1 [4]),
	.F(\core/n15283_14 )
);
defparam \core/n15283_s10 .INIT=16'hC8BF;
LUT4 \core/n15283_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14666_1 ),
	.I3(\core/n15283_16 ),
	.F(\core/n15283_15 )
);
defparam \core/n15283_s11 .INIT=16'h00EF;
LUT4 \core/n15285_s10  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15285_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15285_14 )
);
defparam \core/n15285_s10 .INIT=16'h4F00;
LUT4 \core/n15285_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14667_1 ),
	.I3(\core/n15285_17 ),
	.F(\core/n15285_15 )
);
defparam \core/n15285_s11 .INIT=16'h00EF;
LUT4 \core/n15287_s10  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/n14353_3 ),
	.I2(\core/n15287_16 ),
	.I3(\core/n15222_31 ),
	.F(\core/n15287_14 )
);
defparam \core/n15287_s10 .INIT=16'h0B00;
LUT4 \core/n15287_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14668_1 ),
	.I3(\core/n15287_17 ),
	.F(\core/n15287_15 )
);
defparam \core/n15287_s11 .INIT=16'h00EF;
LUT4 \core/n15289_s10  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/n14353_3 ),
	.I2(\core/n15289_16 ),
	.I3(\core/n15222_31 ),
	.F(\core/n15289_14 )
);
defparam \core/n15289_s10 .INIT=16'h0B00;
LUT4 \core/n15289_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14669_1 ),
	.I3(\core/n15289_17 ),
	.F(\core/n15289_15 )
);
defparam \core/n15289_s11 .INIT=16'h00EF;
LUT4 \core/n15291_s10  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/n15291_16 ),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15291_14 )
);
defparam \core/n15291_s10 .INIT=16'hAC00;
LUT4 \core/n15291_s11  (
	.I0(\core/n16062_6 ),
	.I1(\core/n15229_20 ),
	.I2(\core/n14670_1 ),
	.I3(\core/n15291_17 ),
	.F(\core/n15291_15 )
);
defparam \core/n15291_s11 .INIT=16'h00EF;
LUT3 \core/n6220_s6  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/n6217_10 ),
	.F(\core/n6220_11 )
);
defparam \core/n6220_s6 .INIT=8'h10;
LUT2 \core/n14981_s8  (
	.I0(\core/instr_retirq ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n14981_14 )
);
defparam \core/n14981_s8 .INIT=4'h4;
LUT2 \core/n14979_s7  (
	.I0(\core/instr_dret ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n14979_12 )
);
defparam \core/n14979_s7 .INIT=4'h4;
LUT4 \core/n14943_s9  (
	.I0(\core/n14943_16 ),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_do_rdata ),
	.I3(\core/n16062_6 ),
	.F(\core/n14943_14 )
);
defparam \core/n14943_s9 .INIT=16'hCCC5;
LUT4 \core/n14943_s10  (
	.I0(\core/instr_sb ),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_do_wdata ),
	.I3(\core/n16062_6 ),
	.F(\core/n14943_15 )
);
defparam \core/n14943_s10 .INIT=16'h3335;
LUT4 \core/n14945_s9  (
	.I0(\core/n14945_16 ),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/mem_do_rdata ),
	.I3(\core/n16062_6 ),
	.F(\core/n14945_14 )
);
defparam \core/n14945_s9 .INIT=16'hCCC5;
LUT4 \core/n14945_s10  (
	.I0(\core/instr_sh ),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/mem_do_wdata ),
	.I3(\core/n16062_6 ),
	.F(\core/n14945_15 )
);
defparam \core/n14945_s10 .INIT=16'hCCCA;
LUT3 \core/n15293_s7  (
	.I0(\core/n15293_13 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15293_26 ),
	.F(\core/n15293_12 )
);
defparam \core/n15293_s7 .INIT=8'hA3;
LUT3 \core/n15295_s7  (
	.I0(\core/n15295_13 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15293_26 ),
	.F(\core/n15295_12 )
);
defparam \core/n15295_s7 .INIT=8'h5C;
LUT3 \core/n15297_s7  (
	.I0(\core/n15297_13 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15293_26 ),
	.F(\core/n15297_12 )
);
defparam \core/n15297_s7 .INIT=8'h5C;
LUT3 \core/n15299_s7  (
	.I0(\core/n15299_13 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15293_26 ),
	.F(\core/n15299_12 )
);
defparam \core/n15299_s7 .INIT=8'h5C;
LUT3 \core/n15301_s7  (
	.I0(\core/n15301_13 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15293_26 ),
	.F(\core/n15301_12 )
);
defparam \core/n15301_s7 .INIT=8'h5C;
LUT3 \core/n15303_s7  (
	.I0(\core/n15303_13 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15293_26 ),
	.F(\core/n15303_12 )
);
defparam \core/n15303_s7 .INIT=8'h5C;
LUT3 \core/n15305_s7  (
	.I0(\core/n15305_13 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15293_26 ),
	.F(\core/n15305_12 )
);
defparam \core/n15305_s7 .INIT=8'h5C;
LUT3 \core/n15307_s7  (
	.I0(\core/n15307_13 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15293_26 ),
	.F(\core/n15307_12 )
);
defparam \core/n15307_s7 .INIT=8'h5C;
LUT3 \core/n15309_s7  (
	.I0(\core/n15309_13 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15293_26 ),
	.F(\core/n15309_12 )
);
defparam \core/n15309_s7 .INIT=8'h5C;
LUT3 \core/n15311_s7  (
	.I0(\core/n15311_13 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15293_26 ),
	.F(\core/n15311_12 )
);
defparam \core/n15311_s7 .INIT=8'h5C;
LUT3 \core/n15313_s7  (
	.I0(\core/n15313_13 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15293_26 ),
	.F(\core/n15313_12 )
);
defparam \core/n15313_s7 .INIT=8'h5C;
LUT3 \core/n15315_s7  (
	.I0(\core/n15315_13 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15293_26 ),
	.F(\core/n15315_12 )
);
defparam \core/n15315_s7 .INIT=8'h5C;
LUT3 \core/n15317_s7  (
	.I0(\core/n15317_13 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15293_26 ),
	.F(\core/n15317_12 )
);
defparam \core/n15317_s7 .INIT=8'h5C;
LUT3 \core/n15319_s7  (
	.I0(\core/n15319_13 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15293_26 ),
	.F(\core/n15319_12 )
);
defparam \core/n15319_s7 .INIT=8'h5C;
LUT3 \core/n15321_s7  (
	.I0(\core/n15321_13 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15293_26 ),
	.F(\core/n15321_12 )
);
defparam \core/n15321_s7 .INIT=8'h5C;
LUT3 \core/n15323_s7  (
	.I0(\core/n15323_13 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15293_26 ),
	.F(\core/n15323_12 )
);
defparam \core/n15323_s7 .INIT=8'h5C;
LUT3 \core/n15325_s7  (
	.I0(\core/n15325_13 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15293_26 ),
	.F(\core/n15325_12 )
);
defparam \core/n15325_s7 .INIT=8'h5C;
LUT3 \core/n15327_s7  (
	.I0(\core/n15327_13 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15293_26 ),
	.F(\core/n15327_12 )
);
defparam \core/n15327_s7 .INIT=8'h5C;
LUT3 \core/n15329_s7  (
	.I0(\core/n15329_13 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15293_26 ),
	.F(\core/n15329_12 )
);
defparam \core/n15329_s7 .INIT=8'h5C;
LUT3 \core/n15331_s7  (
	.I0(\core/n15331_13 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15293_26 ),
	.F(\core/n15331_12 )
);
defparam \core/n15331_s7 .INIT=8'h5C;
LUT3 \core/n15333_s7  (
	.I0(\core/n15333_13 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15293_26 ),
	.F(\core/n15333_12 )
);
defparam \core/n15333_s7 .INIT=8'h5C;
LUT3 \core/n15335_s7  (
	.I0(\core/n15335_13 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15293_26 ),
	.F(\core/n15335_12 )
);
defparam \core/n15335_s7 .INIT=8'h5C;
LUT3 \core/n15337_s7  (
	.I0(\core/n15337_13 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15293_26 ),
	.F(\core/n15337_12 )
);
defparam \core/n15337_s7 .INIT=8'h5C;
LUT3 \core/n15339_s7  (
	.I0(\core/n15339_13 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15293_26 ),
	.F(\core/n15339_12 )
);
defparam \core/n15339_s7 .INIT=8'h5C;
LUT3 \core/n15341_s7  (
	.I0(\core/n15341_13 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15293_26 ),
	.F(\core/n15341_12 )
);
defparam \core/n15341_s7 .INIT=8'h5C;
LUT3 \core/n15343_s7  (
	.I0(\core/n15343_13 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15293_26 ),
	.F(\core/n15343_12 )
);
defparam \core/n15343_s7 .INIT=8'h5C;
LUT3 \core/n15345_s7  (
	.I0(\core/n15345_13 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15293_26 ),
	.F(\core/n15345_12 )
);
defparam \core/n15345_s7 .INIT=8'h5C;
LUT3 \core/n15347_s7  (
	.I0(\core/n15347_13 ),
	.I1(\core/n12407_4 ),
	.I2(\core/n15293_26 ),
	.F(\core/n15347_12 )
);
defparam \core/n15347_s7 .INIT=8'h5C;
LUT3 \core/n15349_s7  (
	.I0(\core/n15349_13 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15293_26 ),
	.F(\core/n15349_12 )
);
defparam \core/n15349_s7 .INIT=8'h5C;
LUT3 \core/n15351_s7  (
	.I0(\core/n15351_13 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15293_26 ),
	.F(\core/n15351_12 )
);
defparam \core/n15351_s7 .INIT=8'h5C;
LUT3 \core/n15353_s7  (
	.I0(\core/n15353_13 ),
	.I1(\core/n12410_4 ),
	.I2(\core/n15293_26 ),
	.F(\core/n15353_12 )
);
defparam \core/n15353_s7 .INIT=8'h5C;
LUT3 \core/n15355_s7  (
	.I0(\core/n15355_13 ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/n15293_26 ),
	.F(\core/n15355_12 )
);
defparam \core/n15355_s7 .INIT=8'h5C;
LUT4 \core/n15457_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[31]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15457_16 ),
	.F(\core/n15457_12 )
);
defparam \core/n15457_s7 .INIT=16'hB0BB;
LUT4 \core/n15457_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[31]),
	.I2(\core/n15457_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15457_13 )
);
defparam \core/n15457_s8 .INIT=16'h4F00;
LUT4 \core/n15459_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[30]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15459_14 ),
	.F(\core/n15459_12 )
);
defparam \core/n15459_s7 .INIT=16'hB0BB;
LUT4 \core/n15459_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[30]),
	.I2(\core/n15459_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15459_13 )
);
defparam \core/n15459_s8 .INIT=16'h4F00;
LUT4 \core/n15461_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[29]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15461_14 ),
	.F(\core/n15461_12 )
);
defparam \core/n15461_s7 .INIT=16'hB0BB;
LUT4 \core/n15461_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[29]),
	.I2(\core/n15461_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15461_13 )
);
defparam \core/n15461_s8 .INIT=16'h4F00;
LUT4 \core/n15463_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[28]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15463_14 ),
	.F(\core/n15463_12 )
);
defparam \core/n15463_s7 .INIT=16'hB0BB;
LUT4 \core/n15463_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[28]),
	.I2(\core/n15463_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15463_13 )
);
defparam \core/n15463_s8 .INIT=16'h4F00;
LUT4 \core/n15465_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[27]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15465_14 ),
	.F(\core/n15465_12 )
);
defparam \core/n15465_s7 .INIT=16'hB0BB;
LUT4 \core/n15465_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[27]),
	.I2(\core/n15465_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15465_13 )
);
defparam \core/n15465_s8 .INIT=16'h4F00;
LUT4 \core/n15467_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[26]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15467_14 ),
	.F(\core/n15467_12 )
);
defparam \core/n15467_s7 .INIT=16'hB0BB;
LUT4 \core/n15467_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[26]),
	.I2(\core/n15467_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15467_13 )
);
defparam \core/n15467_s8 .INIT=16'h4F00;
LUT4 \core/n15469_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[25]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15469_14 ),
	.F(\core/n15469_12 )
);
defparam \core/n15469_s7 .INIT=16'hB0BB;
LUT4 \core/n15469_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[25]),
	.I2(\core/n15469_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15469_13 )
);
defparam \core/n15469_s8 .INIT=16'h4F00;
LUT4 \core/n15471_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[24]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15471_14 ),
	.F(\core/n15471_12 )
);
defparam \core/n15471_s7 .INIT=16'hB0BB;
LUT4 \core/n15471_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[24]),
	.I2(\core/n15471_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15471_13 )
);
defparam \core/n15471_s8 .INIT=16'h4F00;
LUT4 \core/n15473_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[23]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15473_14 ),
	.F(\core/n15473_12 )
);
defparam \core/n15473_s7 .INIT=16'hB0BB;
LUT4 \core/n15473_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[23]),
	.I2(\core/n15473_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15473_13 )
);
defparam \core/n15473_s8 .INIT=16'h4F00;
LUT4 \core/n15475_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[22]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15475_14 ),
	.F(\core/n15475_12 )
);
defparam \core/n15475_s7 .INIT=16'hB0BB;
LUT4 \core/n15475_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[22]),
	.I2(\core/n15475_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15475_13 )
);
defparam \core/n15475_s8 .INIT=16'h4F00;
LUT4 \core/n15477_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[21]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15477_14 ),
	.F(\core/n15477_12 )
);
defparam \core/n15477_s7 .INIT=16'hB0BB;
LUT4 \core/n15477_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[21]),
	.I2(\core/n15477_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15477_13 )
);
defparam \core/n15477_s8 .INIT=16'h4F00;
LUT4 \core/n15479_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[20]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15479_14 ),
	.F(\core/n15479_12 )
);
defparam \core/n15479_s7 .INIT=16'hB0BB;
LUT4 \core/n15479_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[20]),
	.I2(\core/n15479_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15479_13 )
);
defparam \core/n15479_s8 .INIT=16'h4F00;
LUT4 \core/n15481_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[19]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15481_14 ),
	.F(\core/n15481_12 )
);
defparam \core/n15481_s7 .INIT=16'hB0BB;
LUT4 \core/n15481_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[19]),
	.I2(\core/n15481_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15481_13 )
);
defparam \core/n15481_s8 .INIT=16'h4F00;
LUT4 \core/n15483_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[18]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15483_14 ),
	.F(\core/n15483_12 )
);
defparam \core/n15483_s7 .INIT=16'hB0BB;
LUT4 \core/n15483_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[18]),
	.I2(\core/n15483_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15483_13 )
);
defparam \core/n15483_s8 .INIT=16'h4F00;
LUT4 \core/n15485_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[17]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15485_14 ),
	.F(\core/n15485_12 )
);
defparam \core/n15485_s7 .INIT=16'hB0BB;
LUT4 \core/n15485_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[17]),
	.I2(\core/n15485_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15485_13 )
);
defparam \core/n15485_s8 .INIT=16'h4F00;
LUT4 \core/n15487_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[16]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15487_14 ),
	.F(\core/n15487_12 )
);
defparam \core/n15487_s7 .INIT=16'hB0BB;
LUT4 \core/n15487_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[16]),
	.I2(\core/n15487_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15487_13 )
);
defparam \core/n15487_s8 .INIT=16'h4F00;
LUT4 \core/n15489_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[15]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15489_14 ),
	.F(\core/n15489_12 )
);
defparam \core/n15489_s7 .INIT=16'hB0BB;
LUT4 \core/n15489_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[15]),
	.I2(\core/n15489_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15489_13 )
);
defparam \core/n15489_s8 .INIT=16'h4F00;
LUT4 \core/n15491_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[14]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15491_14 ),
	.F(\core/n15491_12 )
);
defparam \core/n15491_s7 .INIT=16'hB0BB;
LUT4 \core/n15491_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[14]),
	.I2(\core/n15491_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15491_13 )
);
defparam \core/n15491_s8 .INIT=16'h4F00;
LUT4 \core/n15493_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[13]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15493_14 ),
	.F(\core/n15493_12 )
);
defparam \core/n15493_s7 .INIT=16'hB0BB;
LUT4 \core/n15493_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[13]),
	.I2(\core/n15493_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15493_13 )
);
defparam \core/n15493_s8 .INIT=16'h4F00;
LUT4 \core/n15495_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[12]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15495_14 ),
	.F(\core/n15495_12 )
);
defparam \core/n15495_s7 .INIT=16'hB0BB;
LUT4 \core/n15495_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[12]),
	.I2(\core/n15495_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15495_13 )
);
defparam \core/n15495_s8 .INIT=16'h4F00;
LUT4 \core/n15497_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[11]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15497_14 ),
	.F(\core/n15497_12 )
);
defparam \core/n15497_s7 .INIT=16'hB0BB;
LUT4 \core/n15497_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[11]),
	.I2(\core/n15497_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15497_13 )
);
defparam \core/n15497_s8 .INIT=16'h4F00;
LUT4 \core/n15499_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[10]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15499_14 ),
	.F(\core/n15499_12 )
);
defparam \core/n15499_s7 .INIT=16'hB0BB;
LUT4 \core/n15499_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[10]),
	.I2(\core/n15499_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15499_13 )
);
defparam \core/n15499_s8 .INIT=16'h4F00;
LUT4 \core/n15501_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[9]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15501_14 ),
	.F(\core/n15501_12 )
);
defparam \core/n15501_s7 .INIT=16'hB0BB;
LUT4 \core/n15501_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[9]),
	.I2(\core/n15501_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15501_13 )
);
defparam \core/n15501_s8 .INIT=16'h4F00;
LUT4 \core/n15503_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[8]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15503_14 ),
	.F(\core/n15503_12 )
);
defparam \core/n15503_s7 .INIT=16'hB0BB;
LUT4 \core/n15503_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[8]),
	.I2(\core/n15503_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15503_13 )
);
defparam \core/n15503_s8 .INIT=16'h4F00;
LUT4 \core/n15505_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[7]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15505_14 ),
	.F(\core/n15505_12 )
);
defparam \core/n15505_s7 .INIT=16'hB0BB;
LUT4 \core/n15505_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[7]),
	.I2(\core/n15505_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15505_13 )
);
defparam \core/n15505_s8 .INIT=16'h4F00;
LUT4 \core/n15507_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[6]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15507_14 ),
	.F(\core/n15507_12 )
);
defparam \core/n15507_s7 .INIT=16'hB0BB;
LUT4 \core/n15507_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[6]),
	.I2(\core/n15507_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15507_13 )
);
defparam \core/n15507_s8 .INIT=16'h4F00;
LUT4 \core/n15509_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[5]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15509_14 ),
	.F(\core/n15509_12 )
);
defparam \core/n15509_s7 .INIT=16'hB0BB;
LUT4 \core/n15509_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[5]),
	.I2(\core/n15509_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15509_13 )
);
defparam \core/n15509_s8 .INIT=16'h4F00;
LUT4 \core/n15511_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[4]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15511_14 ),
	.F(\core/n15511_12 )
);
defparam \core/n15511_s7 .INIT=16'hB0BB;
LUT4 \core/n15511_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[4]),
	.I2(\core/n15511_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15511_13 )
);
defparam \core/n15511_s8 .INIT=16'h4F00;
LUT4 \core/n15513_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[3]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15513_14 ),
	.F(\core/n15513_12 )
);
defparam \core/n15513_s7 .INIT=16'hB0BB;
LUT4 \core/n15513_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[3]),
	.I2(\core/n15513_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15513_13 )
);
defparam \core/n15513_s8 .INIT=16'h4F00;
LUT4 \core/n15515_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[2]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15515_14 ),
	.F(\core/n15515_12 )
);
defparam \core/n15515_s7 .INIT=16'hB0BB;
LUT4 \core/n15515_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[2]),
	.I2(\core/n15515_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15515_13 )
);
defparam \core/n15515_s8 .INIT=16'h4F00;
LUT4 \core/n15517_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[1]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15517_14 ),
	.F(\core/n15517_12 )
);
defparam \core/n15517_s7 .INIT=16'hB0BB;
LUT4 \core/n15517_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[1]),
	.I2(\core/n15517_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15517_13 )
);
defparam \core/n15517_s8 .INIT=16'h4F00;
LUT4 \core/n15519_s7  (
	.I0(\core/n15457_14 ),
	.I1(reg_csr_set[0]),
	.I2(\core/n15457_20 ),
	.I3(\core/n15519_14 ),
	.F(\core/n15519_12 )
);
defparam \core/n15519_s7 .INIT=16'hB0BB;
LUT4 \core/n15519_s8  (
	.I0(\core/n15457_17 ),
	.I1(reg_csr_set[0]),
	.I2(\core/n15519_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15519_13 )
);
defparam \core/n15519_s8 .INIT=16'h4F00;
LUT2 \core/n15011_s14  (
	.I0(\core/pcpi_ready ),
	.I1(\core/active [1]),
	.F(\core/n15011_22 )
);
defparam \core/n15011_s14 .INIT=4'h1;
LUT4 \core/n15011_s15  (
	.I0(\core/cpuregs_wrdata_3_13 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/irq_pending [3]),
	.F(\core/n15011_23 )
);
defparam \core/n15011_s15 .INIT=16'hF400;
LUT4 \core/n15014_s12  (
	.I0(\core/pcpi_timeout ),
	.I1(\core/instr_ecall_ebreak ),
	.I2(\core/n23081_3 ),
	.I3(\core/n15011_22 ),
	.F(\core/n15014_19 )
);
defparam \core/n15014_s12 .INIT=16'h4000;
LUT4 \core/n15014_s13  (
	.I0(\core/irq_state [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/irq_pending [1]),
	.F(\core/n15014_20 )
);
defparam \core/n15014_s13 .INIT=16'hF400;
LUT4 \core/mem_state_1_s6  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/mem_state_1_11 )
);
defparam \core/mem_state_1_s6 .INIT=16'h3500;
LUT4 \core/mem_state_1_s7  (
	.I0(\core/mem_la_read_4 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_state [1]),
	.I3(\core/mem_state [0]),
	.F(\core/mem_state_1_12 )
);
defparam \core/mem_state_1_s7 .INIT=16'h0700;
LUT4 \core/mem_state_1_s8  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/n2528_11 ),
	.I2(\core/n11530_7 ),
	.I3(\core/trap ),
	.F(\core/mem_state_1_13 )
);
defparam \core/mem_state_1_s8 .INIT=16'h007F;
LUT4 \core/mem_valid_s6  (
	.I0(\core/mem_state [0]),
	.I1(\core/mem_state [1]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_state_1_13 ),
	.F(\core/mem_valid_11 )
);
defparam \core/mem_valid_s6 .INIT=16'h7100;
LUT4 \core/n2534_s6  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_la_read_4 ),
	.I3(\core/mem_state [0]),
	.F(\core/n2534_10 )
);
defparam \core/n2534_s6 .INIT=16'h0FBB;
LUT4 \core/n2533_s6  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/mem_do_wdata ),
	.I3(\core/mem_state [0]),
	.F(\core/n2533_10 )
);
defparam \core/n2533_s6 .INIT=16'hEEF0;
LUT4 \core/n2532_s6  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/mem_state [1]),
	.I3(\core/mem_state [0]),
	.F(\core/n2532_10 )
);
defparam \core/n2532_s6 .INIT=16'h0100;
LUT3 \core/n15846_s2  (
	.I0(\core/n15222_31 ),
	.I1(\core/n15011_26 ),
	.I2(\core/mem_do_rinst ),
	.F(\core/n15846_6 )
);
defparam \core/n15846_s2 .INIT=8'hB0;
LUT4 \core/n15846_s3  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/n15846_9 ),
	.I2(\core/n15846_10 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15846_7 )
);
defparam \core/n15846_s3 .INIT=16'hBF00;
LUT4 \core/n15846_s4  (
	.I0(\core/n15846_11 ),
	.I1(\core/n15846_12 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15846_13 ),
	.F(\core/n15846_8 )
);
defparam \core/n15846_s4 .INIT=16'h4F00;
LUT4 \core/n15837_s2  (
	.I0(\core/irq_active ),
	.I1(\core/irq_mask [3]),
	.I2(\core/pcpi_timeout ),
	.I3(\core/n15011_22 ),
	.F(\core/n15837_6 )
);
defparam \core/n15837_s2 .INIT=16'hE000;
LUT4 \core/n16062_s2  (
	.I0(\core/n16062_7 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/n5306_7 ),
	.I3(\core/mem_do_prefetch ),
	.F(\core/n16062_6 )
);
defparam \core/n16062_s2 .INIT=16'h4F00;
LUT4 \core/cpuregs_rs1_0_s2  (
	.I0(\core/decoded_rs1 [4]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/decoded_rs1 [5]),
	.I3(\core/cpuregs_rs1_0_12 ),
	.F(\core/cpuregs_rs1_0_6 )
);
defparam \core/cpuregs_rs1_0_s2 .INIT=16'h1000;
LUT3 \core/cpuregs_rs1_0_s3  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11929_121 ),
	.F(\core/cpuregs_rs1_0_7 )
);
defparam \core/cpuregs_rs1_0_s3 .INIT=8'hD0;
LUT4 \core/cpuregs_rs1_0_s4  (
	.I0(\core/decoded_rs [4]),
	.I1(\core/decoded_rs [1]),
	.I2(\core/cpuregs_rs1_0_10 ),
	.I3(\core/cpuregs_rs1_0_12 ),
	.F(\core/cpuregs_rs1_0_8 )
);
defparam \core/cpuregs_rs1_0_s4 .INIT=16'h1000;
LUT3 \core/cpuregs_rs1_2_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11927_121 ),
	.F(\core/cpuregs_rs1_2_6 )
);
defparam \core/cpuregs_rs1_2_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_3_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11926_121 ),
	.F(\core/cpuregs_rs1_3_6 )
);
defparam \core/cpuregs_rs1_3_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_5_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11924_121 ),
	.F(\core/cpuregs_rs1_5_6 )
);
defparam \core/cpuregs_rs1_5_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_6_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11923_121 ),
	.F(\core/cpuregs_rs1_6_6 )
);
defparam \core/cpuregs_rs1_6_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_7_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11922_121 ),
	.F(\core/cpuregs_rs1_7_6 )
);
defparam \core/cpuregs_rs1_7_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_8_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11921_121 ),
	.F(\core/cpuregs_rs1_8_6 )
);
defparam \core/cpuregs_rs1_8_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_9_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11920_121 ),
	.F(\core/cpuregs_rs1_9_6 )
);
defparam \core/cpuregs_rs1_9_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_10_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11919_121 ),
	.F(\core/cpuregs_rs1_10_6 )
);
defparam \core/cpuregs_rs1_10_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_11_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11918_121 ),
	.F(\core/cpuregs_rs1_11_6 )
);
defparam \core/cpuregs_rs1_11_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_12_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11917_121 ),
	.F(\core/cpuregs_rs1_12_6 )
);
defparam \core/cpuregs_rs1_12_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_13_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11916_121 ),
	.F(\core/cpuregs_rs1_13_6 )
);
defparam \core/cpuregs_rs1_13_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_14_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11915_121 ),
	.F(\core/cpuregs_rs1_14_6 )
);
defparam \core/cpuregs_rs1_14_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_15_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11914_121 ),
	.F(\core/cpuregs_rs1_15_6 )
);
defparam \core/cpuregs_rs1_15_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_16_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11913_121 ),
	.F(\core/cpuregs_rs1_16_6 )
);
defparam \core/cpuregs_rs1_16_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_17_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11912_121 ),
	.F(\core/cpuregs_rs1_17_6 )
);
defparam \core/cpuregs_rs1_17_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_18_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11911_121 ),
	.F(\core/cpuregs_rs1_18_6 )
);
defparam \core/cpuregs_rs1_18_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_19_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11910_121 ),
	.F(\core/cpuregs_rs1_19_6 )
);
defparam \core/cpuregs_rs1_19_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_20_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11909_121 ),
	.F(\core/cpuregs_rs1_20_6 )
);
defparam \core/cpuregs_rs1_20_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_21_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11908_121 ),
	.F(\core/cpuregs_rs1_21_6 )
);
defparam \core/cpuregs_rs1_21_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_22_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11907_121 ),
	.F(\core/cpuregs_rs1_22_6 )
);
defparam \core/cpuregs_rs1_22_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_23_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11906_121 ),
	.F(\core/cpuregs_rs1_23_6 )
);
defparam \core/cpuregs_rs1_23_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_24_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11905_121 ),
	.F(\core/cpuregs_rs1_24_6 )
);
defparam \core/cpuregs_rs1_24_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_25_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11904_121 ),
	.F(\core/cpuregs_rs1_25_6 )
);
defparam \core/cpuregs_rs1_25_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_26_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11903_121 ),
	.F(\core/cpuregs_rs1_26_6 )
);
defparam \core/cpuregs_rs1_26_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_27_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11902_121 ),
	.F(\core/cpuregs_rs1_27_6 )
);
defparam \core/cpuregs_rs1_27_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_28_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11901_121 ),
	.F(\core/cpuregs_rs1_28_6 )
);
defparam \core/cpuregs_rs1_28_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_29_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11900_121 ),
	.F(\core/cpuregs_rs1_29_6 )
);
defparam \core/cpuregs_rs1_29_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_30_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11899_121 ),
	.F(\core/cpuregs_rs1_30_6 )
);
defparam \core/cpuregs_rs1_30_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_31_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11898_121 ),
	.F(\core/cpuregs_rs1_31_6 )
);
defparam \core/cpuregs_rs1_31_s2 .INIT=8'hD0;
LUT4 \core/n5768_s3  (
	.I0(\core/n5766_10 ),
	.I1(\core/n5714_4 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5768_11 ),
	.F(\core/n5768_7 )
);
defparam \core/n5768_s3 .INIT=16'h0BBB;
LUT4 \core/n5768_s4  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1952_12 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n1952_13 ),
	.F(\core/n5768_8 )
);
defparam \core/n5768_s4 .INIT=16'h0100;
LUT4 \core/n5766_s4  (
	.I0(\core/n5767_8 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n2205_8 ),
	.I3(\core/n2211_8 ),
	.F(\core/n5766_8 )
);
defparam \core/n5766_s4 .INIT=16'h7000;
LUT4 \core/n15838_s2  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n5306_4 ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15838_6 )
);
defparam \core/n15838_s2 .INIT=16'hEF00;
LUT3 \core/n15838_s3  (
	.I0(\core/mem_do_prefetch_8 ),
	.I1(\core/n23294_6 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15838_7 )
);
defparam \core/n15838_s3 .INIT=8'h70;
LUT4 \core/n15838_s4  (
	.I0(n624_5),
	.I1(\core/n15237_21 ),
	.I2(\core/n15838_9 ),
	.I3(\core/n15838_10 ),
	.F(\core/n15838_8 )
);
defparam \core/n15838_s4 .INIT=16'h0100;
LUT4 \core/n11500_s10  (
	.I0(\core/next_irq_pending [1]),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n15119_9 ),
	.F(\core/n11500_16 )
);
defparam \core/n11500_s10 .INIT=16'hE000;
LUT4 \core/mem_xfer_s4  (
	.I0(mem_rdata_30_15),
	.I1(memory_0_15),
	.I2(mem_rdata_24_21),
	.I3(mem_xfer_14),
	.F(mem_xfer_7)
);
defparam \core/mem_xfer_s4 .INIT=16'h8000;
LUT4 \core/mem_xfer_s5  (
	.I0(itcm_valid_7),
	.I1(wr_cleardebint_ena_9),
	.I2(itcm_valid_6),
	.I3(mem_rdata_31_8),
	.F(\core/mem_xfer_8 )
);
defparam \core/mem_xfer_s5 .INIT=16'h7F00;
LUT4 \core/mem_xfer_s6  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/latched_branch ),
	.I2(\core/clear_prefetched_high_word_q ),
	.I3(\core/prefetched_high_word ),
	.F(\core/mem_xfer_9 )
);
defparam \core/mem_xfer_s6 .INIT=16'h0100;
LUT3 \core/mem_xfer_s7  (
	.I0(send_pattern_8_9),
	.I1(send_dummy),
	.I2(mem_wstrb[0]),
	.F(\core/mem_xfer_10 )
);
defparam \core/mem_xfer_s7 .INIT=8'hD0;
LUT4 \core/mem_xfer_s8  (
	.I0(\core/mem_xfer_15 ),
	.I1(memory_0_14),
	.I2(recv_buf_valid_11),
	.I3(mem_rdata_29_23),
	.F(mem_xfer_11)
);
defparam \core/mem_xfer_s8 .INIT=16'h8000;
LUT2 \core/mem_xfer_s9  (
	.I0(mem_addr[11]),
	.I1(mem_addr[12]),
	.F(mem_xfer_12)
);
defparam \core/mem_xfer_s9 .INIT=4'h1;
LUT4 \core/mem_xfer_s10  (
	.I0(\core/mem_xfer_16 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(memory_0_15),
	.F(\core/mem_xfer_13 )
);
defparam \core/mem_xfer_s10 .INIT=16'h8000;
LUT4 \core/mem_la_read_s2  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.I3(\core/n2528_11 ),
	.F(\core/mem_la_read_5 )
);
defparam \core/mem_la_read_s2 .INIT=16'h0D00;
LUT4 \core/mem_rdata_latched_31_s3  (
	.I0(\core/mem_rdata_latched_31_9 ),
	.I1(mem_rdata_29_9),
	.I2(cfg_divider[15]),
	.I3(mem_rdata_16_8),
	.F(\core/mem_rdata_latched_31_6 )
);
defparam \core/mem_rdata_latched_31_s3 .INIT=16'hF0EE;
LUT4 \core/mem_rdata_latched_31_s4  (
	.I0(mem_rdata_132[15]),
	.I1(\core/mem_rdata_latched_31_10 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_31_7 )
);
defparam \core/mem_rdata_latched_31_s4 .INIT=16'h5300;
LUT4 \core/mem_rdata_latched_31_s5  (
	.I0(mem_rdata_131[15]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[15]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_31_8 )
);
defparam \core/mem_rdata_latched_31_s5 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_30_s3  (
	.I0(vld_set_6),
	.I1(ram_dout[14]),
	.I2(\core/mem_rdata_latched_30_9 ),
	.I3(wr_cleardebint_ena_11),
	.F(\core/mem_rdata_latched_30_6 )
);
defparam \core/mem_rdata_latched_30_s3 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_30_s4  (
	.I0(send_dummy_13),
	.I1(cfg_divider[14]),
	.I2(mem_rdata_16_5),
	.I3(\core/mem_rdata_latched_30_10 ),
	.F(\core/mem_rdata_latched_30_7 )
);
defparam \core/mem_rdata_latched_30_s4 .INIT=16'hD000;
LUT4 \core/mem_rdata_latched_29_s2  (
	.I0(\core/mem_rdata_latched_29_6 ),
	.I1(\core/mem_rdata_latched_29_7 ),
	.I2(\core/mem_rdata_latched_29_17 ),
	.I3(mem_rdata_30_8),
	.F(\core/mem_rdata_latched_29_5 )
);
defparam \core/mem_rdata_latched_29_s2 .INIT=16'hF0B0;
LUT4 \core/mem_rdata_latched_28_s2  (
	.I0(\core/mem_rdata_latched_28_6 ),
	.I1(\core/mem_rdata_latched_28_7 ),
	.I2(mem_rdata_24_5),
	.I3(\core/mem_rdata_latched_28_8 ),
	.F(\core/mem_rdata_latched_28_5 )
);
defparam \core/mem_rdata_latched_28_s2 .INIT=16'hBF00;
LUT4 \core/mem_rdata_latched_27_s3  (
	.I0(\core/mem_rdata_latched_27_8 ),
	.I1(mem_rdata_22_4),
	.I2(\core/mem_rdata_latched_27_9 ),
	.I3(\core/mem_rdata_latched_27_10 ),
	.F(\core/mem_rdata_latched_27_6 )
);
defparam \core/mem_rdata_latched_27_s3 .INIT=16'h0100;
LUT4 \core/mem_rdata_latched_27_s4  (
	.I0(\core/mem_rdata_latched_27_11 ),
	.I1(mem_rdata_16_5),
	.I2(\core/mem_rdata_latched_27_10 ),
	.I3(\core/mem_rdata_latched_27_12 ),
	.F(\core/mem_rdata_latched_27_7 )
);
defparam \core/mem_rdata_latched_27_s4 .INIT=16'h4F00;
LUT4 \core/mem_rdata_latched_26_s3  (
	.I0(\core/mem_rdata_latched_26_7 ),
	.I1(mem_rdata_24_5),
	.I2(\core/mem_rdata_latched_26_8 ),
	.I3(\core/mem_rdata_latched_26_9 ),
	.F(\core/mem_rdata_latched_26_6 )
);
defparam \core/mem_rdata_latched_26_s3 .INIT=16'h00BF;
LUT4 \core/mem_rdata_latched_25_s4  (
	.I0(mem_rdata_29_9),
	.I1(mem_rdata_17_8),
	.I2(\core/mem_rdata_latched_25_8 ),
	.I3(\core/mem_rdata_latched_25_9 ),
	.F(\core/mem_rdata_latched_25_7 )
);
defparam \core/mem_rdata_latched_25_s4 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_24_s2  (
	.I0(mem_rdata_30_8),
	.I1(\core/mem_rdata_latched_24_6 ),
	.I2(\core/mem_rdata_latched_24_7 ),
	.I3(\core/mem_rdata_latched_24_8 ),
	.F(\core/mem_rdata_latched_24_5 )
);
defparam \core/mem_rdata_latched_24_s2 .INIT=16'hEE0F;
LUT4 \core/mem_rdata_latched_23_s2  (
	.I0(\core/mem_rdata_latched_23_6 ),
	.I1(\core/mem_rdata_latched_23_7 ),
	.I2(\core/mem_rdata_latched_23_8 ),
	.I3(\core/mem_rdata_latched_23_9 ),
	.F(\core/mem_rdata_latched_23_5 )
);
defparam \core/mem_rdata_latched_23_s2 .INIT=16'h4F00;
LUT4 \core/mem_rdata_latched_22_s3  (
	.I0(\core/mem_rdata_latched_22_10 ),
	.I1(\core/mem_rdata_latched_22_11 ),
	.I2(\core/mem_rdata_latched_22_12 ),
	.I3(\core/mem_rdata_latched_22_13 ),
	.F(\core/mem_rdata_latched_22_6 )
);
defparam \core/mem_rdata_latched_22_s3 .INIT=16'h0100;
LUT3 \core/mem_rdata_latched_22_s4  (
	.I0(mem_rdata_133[6]),
	.I1(mem_ready_129),
	.I2(mem_ready_128),
	.F(\core/mem_rdata_latched_22_7 )
);
defparam \core/mem_rdata_latched_22_s4 .INIT=8'h0B;
LUT4 \core/mem_rdata_latched_22_s6  (
	.I0(mem_rdata_131[6]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[6]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_22_9 )
);
defparam \core/mem_rdata_latched_22_s6 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_21_s2  (
	.I0(\core/mem_rdata_latched_21_6 ),
	.I1(\core/mem_rdata_latched_21_7 ),
	.I2(\core/mem_rdata_latched_21_8 ),
	.I3(\core/mem_rdata_latched_21_9 ),
	.F(\core/mem_rdata_latched_21_5 )
);
defparam \core/mem_rdata_latched_21_s2 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_20_s3  (
	.I0(\core/mem_rdata_latched_20_8 ),
	.I1(\core/mem_rdata_latched_20_9 ),
	.I2(\core/mem_rdata_latched_20_10 ),
	.I3(\core/mem_rdata_latched_20_11 ),
	.F(\core/mem_rdata_latched_20_6 )
);
defparam \core/mem_rdata_latched_20_s3 .INIT=16'h0100;
LUT3 \core/mem_rdata_latched_20_s4  (
	.I0(mem_rdata_130[4]),
	.I1(\core/mem_rdata_latched_20_12 ),
	.I2(mem_ready),
	.F(\core/mem_rdata_latched_20_7 )
);
defparam \core/mem_rdata_latched_20_s4 .INIT=8'hA3;
LUT4 \core/mem_rdata_latched_12_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_rdata_latched_12_9 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_12_8 )
);
defparam \core/mem_rdata_latched_12_s5 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_11_s4  (
	.I0(\core/mem_rdata_latched_6_8 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_11_7 )
);
defparam \core/mem_rdata_latched_11_s4 .INIT=16'h0E00;
LUT4 \core/mem_rdata_latched_11_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_rdata_latched_6_8 ),
	.I2(\core/mem_rdata_latched_11_9 ),
	.I3(\core/mem_rdata_latched_11_10 ),
	.F(\core/mem_rdata_latched_11_8 )
);
defparam \core/mem_rdata_latched_11_s5 .INIT=16'h00EF;
LUT4 \core/mem_rdata_latched_10_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_rdata_latched_6_8 ),
	.I2(\core/mem_rdata_latched_10_10 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_10_8 )
);
defparam \core/mem_rdata_latched_10_s5 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_6_s5  (
	.I0(\core/mem_xfer_10 ),
	.I1(mem_xfer_11),
	.I2(mem_rdata_29_19),
	.I3(mem_rdata_29_18),
	.F(\core/mem_rdata_latched_6_8 )
);
defparam \core/mem_rdata_latched_6_s5 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_6_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_rdata_latched_6_10 ),
	.I3(\core/mem_rdata_latched_5_9 ),
	.F(\core/mem_rdata_latched_6_9 )
);
defparam \core/mem_rdata_latched_6_s6 .INIT=16'h00EF;
LUT3 \core/mem_rdata_latched_5_s5  (
	.I0(\core/mem_rdata_q [5]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_5_8 )
);
defparam \core/mem_rdata_latched_5_s5 .INIT=8'hC5;
LUT4 \core/mem_rdata_latched_5_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/mem_xfer_9 ),
	.I2(\core/mem_la_firstword_5 ),
	.I3(\core/n7354_4 ),
	.F(\core/mem_rdata_latched_5_9 )
);
defparam \core/mem_rdata_latched_5_s6 .INIT=16'h0400;
LUT4 \core/mem_rdata_latched_4_s4  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_4_7 )
);
defparam \core/mem_rdata_latched_4_s4 .INIT=16'h0100;
LUT3 \core/mem_rdata_latched_4_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_rdata_q [4]),
	.F(\core/mem_rdata_latched_4_8 )
);
defparam \core/mem_rdata_latched_4_s5 .INIT=8'h23;
LUT4 \core/mem_rdata_latched_3_s4  (
	.I0(\core/mem_rdata_latched_3_9 ),
	.I1(mem_rdata_24_12),
	.I2(\core/mem_rdata_latched_3_10 ),
	.I3(\core/mem_rdata_latched_3_11 ),
	.F(\core/mem_rdata_latched_3_7 )
);
defparam \core/mem_rdata_latched_3_s4 .INIT=16'h004F;
LUT3 \core/mem_rdata_latched_3_s5  (
	.I0(\core/mem_rdata_q [3]),
	.I1(\core/mem_rdata_q [19]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_3_8 )
);
defparam \core/mem_rdata_latched_3_s5 .INIT=8'hC5;
LUT4 \core/mem_rdata_latched_2_s4  (
	.I0(\core/mem_rdata_latched_2_11 ),
	.I1(\core/mem_rdata_latched_2_12 ),
	.I2(\core/mem_rdata_latched_2_13 ),
	.I3(\core/mem_rdata_latched_2_14 ),
	.F(\core/mem_rdata_latched_2_7 )
);
defparam \core/mem_rdata_latched_2_s4 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_2_s6  (
	.I0(\core/mem_xfer_5 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_rdata_latched_2_15 ),
	.F(\core/mem_rdata_latched_2_9 )
);
defparam \core/mem_rdata_latched_2_s6 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_2_s7  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_rdata_latched_6_8 ),
	.I2(\core/mem_rdata_latched_2_16 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_2_10 )
);
defparam \core/mem_rdata_latched_2_s7 .INIT=16'h01FE;
LUT4 \core/mem_rdata_latched_1_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_rdata_latched_1_9 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_1_8 )
);
defparam \core/mem_rdata_latched_1_s5 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_0_s4  (
	.I0(\core/mem_rdata_latched_0_11 ),
	.I1(\core/mem_rdata_latched_0_12 ),
	.I2(mem_rdata_16_5),
	.I3(\core/mem_rdata_latched_0_13 ),
	.F(\core/mem_rdata_latched_0_7 )
);
defparam \core/mem_rdata_latched_0_s4 .INIT=16'h1F00;
LUT3 \core/mem_rdata_latched_0_s5  (
	.I0(\core/mem_xfer_6 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/n2421_10 ),
	.F(\core/mem_rdata_latched_0_8 )
);
defparam \core/mem_rdata_latched_0_s5 .INIT=8'h1D;
LUT4 \core/mem_rdata_latched_0_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_rdata_q [0]),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_0_9 )
);
defparam \core/mem_rdata_latched_0_s6 .INIT=16'h00EF;
LUT4 \core/mem_rdata_latched_0_s7  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/mem_rdata_latched_0_14 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/mem_rdata_latched_0_10 )
);
defparam \core/mem_rdata_latched_0_s7 .INIT=16'hEF00;
LUT4 \core/n1860_s3  (
	.I0(\core/mem_rdata_latched_3_7 ),
	.I1(\core/mem_rdata_q [3]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/n1860_6 )
);
defparam \core/n1860_s3 .INIT=16'hAFC0;
LUT3 \core/n1861_s2  (
	.I0(\core/mem_rdata_latched_2_23 ),
	.I1(\core/mem_rdata_latched_2_7 ),
	.I2(\core/mem_rdata_latched_2_9 ),
	.F(\core/n1861_5 )
);
defparam \core/n1861_s2 .INIT=8'hD0;
LUT4 \core/n1861_s3  (
	.I0(\core/mem_rdata_q [2]),
	.I1(\core/mem_rdata_q [18]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1861_6 )
);
defparam \core/n1861_s3 .INIT=16'hFA0C;
LUT4 \core/n1862_s2  (
	.I0(\core/n2421_4 ),
	.I1(\core/mem_rdata_q [1]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/n1862_5 )
);
defparam \core/n1862_s2 .INIT=16'h5F30;
LUT4 \core/n1863_s2  (
	.I0(\core/mem_rdata_q [0]),
	.I1(\core/mem_rdata_q [16]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1863_5 )
);
defparam \core/n1863_s2 .INIT=16'hFA0C;
LUT4 \core/n1864_s3  (
	.I0(mem_rdata_31_4),
	.I1(\core/n1864_7 ),
	.I2(\core/mem_rdata_latched_5_7 ),
	.I3(\core/n1864_8 ),
	.F(\core/n1864_6 )
);
defparam \core/n1864_s3 .INIT=16'h00B0;
LUT4 \core/n1952_s9  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(\core/mem_rdata_latched_6_5 ),
	.I2(\core/n1952_15 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/n1952_12 )
);
defparam \core/n1952_s9 .INIT=16'hF400;
LUT4 \core/n1952_s10  (
	.I0(mem_rdata[30]),
	.I1(\core/mem_rdata_latched_1_5 ),
	.I2(\core/mem_16bit_buffer [14]),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/n1952_13 )
);
defparam \core/n1952_s10 .INIT=16'h770F;
LUT4 \core/n1952_s11  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(n624_5),
	.I2(\core/mem_rdata_latched_4_7 ),
	.I3(\core/n1952_16 ),
	.F(\core/n1952_14 )
);
defparam \core/n1952_s11 .INIT=16'h0001;
LUT4 \core/n2203_s5  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n1952_13 ),
	.I3(\core/n5753_4 ),
	.F(\core/n2203_8 )
);
defparam \core/n2203_s5 .INIT=16'h00EF;
LUT2 \core/n2203_s6  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.F(\core/n2203_9 )
);
defparam \core/n2203_s6 .INIT=4'h1;
LUT4 \core/n2203_s7  (
	.I0(\core/n2203_14 ),
	.I1(\core/n5767_9 ),
	.I2(\core/n5767_8 ),
	.I3(\core/n2203_15 ),
	.F(\core/n2203_10 )
);
defparam \core/n2203_s7 .INIT=16'h8000;
LUT4 \core/n2203_s9  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n2203_16 ),
	.I2(\core/n2203_6 ),
	.I3(\core/n2203_23 ),
	.F(\core/n2203_12 )
);
defparam \core/n2203_s9 .INIT=16'h00F4;
LUT4 \core/n2203_s10  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5753_4 ),
	.I2(\core/n1952_12 ),
	.I3(\core/n1952_13 ),
	.F(\core/n2203_13 )
);
defparam \core/n2203_s10 .INIT=16'h0D00;
LUT3 \core/n2204_s3  (
	.I0(mem_rdata[30]),
	.I1(\core/mem_rdata_latched_30_4 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2204_6 )
);
defparam \core/n2204_s3 .INIT=8'hC5;
LUT3 \core/n2204_s4  (
	.I0(\core/n5771_6 ),
	.I1(\core/n2204_14 ),
	.I2(\core/n2204_4 ),
	.F(\core/n2204_7 )
);
defparam \core/n2204_s4 .INIT=8'h0E;
LUT4 \core/n2204_s5  (
	.I0(\core/n2204_16 ),
	.I1(\core/n2204_12 ),
	.I2(\core/n2203_16 ),
	.I3(\core/n2203_13 ),
	.F(\core/n2204_8 )
);
defparam \core/n2204_s5 .INIT=16'hEF00;
LUT2 \core/n2204_s6  (
	.I0(\core/n2203_13 ),
	.I1(\core/mem_rdata_latched [12]),
	.F(\core/n2204_9 )
);
defparam \core/n2204_s6 .INIT=4'h4;
LUT2 \core/n2205_s5  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n5753_4 ),
	.F(\core/n2205_8 )
);
defparam \core/n2205_s5 .INIT=4'h1;
LUT4 \core/n2205_s6  (
	.I0(\core/n2207_23 ),
	.I1(\core/n2205_7 ),
	.I2(\core/n2203_23 ),
	.I3(\core/n2203_13 ),
	.F(\core/n2205_9 )
);
defparam \core/n2205_s6 .INIT=16'h0E00;
LUT4 \core/n2205_s8  (
	.I0(\core/n5712_10 ),
	.I1(\core/n5707_13 ),
	.I2(\core/n2203_8 ),
	.I3(\core/n2205_7 ),
	.F(\core/n2205_11 )
);
defparam \core/n2205_s8 .INIT=16'h7077;
LUT3 \core/n2205_s9  (
	.I0(mem_rdata[29]),
	.I1(\core/mem_rdata_latched_29_5 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2205_12 )
);
defparam \core/n2205_s9 .INIT=8'hCA;
LUT4 \core/n2206_s5  (
	.I0(\core/n2206_14 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n2203_16 ),
	.I3(\core/n2211_8 ),
	.F(\core/n2206_8 )
);
defparam \core/n2206_s5 .INIT=16'h0C05;
LUT4 \core/n2206_s6  (
	.I0(\core/n2206_14 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n2204_16 ),
	.I3(\core/n2203_16 ),
	.F(\core/n2206_9 )
);
defparam \core/n2206_s6 .INIT=16'h7000;
LUT4 \core/n2206_s7  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5772_7 ),
	.I2(\core/n1952_9 ),
	.I3(\core/n2212_10 ),
	.F(\core/n2206_10 )
);
defparam \core/n2206_s7 .INIT=16'h000E;
LUT3 \core/n2206_s10  (
	.I0(\core/n2206_14 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n2205_4 ),
	.F(\core/n2206_13 )
);
defparam \core/n2206_s10 .INIT=8'h70;
LUT4 \core/n2206_s11  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_xfer ),
	.I2(mem_rdata[28]),
	.I3(\core/n2206_16 ),
	.F(\core/n2206_14 )
);
defparam \core/n2206_s11 .INIT=16'hBF00;
LUT4 \core/n2207_s6  (
	.I0(\core/n2207_17 ),
	.I1(\core/n2207_18 ),
	.I2(\core/mem_rdata_q [27]),
	.I3(\core/mem_xfer ),
	.F(\core/n2207_9 )
);
defparam \core/n2207_s6 .INIT=16'hEEF0;
LUT3 \core/n2207_s8  (
	.I0(\core/n1952_9 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1952_10 ),
	.F(\core/n2207_11 )
);
defparam \core/n2207_s8 .INIT=8'h70;
LUT4 \core/n2207_s11  (
	.I0(\core/n2226_9 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n1864_4 ),
	.I3(\core/n5713_8 ),
	.F(\core/n2207_14 )
);
defparam \core/n2207_s11 .INIT=16'hCA00;
LUT4 \core/n2207_s12  (
	.I0(\core/n2207_19 ),
	.I1(\core/n5713_8 ),
	.I2(\core/n5714_4 ),
	.I3(\core/n2207_20 ),
	.F(\core/n2207_15 )
);
defparam \core/n2207_s12 .INIT=16'h8F00;
LUT3 \core/n2207_s13  (
	.I0(\core/n5713_8 ),
	.I1(\core/n2207_21 ),
	.I2(\core/n2208_15 ),
	.F(\core/n2207_16 )
);
defparam \core/n2207_s13 .INIT=8'hB0;
LUT4 \core/n2208_s5  (
	.I0(\core/n2208_12 ),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5752_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2208_8 )
);
defparam \core/n2208_s5 .INIT=16'h5CF3;
LUT2 \core/n2208_s7  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n1864_4 ),
	.F(\core/n2208_10 )
);
defparam \core/n2208_s7 .INIT=4'h8;
LUT2 \core/n2208_s8  (
	.I0(\core/n5753_4 ),
	.I1(\core/n2205_4 ),
	.F(\core/n2208_11 )
);
defparam \core/n2208_s8 .INIT=4'h4;
LUT4 \core/n2208_s9  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/n2208_21 ),
	.I2(\core/mem_rdata_latched_26_5 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2208_12 )
);
defparam \core/n2208_s9 .INIT=16'h0305;
LUT4 \core/n2208_s11  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n2208_19 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n2208_14 )
);
defparam \core/n2208_s11 .INIT=16'h0C0A;
LUT3 \core/n2208_s12  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1952_14 ),
	.F(\core/n2208_15 )
);
defparam \core/n2208_s12 .INIT=8'h10;
LUT3 \core/n2208_s13  (
	.I0(\core/n2203_8 ),
	.I1(\core/n2207_20 ),
	.I2(\core/n2208_12 ),
	.F(\core/n2208_16 )
);
defparam \core/n2208_s13 .INIT=8'hCA;
LUT4 \core/n2209_s6  (
	.I0(\core/n2209_14 ),
	.I1(\core/n2207_23 ),
	.I2(\core/n2203_23 ),
	.I3(\core/n5752_4 ),
	.F(\core/n2209_9 )
);
defparam \core/n2209_s6 .INIT=16'h0D00;
LUT4 \core/n2209_s7  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5751_4 ),
	.F(\core/n2209_10 )
);
defparam \core/n2209_s7 .INIT=16'h0B00;
LUT4 \core/n2209_s8  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2205_8 ),
	.I3(\core/n2209_15 ),
	.F(\core/n2209_11 )
);
defparam \core/n2209_s8 .INIT=16'hBF00;
LUT4 \core/n2209_s9  (
	.I0(\core/n5713_8 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2205_8 ),
	.F(\core/n2209_12 )
);
defparam \core/n2209_s9 .INIT=16'h7000;
LUT4 \core/n2209_s10  (
	.I0(\core/n2209_14 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2203_8 ),
	.I3(\core/n2203_9 ),
	.F(\core/n2209_13 )
);
defparam \core/n2209_s10 .INIT=16'h3A00;
LUT4 \core/n2209_s11  (
	.I0(\core/mem_rdata_latched_25_4 ),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/mem_rdata_latched_25_5 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2209_14 )
);
defparam \core/n2209_s11 .INIT=16'h0503;
LUT2 \core/n2210_s5  (
	.I0(\core/n5753_4 ),
	.I1(\core/n2210_15 ),
	.F(\core/n2210_8 )
);
defparam \core/n2210_s5 .INIT=4'h1;
LUT4 \core/n2210_s7  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n2210_16 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2210_17 ),
	.F(\core/n2210_10 )
);
defparam \core/n2210_s7 .INIT=16'hCA00;
LUT3 \core/n2210_s8  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5767_9 ),
	.I2(\core/n5376_6 ),
	.F(\core/n2210_11 )
);
defparam \core/n2210_s8 .INIT=8'h40;
LUT4 \core/n2210_s9  (
	.I0(\core/n5713_8 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5714_4 ),
	.I3(\core/n2210_18 ),
	.F(\core/n2210_12 )
);
defparam \core/n2210_s9 .INIT=16'h0070;
LUT4 \core/n2210_s10  (
	.I0(\core/n2210_18 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2211_8 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2210_13 )
);
defparam \core/n2210_s10 .INIT=16'hC500;
LUT4 \core/n2210_s11  (
	.I0(\core/n2212_10 ),
	.I1(\core/n2203_9 ),
	.I2(\core/n2207_20 ),
	.I3(\core/n2210_18 ),
	.F(\core/n2210_14 )
);
defparam \core/n2210_s11 .INIT=16'h004F;
LUT3 \core/n2211_s5  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n1864_4 ),
	.F(\core/n2211_8 )
);
defparam \core/n2211_s5 .INIT=8'hB0;
LUT3 \core/n2211_s6  (
	.I0(\core/mem_rdata_q [23]),
	.I1(\core/n2211_17 ),
	.I2(\core/mem_xfer ),
	.F(\core/n2211_9 )
);
defparam \core/n2211_s6 .INIT=8'h35;
LUT4 \core/n2211_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/n2210_15 ),
	.I2(\core/n5772_7 ),
	.I3(\core/n2211_18 ),
	.F(\core/n2211_10 )
);
defparam \core/n2211_s7 .INIT=16'hE0EE;
LUT4 \core/n2211_s8  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n5753_4 ),
	.I2(\core/n2210_15 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2211_11 )
);
defparam \core/n2211_s8 .INIT=16'hFE00;
LUT4 \core/n2211_s10  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n2211_9 ),
	.I3(\core/n2212_10 ),
	.F(\core/n2211_13 )
);
defparam \core/n2211_s10 .INIT=16'h77F0;
LUT4 \core/n2211_s11  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5376_6 ),
	.I2(\core/n5767_9 ),
	.I3(\core/n5768_8 ),
	.F(\core/n2211_14 )
);
defparam \core/n2211_s11 .INIT=16'hBF00;
LUT4 \core/n2211_s12  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2205_4 ),
	.I3(\core/n2205_8 ),
	.F(\core/n2211_15 )
);
defparam \core/n2211_s12 .INIT=16'h6000;
LUT4 \core/n2211_s13  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n2205_4 ),
	.I2(\core/n2205_8 ),
	.I3(\core/n2211_8 ),
	.F(\core/n2211_16 )
);
defparam \core/n2211_s13 .INIT=16'h8000;
LUT3 \core/n2212_s6  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1864_4 ),
	.F(\core/n2212_9 )
);
defparam \core/n2212_s6 .INIT=8'h40;
LUT2 \core/n2212_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.F(\core/n2212_10 )
);
defparam \core/n2212_s7 .INIT=4'h4;
LUT3 \core/n2212_s8  (
	.I0(\core/mem_rdata_q [22]),
	.I1(\core/n2212_15 ),
	.I2(\core/mem_xfer ),
	.F(\core/n2212_11 )
);
defparam \core/n2212_s8 .INIT=8'hC5;
LUT4 \core/n2212_s10  (
	.I0(\core/n2212_16 ),
	.I1(\core/n2211_8 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2205_4 ),
	.F(\core/n2212_13 )
);
defparam \core/n2212_s10 .INIT=16'h7000;
LUT4 \core/n2212_s11  (
	.I0(\core/n5772_7 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2212_11 ),
	.I3(\core/n2211_8 ),
	.F(\core/n2212_14 )
);
defparam \core/n2212_s11 .INIT=16'hBBF0;
LUT3 \core/n2213_s5  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_xfer ),
	.F(\core/n2213_8 )
);
defparam \core/n2213_s5 .INIT=8'h53;
LUT4 \core/n2213_s8  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5753_4 ),
	.I2(\core/n2210_15 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2213_11 )
);
defparam \core/n2213_s8 .INIT=16'h0100;
LUT3 \core/n2214_s4  (
	.I0(\core/mem_rdata_q [20]),
	.I1(\core/n2214_11 ),
	.I2(\core/mem_xfer ),
	.F(\core/n2214_7 )
);
defparam \core/n2214_s4 .INIT=8'h35;
LUT4 \core/n2214_s6  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5753_4 ),
	.I2(\core/n2210_15 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2214_9 )
);
defparam \core/n2214_s6 .INIT=16'h0100;
LUT4 \core/n2220_s4  (
	.I0(\core/n5317_5 ),
	.I1(\core/n5768_11 ),
	.I2(\core/n2220_5 ),
	.I3(\core/n2204_14 ),
	.F(\core/n2220_7 )
);
defparam \core/n2220_s4 .INIT=16'h7077;
LUT2 \core/n2220_s5  (
	.I0(\core/n5772_7 ),
	.I1(\core/mem_rdata_latched [4]),
	.F(\core/n2220_8 )
);
defparam \core/n2220_s5 .INIT=4'h4;
LUT4 \core/n2220_s6  (
	.I0(\core/n1952_9 ),
	.I1(\core/n2212_10 ),
	.I2(\core/n5771_6 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2220_9 )
);
defparam \core/n2220_s6 .INIT=16'h0100;
LUT4 \core/n2221_s4  (
	.I0(\core/n2221_5 ),
	.I1(\core/n2204_16 ),
	.I2(\core/n2221_11 ),
	.I3(\core/n2221_12 ),
	.F(\core/n2221_7 )
);
defparam \core/n2221_s4 .INIT=16'h0B00;
LUT4 \core/n2221_s5  (
	.I0(\core/n5752_4 ),
	.I1(\core/n2221_13 ),
	.I2(\core/n2212_10 ),
	.I3(\core/n1952_10 ),
	.F(\core/n2221_8 )
);
defparam \core/n2221_s5 .INIT=16'h0E00;
LUT4 \core/n2221_s6  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5772_7 ),
	.I2(\core/n2211_8 ),
	.I3(\core/n2221_14 ),
	.F(\core/n2221_9 )
);
defparam \core/n2221_s6 .INIT=16'hB0BB;
LUT3 \core/n2222_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_xfer ),
	.F(\core/n2222_7 )
);
defparam \core/n2222_s4 .INIT=8'hAC;
LUT4 \core/n2222_s5  (
	.I0(\core/n5772_7 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n2211_8 ),
	.I3(\core/n5753_4 ),
	.F(\core/n2222_8 )
);
defparam \core/n2222_s5 .INIT=16'h4F00;
LUT4 \core/n2222_s6  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/n2204_14 ),
	.I3(\core/n5751_4 ),
	.F(\core/n2222_9 )
);
defparam \core/n2222_s6 .INIT=16'hEF00;
LUT3 \core/n2222_s8  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n2203_8 ),
	.I2(\core/n2222_7 ),
	.F(\core/n2222_11 )
);
defparam \core/n2222_s8 .INIT=8'h10;
LUT4 \core/n2222_s9  (
	.I0(\core/n5752_4 ),
	.I1(\core/n2212_10 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2207_20 ),
	.F(\core/n2222_12 )
);
defparam \core/n2222_s9 .INIT=16'h8F00;
LUT2 \core/n2226_s7  (
	.I0(mem_rdata[24]),
	.I1(\core/mem_rdata_latched_1_5 ),
	.F(\core/n2226_11 )
);
defparam \core/n2226_s7 .INIT=4'h8;
LUT4 \core/n2226_s8  (
	.I0(\core/mem_rdata_q [8]),
	.I1(\core/mem_rdata_latched_24_5 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n2226_13 ),
	.F(\core/n2226_12 )
);
defparam \core/n2226_s8 .INIT=16'hF503;
LUT4 \core/n2227_s4  (
	.I0(\core/mem_rdata_latched_23_5 ),
	.I1(\core/mem_rdata_latched_6_5 ),
	.I2(\core/n2227_9 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/n2227_7 )
);
defparam \core/n2227_s4 .INIT=16'h0700;
LUT4 \core/n2421_s3  (
	.I0(\core/n2421_11 ),
	.I1(mem_rdata_29_18),
	.I2(mem_xfer_11),
	.I3(mem_rdata_29_19),
	.F(\core/n2421_6 )
);
defparam \core/n2421_s3 .INIT=16'h4000;
LUT4 \core/n2421_s4  (
	.I0(vld_set_6),
	.I1(ram_dout[1]),
	.I2(\core/n2421_12 ),
	.I3(wr_cleardebint_ena_11),
	.F(\core/n2421_7 )
);
defparam \core/n2421_s4 .INIT=16'hF800;
LUT4 \core/n2421_s5  (
	.I0(cfg_divider[1]),
	.I1(mem_xfer_7),
	.I2(mem_rdata_24_14),
	.I3(mem_rdata_31_8),
	.F(\core/n2421_8 )
);
defparam \core/n2421_s5 .INIT=16'h7F00;
LUT3 \core/n2421_s6  (
	.I0(\core/n2421_13 ),
	.I1(mem_rdata_130[1]),
	.I2(mem_ready),
	.F(\core/n2421_9 )
);
defparam \core/n2421_s6 .INIT=8'h35;
LUT4 \core/n2421_s7  (
	.I0(mem_rdata_131[0]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[0]),
	.I3(mem_ready),
	.F(\core/n2421_10 )
);
defparam \core/n2421_s7 .INIT=16'hF0BB;
LUT2 \core/n5317_s2  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.F(\core/n5317_5 )
);
defparam \core/n5317_s2 .INIT=4'h1;
LUT2 \core/n5346_s3  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched [2]),
	.F(\core/n5346_6 )
);
defparam \core/n5346_s3 .INIT=4'h1;
LUT3 \core/n5359_s3  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5767_8 ),
	.I2(\core/n5332_4 ),
	.F(\core/n5359_6 )
);
defparam \core/n5359_s3 .INIT=8'h80;
LUT4 \core/n5359_s4  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/mem_rdata_latched [29]),
	.I2(\core/n5359_9 ),
	.I3(\core/n5346_5 ),
	.F(\core/n5359_7 )
);
defparam \core/n5359_s4 .INIT=16'h4000;
LUT4 \core/n5359_s5  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/n5359_10 ),
	.I2(\core/mem_rdata_latched [30]),
	.I3(\core/mem_rdata_latched [28]),
	.F(\core/n5359_8 )
);
defparam \core/n5359_s5 .INIT=16'h4000;
LUT3 \core/n5376_s3  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5376_14 ),
	.I2(\core/n5376_12 ),
	.F(\core/n5376_6 )
);
defparam \core/n5376_s3 .INIT=8'h01;
LUT4 \core/n5706_s3  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5752_4 ),
	.I2(\core/n2212_10 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5706_6 )
);
defparam \core/n5706_s3 .INIT=16'h008F;
LUT2 \core/n5708_s5  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/n5332_4 ),
	.F(\core/n5708_8 )
);
defparam \core/n5708_s5 .INIT=4'h1;
LUT4 \core/n5710_s6  (
	.I0(\core/n5767_9 ),
	.I1(\core/n5376_6 ),
	.I2(\core/n5706_8 ),
	.I3(\core/n1864_4 ),
	.F(\core/n5710_9 )
);
defparam \core/n5710_s6 .INIT=16'h7F00;
LUT2 \core/n5712_s5  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5767_8 ),
	.F(\core/n5712_8 )
);
defparam \core/n5712_s5 .INIT=4'h1;
LUT4 \core/n5712_s6  (
	.I0(\core/n5376_6 ),
	.I1(\core/n5767_9 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n1864_4 ),
	.F(\core/n5712_9 )
);
defparam \core/n5712_s6 .INIT=16'h0007;
LUT3 \core/n5712_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1952_12 ),
	.I2(\core/n1952_13 ),
	.F(\core/n5712_10 )
);
defparam \core/n5712_s7 .INIT=8'h10;
LUT4 \core/n5713_s4  (
	.I0(\core/n5767_8 ),
	.I1(\core/n5714_7 ),
	.I2(\core/n5767_9 ),
	.I3(\core/n2203_15 ),
	.F(\core/n5713_7 )
);
defparam \core/n5713_s4 .INIT=16'hA333;
LUT3 \core/n5713_s5  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5753_4 ),
	.F(\core/n5713_8 )
);
defparam \core/n5713_s5 .INIT=8'h0B;
LUT4 \core/n5713_s6  (
	.I0(\core/n5707_13 ),
	.I1(\core/n5712_10 ),
	.I2(\core/n5707_9 ),
	.I3(\core/n2203_16 ),
	.F(\core/n5713_9 )
);
defparam \core/n5713_s6 .INIT=16'h7077;
LUT2 \core/n5714_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n1864_4 ),
	.F(\core/n5714_7 )
);
defparam \core/n5714_s4 .INIT=4'h6;
LUT4 \core/n5714_s6  (
	.I0(\core/n5712_10 ),
	.I1(\core/n5714_11 ),
	.I2(\core/n1952_9 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5714_9 )
);
defparam \core/n5714_s6 .INIT=16'h0D00;
LUT4 \core/n5714_s7  (
	.I0(\core/n1862_4 ),
	.I1(\core/n5713_8 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5714_10 )
);
defparam \core/n5714_s7 .INIT=16'hA0F3;
LUT3 \core/n5715_s5  (
	.I0(\core/n5767_8 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5713_8 ),
	.F(\core/n5715_8 )
);
defparam \core/n5715_s5 .INIT=8'h70;
LUT4 \core/n5718_s2  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5718_11 ),
	.F(\core/n5718_5 )
);
defparam \core/n5718_s2 .INIT=16'h4000;
LUT4 \core/n5719_s3  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n5718_11 ),
	.I2(\core/n5768_11 ),
	.I3(\core/n5751_4 ),
	.F(\core/n5719_6 )
);
defparam \core/n5719_s3 .INIT=16'hF800;
LUT3 \core/n5753_s2  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(mem_rdata_29_6),
	.I2(\core/n5753_9 ),
	.F(\core/n5753_5 )
);
defparam \core/n5753_s2 .INIT=8'h70;
LUT4 \core/n5753_s3  (
	.I0(mem_rdata_29_4),
	.I1(mem_rdata_29_7),
	.I2(mem_rdata_29_5),
	.I3(\core/n5753_9 ),
	.F(\core/n5753_6 )
);
defparam \core/n5753_s3 .INIT=16'hB000;
LUT3 \core/n5757_s2  (
	.I0(\core/mem_rdata_latched_25_7 ),
	.I1(\core/mem_rdata_latched_6_5 ),
	.I2(\core/n5757_7 ),
	.F(\core/n5757_5 )
);
defparam \core/n5757_s2 .INIT=8'h70;
LUT3 \core/n5765_s5  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [0]),
	.F(\core/n5765_8 )
);
defparam \core/n5765_s5 .INIT=8'h07;
LUT4 \core/n5921_s2  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_rdata_q [26]),
	.I3(\core/mem_rdata_q [25]),
	.F(\core/n5921_5 )
);
defparam \core/n5921_s2 .INIT=16'h0001;
LUT4 \core/n6005_s4  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [6]),
	.I2(\core/mem_rdata_q [3]),
	.I3(\core/mem_rdata_q [0]),
	.F(\core/n6005_7 )
);
defparam \core/n6005_s4 .INIT=16'h0001;
LUT4 \core/n6005_s5  (
	.I0(\core/mem_rdata_q [5]),
	.I1(\core/mem_rdata_q [4]),
	.I2(\core/mem_rdata_q [2]),
	.I3(\core/mem_rdata_q [1]),
	.F(\core/n6005_8 )
);
defparam \core/n6005_s5 .INIT=16'h0100;
LUT4 \core/n6005_s6  (
	.I0(\core/mem_rdata_q [23]),
	.I1(\core/n5853_4 ),
	.I2(\core/n6005_10 ),
	.I3(\core/n6005_11 ),
	.F(\core/n6005_9 )
);
defparam \core/n6005_s6 .INIT=16'h4000;
LUT4 \core/n6015_s2  (
	.I0(\core/mem_rdata_q [3]),
	.I1(\core/mem_rdata_q [2]),
	.I2(\core/mem_rdata_q [1]),
	.I3(\core/mem_rdata_q [0]),
	.F(\core/n6015_5 )
);
defparam \core/n6015_s2 .INIT=16'h1000;
LUT4 \core/n6093_s3  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_rdata_q [29]),
	.I3(\core/n6093_7 ),
	.F(\core/n6093_6 )
);
defparam \core/n6093_s3 .INIT=16'h0100;
LUT4 \core/n21049_s2  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/n15119_9 ),
	.I3(\core/n23109_5 ),
	.F(\core/n21049_5 )
);
defparam \core/n21049_s2 .INIT=16'hEF00;
LUT2 \core/n11111_s3  (
	.I0(\core/latched_csr [8]),
	.I1(\core/latched_csr [10]),
	.F(\core/n11111_6 )
);
defparam \core/n11111_s3 .INIT=4'h8;
LUT4 \core/n11111_s4  (
	.I0(\core/latched_csr [11]),
	.I1(\core/latched_csr [5]),
	.I2(\core/latched_csr [9]),
	.I3(\core/latched_csr [4]),
	.F(\core/n11111_7 )
);
defparam \core/n11111_s4 .INIT=16'h4000;
LUT3 \core/n11235_s2  (
	.I0(\core/latched_csr [7]),
	.I1(\core/latched_csr [6]),
	.I2(\core/latched_csr [8]),
	.F(\core/n11235_5 )
);
defparam \core/n11235_s2 .INIT=8'h40;
LUT4 \core/n11235_s3  (
	.I0(\core/latched_csr [4]),
	.I1(\core/latched_csr [10]),
	.I2(\core/latched_csr [11]),
	.I3(\core/latched_csr [9]),
	.F(\core/n11235_6 )
);
defparam \core/n11235_s3 .INIT=16'h0100;
LUT4 \core/n11448_s3  (
	.I0(\core/next_irq_pending [9]),
	.I1(\core/next_irq_pending [10]),
	.I2(\core/next_irq_pending [13]),
	.I3(\core/next_irq_pending [14]),
	.F(\core/n11448_6 )
);
defparam \core/n11448_s3 .INIT=16'h0001;
LUT4 \core/n11448_s4  (
	.I0(\core/next_irq_pending [23]),
	.I1(\core/next_irq_pending [28]),
	.I2(\core/next_irq_pending [29]),
	.I3(\core/n11448_10 ),
	.F(\core/n11448_7 )
);
defparam \core/n11448_s4 .INIT=16'h0100;
LUT4 \core/n11448_s5  (
	.I0(\core/next_irq_pending [16]),
	.I1(\core/next_irq_pending [17]),
	.I2(\core/next_irq_pending [18]),
	.I3(\core/next_irq_pending [19]),
	.F(\core/n11448_8 )
);
defparam \core/n11448_s5 .INIT=16'h0001;
LUT4 \core/n11448_s6  (
	.I0(\core/next_irq_pending [20]),
	.I1(\core/next_irq_pending [21]),
	.I2(\core/next_irq_pending [22]),
	.I3(\core/n11448_11 ),
	.F(\core/n11448_9 )
);
defparam \core/n11448_s6 .INIT=16'h0100;
LUT2 \core/n11530_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_do_wdata ),
	.F(\core/n11530_7 )
);
defparam \core/n11530_s4 .INIT=4'h1;
LUT3 \core/n11530_s5  (
	.I0(\core/n11492_18 ),
	.I1(\core/csr_mcause [2]),
	.I2(\core/n11531_5 ),
	.F(\core/n11530_8 )
);
defparam \core/n11530_s5 .INIT=8'h40;
LUT2 \core/n11531_s3  (
	.I0(\core/n11492_18 ),
	.I1(\core/csr_mcause [1]),
	.F(\core/n11531_6 )
);
defparam \core/n11531_s3 .INIT=4'h4;
LUT4 \core/n12212_s4  (
	.I0(\core/csr_cycle [16]),
	.I1(\core/csr_cycle [17]),
	.I2(\core/csr_cycle [18]),
	.I3(\core/csr_cycle [19]),
	.F(\core/n12212_7 )
);
defparam \core/n12212_s4 .INIT=16'h8000;
LUT2 \core/n12212_s5  (
	.I0(\core/csr_cycle [22]),
	.I1(\core/csr_cycle [23]),
	.F(\core/n12212_8 )
);
defparam \core/n12212_s5 .INIT=4'h8;
LUT4 \core/n12212_s6  (
	.I0(\core/csr_cycle [28]),
	.I1(\core/csr_cycle [29]),
	.I2(\core/csr_cycle [30]),
	.I3(\core/csr_cycle [31]),
	.F(\core/n12212_9 )
);
defparam \core/n12212_s6 .INIT=16'h8000;
LUT4 \core/n12212_s7  (
	.I0(\core/csr_cycle [0]),
	.I1(\core/csr_cycle [1]),
	.I2(\core/csr_cycle [2]),
	.I3(\core/csr_cycle [3]),
	.F(\core/n12212_10 )
);
defparam \core/n12212_s7 .INIT=16'h8000;
LUT4 \core/n12212_s8  (
	.I0(\core/csr_cycle [12]),
	.I1(\core/csr_cycle [13]),
	.I2(\core/csr_cycle [14]),
	.I3(\core/csr_cycle [15]),
	.F(\core/n12212_11 )
);
defparam \core/n12212_s8 .INIT=16'h8000;
LUT4 \core/n12212_s9  (
	.I0(\core/csr_cycle [4]),
	.I1(\core/csr_cycle [5]),
	.I2(\core/csr_cycle [6]),
	.I3(\core/csr_cycle [7]),
	.F(\core/n12212_12 )
);
defparam \core/n12212_s9 .INIT=16'h8000;
LUT4 \core/n12212_s10  (
	.I0(\core/csr_cycle [8]),
	.I1(\core/csr_cycle [9]),
	.I2(\core/csr_cycle [10]),
	.I3(\core/csr_cycle [11]),
	.F(\core/n12212_13 )
);
defparam \core/n12212_s10 .INIT=16'h8000;
LUT3 \core/n12382_s2  (
	.I0(\core/timer [25]),
	.I1(\core/timer [26]),
	.I2(\core/timer [27]),
	.F(\core/n12382_5 )
);
defparam \core/n12382_s2 .INIT=8'h01;
LUT4 \core/n12382_s3  (
	.I0(\core/timer [23]),
	.I1(\core/timer [24]),
	.I2(\core/timer [28]),
	.I3(\core/n12386_5 ),
	.F(\core/n12382_6 )
);
defparam \core/n12382_s3 .INIT=16'h0100;
LUT4 \core/n12386_s2  (
	.I0(\core/timer [19]),
	.I1(\core/timer [20]),
	.I2(\core/timer [21]),
	.I3(\core/timer [22]),
	.F(\core/n12386_5 )
);
defparam \core/n12386_s2 .INIT=16'h0001;
LUT2 \core/n12392_s2  (
	.I0(\core/timer [17]),
	.I1(\core/timer [18]),
	.F(\core/n12392_5 )
);
defparam \core/n12392_s2 .INIT=4'h1;
LUT4 \core/n12397_s2  (
	.I0(\core/timer [10]),
	.I1(\core/timer [11]),
	.I2(\core/timer [12]),
	.I3(\core/timer [13]),
	.F(\core/n12397_5 )
);
defparam \core/n12397_s2 .INIT=16'h0001;
LUT4 \core/n12401_s2  (
	.I0(\core/timer [6]),
	.I1(\core/timer [7]),
	.I2(\core/timer [8]),
	.I3(\core/timer [9]),
	.F(\core/n12401_5 )
);
defparam \core/n12401_s2 .INIT=16'h0001;
LUT3 \core/n12407_s3  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11925_121 ),
	.F(\core/n12407_6 )
);
defparam \core/n12407_s3 .INIT=8'hD0;
LUT3 \core/n12410_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11928_121 ),
	.F(\core/n12410_5 )
);
defparam \core/n12410_s2 .INIT=8'hD0;
LUT4 \core/n15015_s2  (
	.I0(\core/n12382_5 ),
	.I1(\core/n12401_5 ),
	.I2(\core/n15015_6 ),
	.I3(\core/n15015_7 ),
	.F(\core/n15015_5 )
);
defparam \core/n15015_s2 .INIT=16'h8000;
LUT4 \core/n13359_s5  (
	.I0(\core/irq_active ),
	.I1(\core/irq_delay ),
	.I2(\core/n11077_3 ),
	.I3(\core/n13359_10 ),
	.F(\core/n13359_8 )
);
defparam \core/n13359_s5 .INIT=16'hF100;
LUT4 \core/n22919_s3  (
	.I0(\core/csr_instret [24]),
	.I1(\core/csr_instret [25]),
	.I2(\core/csr_instret [26]),
	.I3(\core/csr_instret [27]),
	.F(\core/n22919_6 )
);
defparam \core/n22919_s3 .INIT=16'h8000;
LUT4 \core/n22919_s4  (
	.I0(\core/csr_instret [16]),
	.I1(\core/csr_instret [17]),
	.I2(\core/csr_instret [18]),
	.I3(\core/csr_instret [19]),
	.F(\core/n22919_7 )
);
defparam \core/n22919_s4 .INIT=16'h8000;
LUT4 \core/n22919_s5  (
	.I0(\core/csr_instret [28]),
	.I1(\core/csr_instret [29]),
	.I2(\core/csr_instret [30]),
	.I3(\core/csr_instret [31]),
	.F(\core/n22919_8 )
);
defparam \core/n22919_s5 .INIT=16'h8000;
LUT4 \core/n22919_s6  (
	.I0(\core/csr_instret [20]),
	.I1(\core/csr_instret [21]),
	.I2(\core/csr_instret [22]),
	.I3(\core/csr_instret [23]),
	.F(\core/n22919_9 )
);
defparam \core/n22919_s6 .INIT=16'h8000;
LUT4 \core/n22919_s7  (
	.I0(\core/csr_instret [8]),
	.I1(\core/csr_instret [9]),
	.I2(\core/csr_instret [10]),
	.I3(\core/csr_instret [11]),
	.F(\core/n22919_10 )
);
defparam \core/n22919_s7 .INIT=16'h8000;
LUT4 \core/n22919_s8  (
	.I0(\core/csr_instret [0]),
	.I1(\core/csr_instret [1]),
	.I2(\core/csr_instret [2]),
	.I3(\core/csr_instret [3]),
	.F(\core/n22919_11 )
);
defparam \core/n22919_s8 .INIT=16'h8000;
LUT4 \core/n22919_s9  (
	.I0(\core/csr_instret [12]),
	.I1(\core/csr_instret [13]),
	.I2(\core/csr_instret [14]),
	.I3(\core/csr_instret [15]),
	.F(\core/n22919_12 )
);
defparam \core/n22919_s9 .INIT=16'h8000;
LUT4 \core/n22919_s10  (
	.I0(\core/csr_instret [4]),
	.I1(\core/csr_instret [5]),
	.I2(\core/csr_instret [6]),
	.I3(\core/csr_instret [7]),
	.F(\core/n22919_13 )
);
defparam \core/n22919_s10 .INIT=16'h8000;
LUT2 \core/n23081_s2  (
	.I0(\core/n5305_4 ),
	.I1(\core/n23081_8 ),
	.F(\core/n23081_5 )
);
defparam \core/n23081_s2 .INIT=4'h8;
LUT4 \core/n23081_s3  (
	.I0(\core/instr_waitirq ),
	.I1(\core/n23081_9 ),
	.I2(\core/n23081_10 ),
	.I3(\core/n23081_11 ),
	.F(\core/n23081_6 )
);
defparam \core/n23081_s3 .INIT=16'h4000;
LUT2 \core/n23081_s4  (
	.I0(\core/instr_fence ),
	.I1(\core/n23081_12 ),
	.F(\core/n23081_7 )
);
defparam \core/n23081_s4 .INIT=4'h4;
LUT4 \core/n5772_s7  (
	.I0(\core/mem_rdata_latched_11_6 ),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(\core/mem_rdata_latched_10_6 ),
	.I3(\core/mem_rdata_latched_11_5 ),
	.F(\core/n5772_10 )
);
defparam \core/n5772_s7 .INIT=16'h0100;
LUT4 \core/n5767_s5  (
	.I0(\core/n2227_6 ),
	.I1(\core/n5757_4 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5772_10 ),
	.F(\core/n5767_8 )
);
defparam \core/n5767_s5 .INIT=16'h0100;
LUT3 \core/n5767_s6  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [4]),
	.F(\core/n5767_9 )
);
defparam \core/n5767_s6 .INIT=8'h01;
LUT2 \core/wr_dcsr_ena_s5  (
	.I0(\core/decoded_csr [11]),
	.I1(\core/decoded_csr [10]),
	.F(\core/wr_dcsr_ena_9 )
);
defparam \core/wr_dcsr_ena_s5 .INIT=4'h4;
LUT4 \core/wr_dcsr_ena_s6  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [5]),
	.I2(\core/decoded_csr [4]),
	.I3(\core/decoded_csr [7]),
	.F(\core/wr_dcsr_ena_10 )
);
defparam \core/wr_dcsr_ena_s6 .INIT=16'h4000;
LUT3 \core/mem_do_prefetch_s4  (
	.I0(\core/instr_waitirq ),
	.I1(\core/instr_jal ),
	.I2(\core/decoder_trigger ),
	.F(\core/mem_do_prefetch_8 )
);
defparam \core/mem_do_prefetch_s4 .INIT=8'h10;
LUT4 \core/csr_mepc_31_s6  (
	.I0(\core/next_irq_pending [2]),
	.I1(\core/next_irq_pending [4]),
	.I2(\core/next_irq_pending [1]),
	.I3(\core/next_irq_pending [3]),
	.F(\core/csr_mepc_31_11 )
);
defparam \core/csr_mepc_31_s6 .INIT=16'h0001;
LUT4 \core/n6238_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [4]),
	.I2(\core/mem_rdata_q [19]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6238_12 )
);
defparam \core/n6238_s8 .INIT=16'h0777;
LUT4 \core/n6241_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [3]),
	.I2(\core/mem_rdata_q [18]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6241_12 )
);
defparam \core/n6241_s8 .INIT=16'h0777;
LUT4 \core/n6244_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [2]),
	.I2(\core/mem_rdata_q [17]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6244_12 )
);
defparam \core/n6244_s8 .INIT=16'h0777;
LUT4 \core/n6247_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [1]),
	.I2(\core/mem_rdata_q [16]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6247_12 )
);
defparam \core/n6247_s8 .INIT=16'h0777;
LUT2 \core/alu_out_31_s10  (
	.I0(\core/instr_xor ),
	.I1(\core/instr_xori ),
	.F(\core/alu_out_31_14 )
);
defparam \core/alu_out_31_s10 .INIT=4'h1;
LUT2 \core/alu_out_31_s11  (
	.I0(\core/instr_or ),
	.I1(\core/instr_ori ),
	.F(\core/alu_out_31_15 )
);
defparam \core/alu_out_31_s11 .INIT=4'h1;
LUT2 \core/alu_out_31_s12  (
	.I0(\core/instr_and ),
	.I1(\core/instr_andi ),
	.F(\core/alu_out_31_16 )
);
defparam \core/alu_out_31_s12 .INIT=4'h1;
LUT3 \core/alu_out_31_s13  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15457_20 ),
	.F(\core/alu_out_31_17 )
);
defparam \core/alu_out_31_s13 .INIT=8'h10;
LUT4 \core/alu_out_0_s11  (
	.I0(\core/alu_out_0_18 ),
	.I1(\core/alu_out_0_19 ),
	.I2(\core/alu_out_0_20 ),
	.I3(\core/alu_out_0_21 ),
	.F(\core/alu_out_0_15 )
);
defparam \core/alu_out_0_s11 .INIT=16'h8000;
LUT4 \core/alu_out_0_s12  (
	.I0(\core/is_sltiu_bltu_sltu ),
	.I1(\core/instr_bgeu ),
	.I2(\core/alu_out_0_22 ),
	.I3(\core/alu_out_0_23 ),
	.F(\core/alu_out_0_16 )
);
defparam \core/alu_out_0_s12 .INIT=16'h5030;
LUT2 \core/cpuregs_wrdata_3_s9  (
	.I0(\core/irq_mask [3]),
	.I1(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_3_13 )
);
defparam \core/cpuregs_wrdata_3_s9 .INIT=4'h4;
LUT4 \core/cpuregs_wrdata_0_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/latched_compr ),
	.I2(\core/latched_branch ),
	.I3(\core/reg_pc [0]),
	.F(\core/cpuregs_wrdata_0_12 )
);
defparam \core/cpuregs_wrdata_0_s8 .INIT=16'h0777;
LUT2 \core/n12558_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/n12558_15 ),
	.F(\core/n12558_12 )
);
defparam \core/n12558_s8 .INIT=4'h1;
LUT4 \core/n12612_s7  (
	.I0(\core/alu_out_q [4]),
	.I1(\core/reg_out [4]),
	.I2(\core/latched_stalu ),
	.I3(\core/next_pc_31_4 ),
	.F(\core/n12612_11 )
);
defparam \core/n12612_s7 .INIT=16'hAC00;
LUT3 \core/n12618_s7  (
	.I0(\core/alu_out_q [1]),
	.I1(\core/reg_out [1]),
	.I2(\core/latched_stalu ),
	.F(\core/n12618_11 )
);
defparam \core/n12618_s7 .INIT=8'h53;
LUT3 \core/n15120_s11  (
	.I0(\core/mem_wordsize [1]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/latched_is_lu ),
	.F(\core/n15120_15 )
);
defparam \core/n15120_s11 .INIT=8'h10;
LUT2 \core/n15120_s12  (
	.I0(\core/latched_is_lh ),
	.I1(\core/n15136_17 ),
	.F(\core/n15120_16 )
);
defparam \core/n15120_s12 .INIT=4'h8;
LUT4 \core/n15120_s13  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[31]),
	.F(\core/n15120_17 )
);
defparam \core/n15120_s13 .INIT=16'h0BBB;
LUT4 \core/n15120_s14  (
	.I0(\core/irq_mask [31]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [31]),
	.F(\core/n15120_18 )
);
defparam \core/n15120_s14 .INIT=16'h0777;
LUT4 \core/n15120_s15  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [31]),
	.I2(\core/n15120_20 ),
	.I3(\core/n15120_21 ),
	.F(\core/n15120_19 )
);
defparam \core/n15120_s15 .INIT=16'h0700;
LUT4 \core/n15121_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[30]),
	.F(\core/n15121_14 )
);
defparam \core/n15121_s10 .INIT=16'h0BBB;
LUT4 \core/n15121_s11  (
	.I0(\core/irq_mask [30]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [30]),
	.F(\core/n15121_15 )
);
defparam \core/n15121_s11 .INIT=16'h0777;
LUT4 \core/n15121_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [30]),
	.I2(\core/n15121_17 ),
	.I3(\core/n15121_18 ),
	.F(\core/n15121_16 )
);
defparam \core/n15121_s12 .INIT=16'h0700;
LUT4 \core/n15122_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[29]),
	.F(\core/n15122_14 )
);
defparam \core/n15122_s10 .INIT=16'h0BBB;
LUT4 \core/n15122_s11  (
	.I0(\core/irq_mask [29]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [29]),
	.F(\core/n15122_15 )
);
defparam \core/n15122_s11 .INIT=16'h0777;
LUT4 \core/n15122_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [29]),
	.I2(\core/n15122_17 ),
	.I3(\core/n15122_18 ),
	.F(\core/n15122_16 )
);
defparam \core/n15122_s12 .INIT=16'h0700;
LUT4 \core/n15123_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[28]),
	.F(\core/n15123_14 )
);
defparam \core/n15123_s10 .INIT=16'h0BBB;
LUT4 \core/n15123_s11  (
	.I0(\core/irq_mask [28]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [28]),
	.F(\core/n15123_15 )
);
defparam \core/n15123_s11 .INIT=16'h0777;
LUT4 \core/n15123_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [28]),
	.I2(\core/n15123_17 ),
	.I3(\core/n15123_18 ),
	.F(\core/n15123_16 )
);
defparam \core/n15123_s12 .INIT=16'h0700;
LUT4 \core/n15124_s11  (
	.I0(\core/rd [27]),
	.I1(\core/rd [59]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15124_15 )
);
defparam \core/n15124_s11 .INIT=16'hCA00;
LUT4 \core/n15124_s12  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15124_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15124_16 )
);
defparam \core/n15124_s12 .INIT=16'h4F00;
LUT4 \core/n15124_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14289_1 ),
	.I2(\core/reg_op1 [27]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15124_17 )
);
defparam \core/n15124_s13 .INIT=16'h0777;
LUT4 \core/n15125_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [26]),
	.F(\core/n15125_14 )
);
defparam \core/n15125_s10 .INIT=16'h0BBB;
LUT4 \core/n15125_s11  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[26]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [26]),
	.F(\core/n15125_15 )
);
defparam \core/n15125_s11 .INIT=16'h0777;
LUT4 \core/n15125_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [26]),
	.I2(\core/n15125_17 ),
	.I3(\core/n15125_18 ),
	.F(\core/n15125_16 )
);
defparam \core/n15125_s12 .INIT=16'h0700;
LUT4 \core/n15126_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[25]),
	.F(\core/n15126_14 )
);
defparam \core/n15126_s10 .INIT=16'h0BBB;
LUT4 \core/n15126_s11  (
	.I0(\core/irq_mask [25]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [25]),
	.F(\core/n15126_15 )
);
defparam \core/n15126_s11 .INIT=16'h0777;
LUT4 \core/n15126_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [25]),
	.I2(\core/n15126_17 ),
	.I3(\core/n15126_18 ),
	.F(\core/n15126_16 )
);
defparam \core/n15126_s12 .INIT=16'h0700;
LUT4 \core/n15127_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [24]),
	.F(\core/n15127_14 )
);
defparam \core/n15127_s10 .INIT=16'h0BBB;
LUT4 \core/n15127_s11  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[24]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [24]),
	.F(\core/n15127_15 )
);
defparam \core/n15127_s11 .INIT=16'h0777;
LUT4 \core/n15127_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [24]),
	.I2(\core/n15127_17 ),
	.I3(\core/n15127_18 ),
	.F(\core/n15127_16 )
);
defparam \core/n15127_s12 .INIT=16'h0700;
LUT4 \core/n15128_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [23]),
	.F(\core/n15128_14 )
);
defparam \core/n15128_s10 .INIT=16'h0BBB;
LUT4 \core/n15128_s11  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[23]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [23]),
	.F(\core/n15128_15 )
);
defparam \core/n15128_s11 .INIT=16'h0777;
LUT4 \core/n15128_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [23]),
	.I2(\core/n15128_17 ),
	.I3(\core/n15128_18 ),
	.F(\core/n15128_16 )
);
defparam \core/n15128_s12 .INIT=16'h0700;
LUT4 \core/n15129_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[22]),
	.F(\core/n15129_14 )
);
defparam \core/n15129_s10 .INIT=16'h0BBB;
LUT4 \core/n15129_s11  (
	.I0(\core/irq_mask [22]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [22]),
	.F(\core/n15129_15 )
);
defparam \core/n15129_s11 .INIT=16'h0777;
LUT4 \core/n15129_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [22]),
	.I2(\core/n15129_17 ),
	.I3(\core/n15129_18 ),
	.F(\core/n15129_16 )
);
defparam \core/n15129_s12 .INIT=16'h0700;
LUT4 \core/n15130_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [21]),
	.F(\core/n15130_14 )
);
defparam \core/n15130_s10 .INIT=16'h0BBB;
LUT4 \core/n15130_s11  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[21]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [21]),
	.F(\core/n15130_15 )
);
defparam \core/n15130_s11 .INIT=16'h0777;
LUT4 \core/n15130_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [21]),
	.I2(\core/n15130_17 ),
	.I3(\core/n15130_18 ),
	.F(\core/n15130_16 )
);
defparam \core/n15130_s12 .INIT=16'h0700;
LUT4 \core/n15131_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[20]),
	.F(\core/n15131_14 )
);
defparam \core/n15131_s10 .INIT=16'h0BBB;
LUT4 \core/n15131_s11  (
	.I0(\core/irq_mask [20]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [20]),
	.F(\core/n15131_15 )
);
defparam \core/n15131_s11 .INIT=16'h0777;
LUT4 \core/n15131_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [20]),
	.I2(\core/n15131_17 ),
	.I3(\core/n15131_18 ),
	.F(\core/n15131_16 )
);
defparam \core/n15131_s12 .INIT=16'h0700;
LUT4 \core/n15132_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [19]),
	.F(\core/n15132_14 )
);
defparam \core/n15132_s10 .INIT=16'h0BBB;
LUT4 \core/n15132_s11  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[19]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [19]),
	.F(\core/n15132_15 )
);
defparam \core/n15132_s11 .INIT=16'h0777;
LUT4 \core/n15132_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [19]),
	.I2(\core/n15132_17 ),
	.I3(\core/n15132_18 ),
	.F(\core/n15132_16 )
);
defparam \core/n15132_s12 .INIT=16'h0700;
LUT4 \core/n15133_s11  (
	.I0(\core/rd [18]),
	.I1(\core/rd [50]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15133_15 )
);
defparam \core/n15133_s11 .INIT=16'hCA00;
LUT4 \core/n15133_s12  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15133_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15133_16 )
);
defparam \core/n15133_s12 .INIT=16'h4F00;
LUT4 \core/n15133_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14298_1 ),
	.I2(\core/reg_op1 [18]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15133_17 )
);
defparam \core/n15133_s13 .INIT=16'h0777;
LUT4 \core/n15134_s10  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/n15134_15 ),
	.I2(\core/n15134_16 ),
	.I3(\core/n15134_17 ),
	.F(\core/n15134_14 )
);
defparam \core/n15134_s10 .INIT=16'h0D00;
LUT4 \core/n15135_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [16]),
	.F(\core/n15135_14 )
);
defparam \core/n15135_s10 .INIT=16'h0BBB;
LUT4 \core/n15135_s11  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[16]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [16]),
	.F(\core/n15135_15 )
);
defparam \core/n15135_s11 .INIT=16'h0777;
LUT4 \core/n15135_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [16]),
	.I2(\core/n15135_17 ),
	.I3(\core/n15135_18 ),
	.F(\core/n15135_16 )
);
defparam \core/n15135_s12 .INIT=16'h0700;
LUT3 \core/n15136_s11  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_setq ),
	.I2(\core/instr_getq ),
	.F(\core/n15136_15 )
);
defparam \core/n15136_s11 .INIT=8'h01;
LUT3 \core/n15136_s12  (
	.I0(\core/timer [15]),
	.I1(\core/instr_timer ),
	.I2(\core/n15136_20 ),
	.F(\core/n15136_16 )
);
defparam \core/n15136_s12 .INIT=8'h70;
LUT4 \core/n15136_s13  (
	.I0(\core/mem_rdata_latched_31_4 ),
	.I1(mem_rdata[31]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15137_15 ),
	.F(\core/n15136_17 )
);
defparam \core/n15136_s13 .INIT=16'h0C0A;
LUT4 \core/n15136_s14  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [15]),
	.I2(\core/n15136_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15136_18 )
);
defparam \core/n15136_s14 .INIT=16'hF800;
LUT4 \core/n15136_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14301_1 ),
	.I2(\core/reg_op1 [15]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15136_19 )
);
defparam \core/n15136_s15 .INIT=16'h0777;
LUT2 \core/n15137_s11  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/mem_wordsize [0]),
	.F(\core/n15137_15 )
);
defparam \core/n15137_s11 .INIT=4'h8;
LUT2 \core/n15137_s12  (
	.I0(\core/mem_wordsize [1]),
	.I1(\core/latched_is_lb ),
	.F(\core/n15137_16 )
);
defparam \core/n15137_s12 .INIT=4'h1;
LUT4 \core/n15137_s13  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [14]),
	.F(\core/n15137_17 )
);
defparam \core/n15137_s13 .INIT=16'h0BBB;
LUT4 \core/n15137_s14  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[14]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [14]),
	.F(\core/n15137_18 )
);
defparam \core/n15137_s14 .INIT=16'h0777;
LUT4 \core/n15137_s15  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [14]),
	.I2(\core/n15137_20 ),
	.I3(\core/n15137_21 ),
	.F(\core/n15137_19 )
);
defparam \core/n15137_s15 .INIT=16'h0700;
LUT4 \core/n15138_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[13]),
	.F(\core/n15138_14 )
);
defparam \core/n15138_s10 .INIT=16'h0BBB;
LUT4 \core/n15138_s11  (
	.I0(\core/irq_mask [13]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [13]),
	.F(\core/n15138_15 )
);
defparam \core/n15138_s11 .INIT=16'h0777;
LUT4 \core/n15138_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [13]),
	.I2(\core/n15138_17 ),
	.I3(\core/n15138_18 ),
	.F(\core/n15138_16 )
);
defparam \core/n15138_s12 .INIT=16'h0700;
LUT4 \core/n15139_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[12]),
	.F(\core/n15139_14 )
);
defparam \core/n15139_s10 .INIT=16'h0BBB;
LUT4 \core/n15139_s11  (
	.I0(\core/irq_mask [12]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [12]),
	.F(\core/n15139_15 )
);
defparam \core/n15139_s11 .INIT=16'h0777;
LUT4 \core/n15139_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [12]),
	.I2(\core/n15139_17 ),
	.I3(\core/n15139_18 ),
	.F(\core/n15139_16 )
);
defparam \core/n15139_s12 .INIT=16'h0700;
LUT4 \core/n15140_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[11]),
	.F(\core/n15140_14 )
);
defparam \core/n15140_s10 .INIT=16'h0BBB;
LUT4 \core/n15140_s11  (
	.I0(\core/irq_mask [11]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [11]),
	.F(\core/n15140_15 )
);
defparam \core/n15140_s11 .INIT=16'h0777;
LUT4 \core/n15140_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [11]),
	.I2(\core/n15140_17 ),
	.I3(\core/n15140_18 ),
	.F(\core/n15140_16 )
);
defparam \core/n15140_s12 .INIT=16'h0700;
LUT4 \core/n15141_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[10]),
	.F(\core/n15141_14 )
);
defparam \core/n15141_s10 .INIT=16'h0BBB;
LUT4 \core/n15141_s11  (
	.I0(\core/irq_mask [10]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [10]),
	.F(\core/n15141_15 )
);
defparam \core/n15141_s11 .INIT=16'h0777;
LUT4 \core/n15141_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [10]),
	.I2(\core/n15141_17 ),
	.I3(\core/n15141_18 ),
	.F(\core/n15141_16 )
);
defparam \core/n15141_s12 .INIT=16'h0700;
LUT4 \core/n15142_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[9]),
	.F(\core/n15142_14 )
);
defparam \core/n15142_s10 .INIT=16'h0BBB;
LUT4 \core/n15142_s11  (
	.I0(\core/irq_mask [9]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [9]),
	.F(\core/n15142_15 )
);
defparam \core/n15142_s11 .INIT=16'h0777;
LUT4 \core/n15142_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [9]),
	.I2(\core/n15142_17 ),
	.I3(\core/n15142_18 ),
	.F(\core/n15142_16 )
);
defparam \core/n15142_s12 .INIT=16'h0700;
LUT4 \core/n15143_s10  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[8]),
	.F(\core/n15143_14 )
);
defparam \core/n15143_s10 .INIT=16'h0BBB;
LUT4 \core/n15143_s11  (
	.I0(\core/irq_mask [8]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [8]),
	.F(\core/n15143_15 )
);
defparam \core/n15143_s11 .INIT=16'h0777;
LUT4 \core/n15143_s12  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [8]),
	.I2(\core/n15143_17 ),
	.I3(\core/n15143_18 ),
	.F(\core/n15143_16 )
);
defparam \core/n15143_s12 .INIT=16'h0700;
LUT3 \core/n15144_s11  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/n15144_15 )
);
defparam \core/n15144_s11 .INIT=8'h40;
LUT3 \core/n15144_s12  (
	.I0(\core/mem_rdata_latched_31_4 ),
	.I1(mem_rdata[31]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n15144_16 )
);
defparam \core/n15144_s12 .INIT=8'h35;
LUT4 \core/n15144_s13  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_23_5 ),
	.I2(mem_rdata[23]),
	.I3(\core/n15145_15 ),
	.F(\core/n15144_17 )
);
defparam \core/n15144_s13 .INIT=16'h0BBB;
LUT4 \core/n15144_s14  (
	.I0(\core/rd [7]),
	.I1(\core/rd [39]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15144_18 )
);
defparam \core/n15144_s14 .INIT=16'hCA00;
LUT4 \core/n15144_s15  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15144_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15144_19 )
);
defparam \core/n15144_s15 .INIT=16'h4F00;
LUT4 \core/n15144_s16  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14309_1 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15144_20 )
);
defparam \core/n15144_s16 .INIT=16'h0777;
LUT4 \core/n15145_s11  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15145_15 )
);
defparam \core/n15145_s11 .INIT=16'h1C00;
LUT4 \core/n15145_s12  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [6]),
	.F(\core/n15145_16 )
);
defparam \core/n15145_s12 .INIT=16'h0BBB;
LUT4 \core/n15145_s13  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[6]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [6]),
	.F(\core/n15145_17 )
);
defparam \core/n15145_s13 .INIT=16'h0777;
LUT4 \core/n15145_s14  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [6]),
	.I2(\core/n15145_19 ),
	.I3(\core/n15145_20 ),
	.F(\core/n15145_18 )
);
defparam \core/n15145_s14 .INIT=16'h0700;
LUT3 \core/n15146_s11  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15146_18 ),
	.F(\core/n15146_15 )
);
defparam \core/n15146_s11 .INIT=8'hB0;
LUT4 \core/n15146_s12  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [5]),
	.I2(\core/n15146_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15146_16 )
);
defparam \core/n15146_s12 .INIT=16'hF800;
LUT4 \core/n15146_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14311_1 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15146_17 )
);
defparam \core/n15146_s13 .INIT=16'h0777;
LUT3 \core/n15147_s11  (
	.I0(\core/mem_rdata_latched_28_5 ),
	.I1(mem_rdata[28]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n15147_15 )
);
defparam \core/n15147_s11 .INIT=8'h35;
LUT4 \core/n15147_s12  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_20_21 ),
	.I2(mem_rdata[20]),
	.I3(\core/n15145_15 ),
	.F(\core/n15147_16 )
);
defparam \core/n15147_s12 .INIT=16'h0BBB;
LUT4 \core/n15147_s13  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[4]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [4]),
	.F(\core/n15147_17 )
);
defparam \core/n15147_s13 .INIT=16'h0777;
LUT4 \core/n15147_s14  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [4]),
	.I2(\core/n15147_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15147_18 )
);
defparam \core/n15147_s14 .INIT=16'hF800;
LUT4 \core/n15147_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14312_1 ),
	.I2(\core/reg_op1 [4]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15147_19 )
);
defparam \core/n15147_s15 .INIT=16'h0777;
LUT4 \core/n15148_s11  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/instr_dret ),
	.I3(qout_r_132[3]),
	.F(\core/n15148_15 )
);
defparam \core/n15148_s11 .INIT=16'h0BBB;
LUT4 \core/n15148_s12  (
	.I0(\core/irq_mask [3]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [3]),
	.F(\core/n15148_16 )
);
defparam \core/n15148_s12 .INIT=16'h0777;
LUT4 \core/n15148_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_pending [3]),
	.I2(\core/n15148_18 ),
	.I3(\core/n15148_19 ),
	.F(\core/n15148_17 )
);
defparam \core/n15148_s13 .INIT=16'h0700;
LUT2 \core/n15149_s11  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask [2]),
	.F(\core/n15149_15 )
);
defparam \core/n15149_s11 .INIT=4'h8;
LUT4 \core/n15149_s12  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[2]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [2]),
	.F(\core/n15149_16 )
);
defparam \core/n15149_s12 .INIT=16'h0777;
LUT4 \core/n15149_s14  (
	.I0(\core/mem_rdata_latched_2_23 ),
	.I1(\core/mem_rdata_latched_2_7 ),
	.I2(\core/n2314_4 ),
	.I3(\core/mem_rdata_latched_2_15 ),
	.F(\core/n15149_18 )
);
defparam \core/n15149_s14 .INIT=16'h0D00;
LUT4 \core/n15149_s15  (
	.I0(\core/mem_rdata_latched_26_6 ),
	.I1(mem_rdata[26]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15144_15 ),
	.F(\core/n15149_19 )
);
defparam \core/n15149_s15 .INIT=16'hCA00;
LUT4 \core/n15149_s16  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [2]),
	.I2(\core/n15149_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15149_20 )
);
defparam \core/n15149_s16 .INIT=16'hF800;
LUT4 \core/n15149_s17  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14314_1 ),
	.I2(\core/reg_op1 [2]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15149_21 )
);
defparam \core/n15149_s17 .INIT=16'h0777;
LUT4 \core/n15150_s12  (
	.I0(\core/n2314_4 ),
	.I1(\core/n2421_4 ),
	.I2(mem_rdata[17]),
	.I3(\core/n15145_15 ),
	.F(\core/n15150_16 )
);
defparam \core/n15150_s12 .INIT=16'h0BBB;
LUT4 \core/n15150_s13  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[1]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [1]),
	.F(\core/n15150_17 )
);
defparam \core/n15150_s13 .INIT=16'h0777;
LUT4 \core/n15150_s14  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [1]),
	.I2(\core/n15150_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15150_18 )
);
defparam \core/n15150_s14 .INIT=16'hF800;
LUT4 \core/n15150_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14315_1 ),
	.I2(\core/reg_op1 [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15150_19 )
);
defparam \core/n15150_s15 .INIT=16'h0777;
LUT4 \core/n15151_s11  (
	.I0(\core/irq_mask [0]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [0]),
	.F(\core/n15151_15 )
);
defparam \core/n15151_s11 .INIT=16'h0777;
LUT3 \core/n15151_s12  (
	.I0(\core/mem_rdata_latched_24_5 ),
	.I1(mem_rdata[24]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n15151_16 )
);
defparam \core/n15151_s12 .INIT=8'h35;
LUT4 \core/n15151_s13  (
	.I0(\core/n2314_4 ),
	.I1(\core/n2421_5 ),
	.I2(mem_rdata[16]),
	.I3(\core/n15145_15 ),
	.F(\core/n15151_17 )
);
defparam \core/n15151_s13 .INIT=16'h0BBB;
LUT4 \core/n15151_s14  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [0]),
	.I2(\core/n15151_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15151_18 )
);
defparam \core/n15151_s14 .INIT=16'hF800;
LUT4 \core/n15151_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14316_1 ),
	.I2(\core/reg_op1 [0]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15151_19 )
);
defparam \core/n15151_s15 .INIT=16'h0777;
LUT4 \core/n15451_s6  (
	.I0(\core/n15451_11 ),
	.I1(\core/reg_sh [2]),
	.I2(\core/reg_sh [3]),
	.I3(\core/reg_sh [4]),
	.F(\core/n15451_10 )
);
defparam \core/n15451_s6 .INIT=16'h03FD;
LUT4 \core/n15452_s6  (
	.I0(\core/n15451_11 ),
	.I1(\core/reg_sh [4]),
	.I2(\core/reg_sh [2]),
	.I3(\core/reg_sh [3]),
	.F(\core/n15452_10 )
);
defparam \core/n15452_s6 .INIT=16'hF00E;
LUT4 \core/n15453_s6  (
	.I0(\core/n14352_24 ),
	.I1(\core/n15451_11 ),
	.I2(\core/reg_sh [2]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15453_10 )
);
defparam \core/n15453_s6 .INIT=16'h0E00;
LUT3 \core/n15086_s11  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_dret ),
	.I2(\core/latched_branch ),
	.F(\core/n15086_16 )
);
defparam \core/n15086_s11 .INIT=8'h01;
LUT4 \core/n15082_s14  (
	.I0(\core/n15011_22 ),
	.I1(\core/n23081_4 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15082_20 ),
	.F(\core/n15082_19 )
);
defparam \core/n15082_s14 .INIT=16'hBF00;
LUT2 \core/n15222_s20  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15222_25 )
);
defparam \core/n15222_s20 .INIT=4'h8;
LUT4 \core/n15223_s18  (
	.I0(\core/n15223_23 ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/n23081_4 ),
	.I3(\core/alu_out_31_17 ),
	.F(\core/n15223_22 )
);
defparam \core/n15223_s18 .INIT=16'h0D00;
LUT3 \core/n15224_s20  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/is_sll_srl_sra ),
	.I2(\core/n23081_4 ),
	.F(\core/n15224_24 )
);
defparam \core/n15224_s20 .INIT=8'h01;
LUT3 \core/n15224_s21  (
	.I0(\core/is_lui_auipc_jal ),
	.I1(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15224_25 )
);
defparam \core/n15224_s21 .INIT=8'hE0;
LUT4 \core/n15229_s13  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n15229_17 )
);
defparam \core/n15229_s13 .INIT=16'h8F00;
LUT4 \core/n15229_s14  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15229_18 )
);
defparam \core/n15229_s14 .INIT=16'h0777;
LUT4 \core/n15229_s16  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15229_20 )
);
defparam \core/n15229_s16 .INIT=16'hB0BB;
LUT4 \core/n15229_s17  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15229_24 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15229_21 )
);
defparam \core/n15229_s17 .INIT=16'h4F00;
LUT4 \core/n15231_s14  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15231_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15231_18 )
);
defparam \core/n15231_s14 .INIT=16'h4F00;
LUT4 \core/n15233_s14  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15233_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15233_18 )
);
defparam \core/n15233_s14 .INIT=16'h4F00;
LUT4 \core/n15235_s14  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15235_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15235_18 )
);
defparam \core/n15235_s14 .INIT=16'h4F00;
LUT3 \core/n15237_s13  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14556_3 ),
	.I2(\core/n15237_18 ),
	.F(\core/n15237_17 )
);
defparam \core/n15237_s13 .INIT=8'h07;
LUT4 \core/n15239_s12  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrc ),
	.I2(\core/n15239_19 ),
	.I3(\core/n15239_20 ),
	.F(\core/n15239_16 )
);
defparam \core/n15239_s12 .INIT=16'h1000;
LUT4 \core/n15239_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [26]),
	.I2(\core/reg_pc [26]),
	.I3(\core/n15239_22 ),
	.F(\core/n15239_17 )
);
defparam \core/n15239_s13 .INIT=16'h0BBB;
LUT4 \core/n15239_s14  (
	.I0(\core/n14557_3 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15239_18 )
);
defparam \core/n15239_s14 .INIT=16'hCA00;
LUT3 \core/n15241_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14558_3 ),
	.I2(\core/n15241_16 ),
	.F(\core/n15241_15 )
);
defparam \core/n15241_s11 .INIT=8'h07;
LUT4 \core/n15243_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [24]),
	.I2(\core/reg_pc [24]),
	.I3(\core/n15239_22 ),
	.F(\core/n15243_16 )
);
defparam \core/n15243_s12 .INIT=16'h0BBB;
LUT4 \core/n15243_s13  (
	.I0(\core/n14559_3 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15243_17 )
);
defparam \core/n15243_s13 .INIT=16'hCA00;
LUT4 \core/n15245_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [23]),
	.I2(\core/reg_pc [23]),
	.I3(\core/n15239_22 ),
	.F(\core/n15245_16 )
);
defparam \core/n15245_s12 .INIT=16'h0BBB;
LUT4 \core/n15245_s13  (
	.I0(\core/n14560_3 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15245_17 )
);
defparam \core/n15245_s13 .INIT=16'hCA00;
LUT4 \core/n15247_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [22]),
	.I2(\core/reg_pc [22]),
	.I3(\core/n15239_22 ),
	.F(\core/n15247_16 )
);
defparam \core/n15247_s12 .INIT=16'h0BBB;
LUT4 \core/n15247_s13  (
	.I0(\core/n14561_3 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15247_17 )
);
defparam \core/n15247_s13 .INIT=16'hCA00;
LUT4 \core/n15249_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [21]),
	.I2(\core/reg_pc [21]),
	.I3(\core/n15239_22 ),
	.F(\core/n15249_16 )
);
defparam \core/n15249_s12 .INIT=16'h0BBB;
LUT4 \core/n15249_s13  (
	.I0(\core/n14562_3 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15249_17 )
);
defparam \core/n15249_s13 .INIT=16'hCA00;
LUT4 \core/n15251_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [20]),
	.I2(\core/reg_pc [20]),
	.I3(\core/n15239_22 ),
	.F(\core/n15251_16 )
);
defparam \core/n15251_s12 .INIT=16'h0BBB;
LUT4 \core/n15251_s13  (
	.I0(\core/n14563_3 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15251_17 )
);
defparam \core/n15251_s13 .INIT=16'hCA00;
LUT3 \core/n15253_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14564_3 ),
	.I2(\core/n15253_16 ),
	.F(\core/n15253_15 )
);
defparam \core/n15253_s11 .INIT=8'h07;
LUT4 \core/n15255_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [18]),
	.I2(\core/reg_pc [18]),
	.I3(\core/n15239_22 ),
	.F(\core/n15255_16 )
);
defparam \core/n15255_s12 .INIT=16'h0BBB;
LUT4 \core/n15255_s13  (
	.I0(\core/n14565_3 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15255_17 )
);
defparam \core/n15255_s13 .INIT=16'hCA00;
LUT4 \core/n15257_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [17]),
	.I2(\core/reg_pc [17]),
	.I3(\core/n15239_22 ),
	.F(\core/n15257_16 )
);
defparam \core/n15257_s12 .INIT=16'h0BBB;
LUT4 \core/n15257_s13  (
	.I0(\core/n14566_3 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15257_17 )
);
defparam \core/n15257_s13 .INIT=16'hCA00;
LUT3 \core/n15259_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14567_3 ),
	.I2(\core/n15259_16 ),
	.F(\core/n15259_15 )
);
defparam \core/n15259_s11 .INIT=8'h07;
LUT4 \core/n15261_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [15]),
	.I2(\core/reg_pc [15]),
	.I3(\core/n15239_22 ),
	.F(\core/n15261_16 )
);
defparam \core/n15261_s12 .INIT=16'h0BBB;
LUT4 \core/n15261_s13  (
	.I0(\core/n14568_3 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15261_17 )
);
defparam \core/n15261_s13 .INIT=16'hCA00;
LUT4 \core/n15263_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [14]),
	.I2(\core/reg_pc [14]),
	.I3(\core/n15239_22 ),
	.F(\core/n15263_16 )
);
defparam \core/n15263_s12 .INIT=16'h0BBB;
LUT4 \core/n15263_s13  (
	.I0(\core/n14569_3 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15263_17 )
);
defparam \core/n15263_s13 .INIT=16'hCA00;
LUT4 \core/n15265_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [13]),
	.I2(\core/reg_pc [13]),
	.I3(\core/n15239_22 ),
	.F(\core/n15265_16 )
);
defparam \core/n15265_s12 .INIT=16'h0BBB;
LUT4 \core/n15265_s13  (
	.I0(\core/n14570_3 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15265_17 )
);
defparam \core/n15265_s13 .INIT=16'hCA00;
LUT3 \core/n15267_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14571_3 ),
	.I2(\core/n15267_16 ),
	.F(\core/n15267_15 )
);
defparam \core/n15267_s11 .INIT=8'h07;
LUT3 \core/n15269_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14572_3 ),
	.I2(\core/n15269_16 ),
	.F(\core/n15269_15 )
);
defparam \core/n15269_s11 .INIT=8'h07;
LUT4 \core/n15271_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [10]),
	.I2(\core/reg_pc [10]),
	.I3(\core/n15239_22 ),
	.F(\core/n15271_16 )
);
defparam \core/n15271_s12 .INIT=16'h0BBB;
LUT4 \core/n15271_s13  (
	.I0(\core/n14573_3 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15271_17 )
);
defparam \core/n15271_s13 .INIT=16'hCA00;
LUT3 \core/n15273_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14574_3 ),
	.I2(\core/n15273_16 ),
	.F(\core/n15273_15 )
);
defparam \core/n15273_s11 .INIT=8'h07;
LUT4 \core/n15275_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [8]),
	.I2(\core/reg_pc [8]),
	.I3(\core/n15239_22 ),
	.F(\core/n15275_16 )
);
defparam \core/n15275_s12 .INIT=16'h0BBB;
LUT4 \core/n15275_s13  (
	.I0(\core/n14575_3 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15275_17 )
);
defparam \core/n15275_s13 .INIT=16'hCA00;
LUT4 \core/n15277_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15277_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15277_16 )
);
defparam \core/n15277_s12 .INIT=16'h4F00;
LUT3 \core/n15279_s11  (
	.I0(\core/n15222_31 ),
	.I1(\core/n14577_3 ),
	.I2(\core/n15279_16 ),
	.F(\core/n15279_15 )
);
defparam \core/n15279_s11 .INIT=8'h07;
LUT4 \core/n15281_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15281_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15281_16 )
);
defparam \core/n15281_s12 .INIT=16'h4F00;
LUT4 \core/n15283_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/n12407_4 ),
	.I2(\core/n15283_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15283_16 )
);
defparam \core/n15283_s12 .INIT=16'h4F00;
LUT4 \core/n15285_s12  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [3]),
	.I2(\core/reg_pc [3]),
	.I3(\core/n15239_22 ),
	.F(\core/n15285_16 )
);
defparam \core/n15285_s12 .INIT=16'h0BBB;
LUT4 \core/n15285_s13  (
	.I0(\core/n15285_18 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/n15225_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15285_17 )
);
defparam \core/n15285_s13 .INIT=16'hC500;
LUT4 \core/n15287_s12  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/n14353_3 ),
	.I3(\core/n14352_24 ),
	.F(\core/n15287_16 )
);
defparam \core/n15287_s12 .INIT=16'hF503;
LUT4 \core/n15287_s13  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15287_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15287_17 )
);
defparam \core/n15287_s13 .INIT=16'h4F00;
LUT4 \core/n15289_s12  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/n14353_3 ),
	.I3(\core/n14352_24 ),
	.F(\core/n15289_16 )
);
defparam \core/n15289_s12 .INIT=16'hF503;
LUT4 \core/n15289_s13  (
	.I0(\core/n15239_16 ),
	.I1(\core/n12410_4 ),
	.I2(\core/n15289_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15289_17 )
);
defparam \core/n15289_s13 .INIT=16'h4F00;
LUT4 \core/n15291_s12  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/n14353_3 ),
	.I3(\core/n14352_24 ),
	.F(\core/n15291_16 )
);
defparam \core/n15291_s12 .INIT=16'h0C0A;
LUT4 \core/n15291_s13  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/n15291_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15291_17 )
);
defparam \core/n15291_s13 .INIT=16'h4F00;
LUT2 \core/n14943_s11  (
	.I0(\core/instr_lbu ),
	.I1(\core/instr_lb ),
	.F(\core/n14943_16 )
);
defparam \core/n14943_s11 .INIT=4'h1;
LUT2 \core/n14945_s11  (
	.I0(\core/instr_lhu ),
	.I1(\core/instr_lh ),
	.F(\core/n14945_16 )
);
defparam \core/n14945_s11 .INIT=4'h1;
LUT3 \core/n15293_s8  (
	.I0(\core/n15293_15 ),
	.I1(\core/n15293_16 ),
	.I2(\core/n15293_17 ),
	.F(\core/n15293_13 )
);
defparam \core/n15293_s8 .INIT=8'h80;
LUT4 \core/n15295_s8  (
	.I0(\core/n15295_14 ),
	.I1(\core/n15295_15 ),
	.I2(\core/n15295_16 ),
	.I3(\core/n15295_17 ),
	.F(\core/n15295_13 )
);
defparam \core/n15295_s8 .INIT=16'h8000;
LUT3 \core/n15297_s8  (
	.I0(\core/n15297_14 ),
	.I1(\core/n15297_15 ),
	.I2(\core/n15297_16 ),
	.F(\core/n15297_13 )
);
defparam \core/n15297_s8 .INIT=8'h80;
LUT4 \core/n15299_s8  (
	.I0(\core/n15299_14 ),
	.I1(\core/n15299_15 ),
	.I2(\core/n15299_16 ),
	.I3(\core/n15299_17 ),
	.F(\core/n15299_13 )
);
defparam \core/n15299_s8 .INIT=16'h8000;
LUT4 \core/n15301_s8  (
	.I0(\core/n15301_14 ),
	.I1(\core/n15301_15 ),
	.I2(\core/n15301_16 ),
	.I3(\core/n15301_17 ),
	.F(\core/n15301_13 )
);
defparam \core/n15301_s8 .INIT=16'h8000;
LUT4 \core/n15303_s8  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [26]),
	.I2(\core/n15303_15 ),
	.I3(\core/n15303_16 ),
	.F(\core/n15303_13 )
);
defparam \core/n15303_s8 .INIT=16'h7000;
LUT4 \core/n15305_s8  (
	.I0(\core/n15305_14 ),
	.I1(\core/n15305_15 ),
	.I2(\core/n15305_16 ),
	.I3(\core/n15305_17 ),
	.F(\core/n15305_13 )
);
defparam \core/n15305_s8 .INIT=16'h8000;
LUT4 \core/n15307_s8  (
	.I0(\core/n15307_14 ),
	.I1(\core/n15307_15 ),
	.I2(\core/n15307_16 ),
	.I3(\core/n15307_17 ),
	.F(\core/n15307_13 )
);
defparam \core/n15307_s8 .INIT=16'h8000;
LUT4 \core/n15309_s8  (
	.I0(\core/n15309_14 ),
	.I1(\core/n15309_15 ),
	.I2(\core/n15309_16 ),
	.I3(\core/n15309_17 ),
	.F(\core/n15309_13 )
);
defparam \core/n15309_s8 .INIT=16'h8000;
LUT4 \core/n15311_s8  (
	.I0(\core/n15311_14 ),
	.I1(\core/n15311_15 ),
	.I2(\core/n15311_16 ),
	.I3(\core/n15311_17 ),
	.F(\core/n15311_13 )
);
defparam \core/n15311_s8 .INIT=16'h8000;
LUT3 \core/n15313_s8  (
	.I0(\core/n15313_14 ),
	.I1(\core/n15313_15 ),
	.I2(\core/n15313_16 ),
	.F(\core/n15313_13 )
);
defparam \core/n15313_s8 .INIT=8'h80;
LUT4 \core/n15315_s8  (
	.I0(\core/n15315_14 ),
	.I1(\core/n15315_15 ),
	.I2(\core/n15315_16 ),
	.I3(\core/n15315_17 ),
	.F(\core/n15315_13 )
);
defparam \core/n15315_s8 .INIT=16'h8000;
LUT3 \core/n15317_s8  (
	.I0(\core/n15317_14 ),
	.I1(\core/n15317_15 ),
	.I2(\core/n15317_16 ),
	.F(\core/n15317_13 )
);
defparam \core/n15317_s8 .INIT=8'h80;
LUT4 \core/n15319_s8  (
	.I0(\core/n15319_14 ),
	.I1(\core/n15319_15 ),
	.I2(\core/n15319_16 ),
	.I3(\core/n15319_17 ),
	.F(\core/n15319_13 )
);
defparam \core/n15319_s8 .INIT=16'h8000;
LUT4 \core/n15321_s8  (
	.I0(\core/n15321_14 ),
	.I1(\core/n15321_15 ),
	.I2(\core/n15321_16 ),
	.I3(\core/n15321_17 ),
	.F(\core/n15321_13 )
);
defparam \core/n15321_s8 .INIT=16'h8000;
LUT4 \core/n15323_s8  (
	.I0(\core/n15323_14 ),
	.I1(\core/n15323_15 ),
	.I2(\core/n15323_16 ),
	.I3(\core/n15323_17 ),
	.F(\core/n15323_13 )
);
defparam \core/n15323_s8 .INIT=16'h8000;
LUT4 \core/n15325_s8  (
	.I0(\core/n15325_14 ),
	.I1(\core/n15325_15 ),
	.I2(\core/n15325_16 ),
	.I3(\core/n15325_17 ),
	.F(\core/n15325_13 )
);
defparam \core/n15325_s8 .INIT=16'h8000;
LUT4 \core/n15327_s8  (
	.I0(\core/n15327_14 ),
	.I1(\core/n15327_15 ),
	.I2(\core/n15327_16 ),
	.I3(\core/n15327_17 ),
	.F(\core/n15327_13 )
);
defparam \core/n15327_s8 .INIT=16'h8000;
LUT4 \core/n15329_s8  (
	.I0(\core/n15329_14 ),
	.I1(\core/n15329_15 ),
	.I2(\core/n15329_16 ),
	.I3(\core/n15329_17 ),
	.F(\core/n15329_13 )
);
defparam \core/n15329_s8 .INIT=16'h8000;
LUT4 \core/n15331_s8  (
	.I0(\core/n15331_14 ),
	.I1(\core/n15331_15 ),
	.I2(\core/n15331_16 ),
	.I3(\core/n15331_17 ),
	.F(\core/n15331_13 )
);
defparam \core/n15331_s8 .INIT=16'h4000;
LUT4 \core/n15333_s8  (
	.I0(\core/n15333_14 ),
	.I1(\core/n15333_15 ),
	.I2(\core/n15333_16 ),
	.I3(\core/n15333_17 ),
	.F(\core/n15333_13 )
);
defparam \core/n15333_s8 .INIT=16'h8000;
LUT4 \core/n15335_s8  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [10]),
	.I2(\core/n15335_15 ),
	.I3(\core/n15335_16 ),
	.F(\core/n15335_13 )
);
defparam \core/n15335_s8 .INIT=16'h7000;
LUT4 \core/n15337_s8  (
	.I0(\core/n15337_14 ),
	.I1(\core/n15337_15 ),
	.I2(\core/n15337_16 ),
	.I3(\core/n15337_17 ),
	.F(\core/n15337_13 )
);
defparam \core/n15337_s8 .INIT=16'h8000;
LUT4 \core/n15339_s8  (
	.I0(\core/n15331_14 ),
	.I1(\core/n15339_14 ),
	.I2(\core/n15339_15 ),
	.I3(\core/n15339_16 ),
	.F(\core/n15339_13 )
);
defparam \core/n15339_s8 .INIT=16'h4000;
LUT4 \core/n15341_s8  (
	.I0(\core/n15341_14 ),
	.I1(\core/n15341_15 ),
	.I2(\core/n15341_16 ),
	.I3(\core/n15341_17 ),
	.F(\core/n15341_13 )
);
defparam \core/n15341_s8 .INIT=16'h8000;
LUT4 \core/n15343_s8  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [6]),
	.I2(\core/n15343_14 ),
	.I3(\core/n15343_15 ),
	.F(\core/n15343_13 )
);
defparam \core/n15343_s8 .INIT=16'h7000;
LUT4 \core/n15345_s8  (
	.I0(\core/n15345_14 ),
	.I1(\core/n15345_15 ),
	.I2(\core/n15345_16 ),
	.I3(\core/n15345_17 ),
	.F(\core/n15345_13 )
);
defparam \core/n15345_s8 .INIT=16'h8000;
LUT4 \core/n15347_s8  (
	.I0(\core/n15347_14 ),
	.I1(\core/n15347_15 ),
	.I2(\core/n15347_16 ),
	.I3(\core/n15347_17 ),
	.F(\core/n15347_13 )
);
defparam \core/n15347_s8 .INIT=16'h8000;
LUT4 \core/n15349_s8  (
	.I0(\core/n15349_24 ),
	.I1(\core/n15349_15 ),
	.I2(\core/n15349_16 ),
	.I3(\core/n15349_17 ),
	.F(\core/n15349_13 )
);
defparam \core/n15349_s8 .INIT=16'h4000;
LUT4 \core/n15351_s8  (
	.I0(\core/n15331_14 ),
	.I1(\core/n15351_14 ),
	.I2(\core/n15351_15 ),
	.I3(\core/n15351_16 ),
	.F(\core/n15351_13 )
);
defparam \core/n15351_s8 .INIT=16'h4000;
LUT4 \core/n15353_s8  (
	.I0(\core/n15353_14 ),
	.I1(\core/n15353_15 ),
	.I2(\core/n15353_16 ),
	.I3(\core/n15353_17 ),
	.F(\core/n15353_13 )
);
defparam \core/n15353_s8 .INIT=16'h8000;
LUT4 \core/n15355_s8  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [0]),
	.I2(\core/n15355_15 ),
	.I3(\core/n15355_16 ),
	.F(\core/n15355_13 )
);
defparam \core/n15355_s8 .INIT=16'h0700;
LUT3 \core/n15457_s9  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15293_26 ),
	.F(\core/n15457_14 )
);
defparam \core/n15457_s9 .INIT=8'h10;
LUT4 \core/n15457_s11  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15293_13 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/n15457_16 )
);
defparam \core/n15457_s11 .INIT=16'hEE0F;
LUT4 \core/n15457_s12  (
	.I0(\core/alu_out_31_17 ),
	.I1(\core/n15457_20 ),
	.I2(\core/n15223_23 ),
	.I3(\core/n15239_20 ),
	.F(\core/n15457_17 )
);
defparam \core/n15457_s12 .INIT=16'h4000;
LUT4 \core/n15457_s13  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [31]),
	.F(\core/n15457_18 )
);
defparam \core/n15457_s13 .INIT=16'h0777;
LUT4 \core/n15459_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15295_13 ),
	.I3(\core/reg_op1 [30]),
	.F(\core/n15459_14 )
);
defparam \core/n15459_s9 .INIT=16'hEE0F;
LUT4 \core/n15459_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [30]),
	.F(\core/n15459_15 )
);
defparam \core/n15459_s10 .INIT=16'h0777;
LUT4 \core/n15461_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15297_13 ),
	.I3(\core/reg_op1 [29]),
	.F(\core/n15461_14 )
);
defparam \core/n15461_s9 .INIT=16'hEE0F;
LUT4 \core/n15461_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [29]),
	.F(\core/n15461_15 )
);
defparam \core/n15461_s10 .INIT=16'h0777;
LUT4 \core/n15463_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15299_13 ),
	.I3(\core/reg_op1 [28]),
	.F(\core/n15463_14 )
);
defparam \core/n15463_s9 .INIT=16'hEE0F;
LUT4 \core/n15463_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [28]),
	.F(\core/n15463_15 )
);
defparam \core/n15463_s10 .INIT=16'h0777;
LUT4 \core/n15465_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15301_13 ),
	.I3(\core/reg_op1 [27]),
	.F(\core/n15465_14 )
);
defparam \core/n15465_s9 .INIT=16'hEE0F;
LUT4 \core/n15465_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [27]),
	.F(\core/n15465_15 )
);
defparam \core/n15465_s10 .INIT=16'h0777;
LUT4 \core/n15467_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15303_13 ),
	.I3(\core/reg_op1 [26]),
	.F(\core/n15467_14 )
);
defparam \core/n15467_s9 .INIT=16'hEE0F;
LUT4 \core/n15467_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [26]),
	.F(\core/n15467_15 )
);
defparam \core/n15467_s10 .INIT=16'h0777;
LUT4 \core/n15469_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15305_13 ),
	.I3(\core/reg_op1 [25]),
	.F(\core/n15469_14 )
);
defparam \core/n15469_s9 .INIT=16'hEE0F;
LUT4 \core/n15469_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [25]),
	.F(\core/n15469_15 )
);
defparam \core/n15469_s10 .INIT=16'h0777;
LUT4 \core/n15471_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15307_13 ),
	.I3(\core/reg_op1 [24]),
	.F(\core/n15471_14 )
);
defparam \core/n15471_s9 .INIT=16'hEE0F;
LUT4 \core/n15471_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [24]),
	.F(\core/n15471_15 )
);
defparam \core/n15471_s10 .INIT=16'h0777;
LUT4 \core/n15473_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15309_13 ),
	.I3(\core/reg_op1 [23]),
	.F(\core/n15473_14 )
);
defparam \core/n15473_s9 .INIT=16'hEE0F;
LUT4 \core/n15473_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [23]),
	.F(\core/n15473_15 )
);
defparam \core/n15473_s10 .INIT=16'h0777;
LUT4 \core/n15475_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15311_13 ),
	.I3(\core/reg_op1 [22]),
	.F(\core/n15475_14 )
);
defparam \core/n15475_s9 .INIT=16'hEE0F;
LUT4 \core/n15475_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [22]),
	.F(\core/n15475_15 )
);
defparam \core/n15475_s10 .INIT=16'h0777;
LUT4 \core/n15477_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15313_13 ),
	.I3(\core/reg_op1 [21]),
	.F(\core/n15477_14 )
);
defparam \core/n15477_s9 .INIT=16'hEE0F;
LUT4 \core/n15477_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [21]),
	.F(\core/n15477_15 )
);
defparam \core/n15477_s10 .INIT=16'h0777;
LUT4 \core/n15479_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15315_13 ),
	.I3(\core/reg_op1 [20]),
	.F(\core/n15479_14 )
);
defparam \core/n15479_s9 .INIT=16'hEE0F;
LUT4 \core/n15479_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [20]),
	.F(\core/n15479_15 )
);
defparam \core/n15479_s10 .INIT=16'h0777;
LUT4 \core/n15481_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15317_13 ),
	.I3(\core/reg_op1 [19]),
	.F(\core/n15481_14 )
);
defparam \core/n15481_s9 .INIT=16'hEE0F;
LUT4 \core/n15481_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [19]),
	.F(\core/n15481_15 )
);
defparam \core/n15481_s10 .INIT=16'h0777;
LUT4 \core/n15483_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15319_13 ),
	.I3(\core/reg_op1 [18]),
	.F(\core/n15483_14 )
);
defparam \core/n15483_s9 .INIT=16'hEE0F;
LUT4 \core/n15483_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [18]),
	.F(\core/n15483_15 )
);
defparam \core/n15483_s10 .INIT=16'h0777;
LUT4 \core/n15485_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15321_13 ),
	.I3(\core/reg_op1 [17]),
	.F(\core/n15485_14 )
);
defparam \core/n15485_s9 .INIT=16'hEE0F;
LUT4 \core/n15485_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [17]),
	.F(\core/n15485_15 )
);
defparam \core/n15485_s10 .INIT=16'h0777;
LUT4 \core/n15487_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15323_13 ),
	.I3(\core/reg_op1 [16]),
	.F(\core/n15487_14 )
);
defparam \core/n15487_s9 .INIT=16'hEE0F;
LUT4 \core/n15487_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [16]),
	.F(\core/n15487_15 )
);
defparam \core/n15487_s10 .INIT=16'h0777;
LUT4 \core/n15489_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15325_13 ),
	.I3(\core/reg_op1 [15]),
	.F(\core/n15489_14 )
);
defparam \core/n15489_s9 .INIT=16'hEE0F;
LUT4 \core/n15489_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [15]),
	.F(\core/n15489_15 )
);
defparam \core/n15489_s10 .INIT=16'h0777;
LUT4 \core/n15491_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15327_13 ),
	.I3(\core/reg_op1 [14]),
	.F(\core/n15491_14 )
);
defparam \core/n15491_s9 .INIT=16'hEE0F;
LUT4 \core/n15491_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [14]),
	.F(\core/n15491_15 )
);
defparam \core/n15491_s10 .INIT=16'h0777;
LUT4 \core/n15493_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15329_13 ),
	.I3(\core/reg_op1 [13]),
	.F(\core/n15493_14 )
);
defparam \core/n15493_s9 .INIT=16'hEE0F;
LUT4 \core/n15493_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [13]),
	.F(\core/n15493_15 )
);
defparam \core/n15493_s10 .INIT=16'h0777;
LUT4 \core/n15495_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15331_13 ),
	.I3(\core/reg_op1 [12]),
	.F(\core/n15495_14 )
);
defparam \core/n15495_s9 .INIT=16'hEE0F;
LUT4 \core/n15495_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [12]),
	.F(\core/n15495_15 )
);
defparam \core/n15495_s10 .INIT=16'h0777;
LUT4 \core/n15497_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15333_13 ),
	.I3(\core/reg_op1 [11]),
	.F(\core/n15497_14 )
);
defparam \core/n15497_s9 .INIT=16'hEE0F;
LUT4 \core/n15497_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [11]),
	.F(\core/n15497_15 )
);
defparam \core/n15497_s10 .INIT=16'h0777;
LUT4 \core/n15499_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15335_13 ),
	.I3(\core/reg_op1 [10]),
	.F(\core/n15499_14 )
);
defparam \core/n15499_s9 .INIT=16'hEE0F;
LUT4 \core/n15499_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [10]),
	.F(\core/n15499_15 )
);
defparam \core/n15499_s10 .INIT=16'h0777;
LUT4 \core/n15501_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15337_13 ),
	.I3(\core/reg_op1 [9]),
	.F(\core/n15501_14 )
);
defparam \core/n15501_s9 .INIT=16'hEE0F;
LUT4 \core/n15501_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [9]),
	.F(\core/n15501_15 )
);
defparam \core/n15501_s10 .INIT=16'h0777;
LUT4 \core/n15503_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15339_13 ),
	.I3(\core/reg_op1 [8]),
	.F(\core/n15503_14 )
);
defparam \core/n15503_s9 .INIT=16'hEE0F;
LUT4 \core/n15503_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [8]),
	.F(\core/n15503_15 )
);
defparam \core/n15503_s10 .INIT=16'h0777;
LUT4 \core/n15505_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15341_13 ),
	.I3(\core/reg_op1 [7]),
	.F(\core/n15505_14 )
);
defparam \core/n15505_s9 .INIT=16'hEE0F;
LUT4 \core/n15505_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [7]),
	.F(\core/n15505_15 )
);
defparam \core/n15505_s10 .INIT=16'h0777;
LUT4 \core/n15507_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15343_13 ),
	.I3(\core/reg_op1 [6]),
	.F(\core/n15507_14 )
);
defparam \core/n15507_s9 .INIT=16'hEE0F;
LUT4 \core/n15507_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [6]),
	.F(\core/n15507_15 )
);
defparam \core/n15507_s10 .INIT=16'h0777;
LUT4 \core/n15509_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15345_13 ),
	.I3(\core/reg_op1 [5]),
	.F(\core/n15509_14 )
);
defparam \core/n15509_s9 .INIT=16'hEE0F;
LUT4 \core/n15509_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [5]),
	.F(\core/n15509_15 )
);
defparam \core/n15509_s10 .INIT=16'h0777;
LUT4 \core/n15511_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15347_13 ),
	.I3(\core/reg_op1 [4]),
	.F(\core/n15511_14 )
);
defparam \core/n15511_s9 .INIT=16'hEE0F;
LUT4 \core/n15511_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/n12407_4 ),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [4]),
	.F(\core/n15511_15 )
);
defparam \core/n15511_s10 .INIT=16'h0777;
LUT4 \core/n15513_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15349_13 ),
	.I3(\core/reg_op1 [3]),
	.F(\core/n15513_14 )
);
defparam \core/n15513_s9 .INIT=16'hEE0F;
LUT4 \core/n15513_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [3]),
	.F(\core/n15513_15 )
);
defparam \core/n15513_s10 .INIT=16'h0777;
LUT4 \core/n15515_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15351_13 ),
	.I3(\core/reg_op1 [2]),
	.F(\core/n15515_14 )
);
defparam \core/n15515_s9 .INIT=16'hEE0F;
LUT4 \core/n15515_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [2]),
	.F(\core/n15515_15 )
);
defparam \core/n15515_s10 .INIT=16'h0777;
LUT4 \core/n15517_s9  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrsi ),
	.I2(\core/n15353_13 ),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15517_14 )
);
defparam \core/n15517_s9 .INIT=16'hEE0F;
LUT4 \core/n15517_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/n12410_4 ),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [1]),
	.F(\core/n15517_15 )
);
defparam \core/n15517_s10 .INIT=16'h0777;
LUT4 \core/n15519_s9  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrsi ),
	.I2(\core/n15355_13 ),
	.I3(\core/reg_op1 [0]),
	.F(\core/n15519_14 )
);
defparam \core/n15519_s9 .INIT=16'hEE0F;
LUT4 \core/n15519_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [0]),
	.F(\core/n15519_15 )
);
defparam \core/n15519_s10 .INIT=16'h0777;
LUT4 \core/n15846_s5  (
	.I0(\core/n15011_22 ),
	.I1(\core/is_sll_srl_sra ),
	.I2(\core/mem_do_rinst ),
	.I3(\core/n23081_4 ),
	.F(\core/n15846_9 )
);
defparam \core/n15846_s5 .INIT=16'h0A3F;
LUT4 \core/n15846_s6  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n15224_24 ),
	.I2(\core/mem_do_rinst ),
	.I3(\core/alu_out_31_17 ),
	.F(\core/n15846_10 )
);
defparam \core/n15846_s6 .INIT=16'h770F;
LUT4 \core/n15846_s7  (
	.I0(\core/is_slli_srli_srai ),
	.I1(\core/n23081_7 ),
	.I2(\core/n15223_22 ),
	.I3(\core/mem_do_rinst ),
	.F(\core/n15846_11 )
);
defparam \core/n15846_s7 .INIT=16'hBF00;
LUT4 \core/n15846_s8  (
	.I0(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I1(\core/is_lui_auipc_jal ),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/n15227_20 ),
	.F(\core/n15846_12 )
);
defparam \core/n15846_s8 .INIT=16'h001F;
LUT4 \core/n15846_s9  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n15237_21 ),
	.I2(\core/n15846_14 ),
	.I3(\core/n15838_7 ),
	.F(\core/n15846_13 )
);
defparam \core/n15846_s9 .INIT=16'h7077;
LUT3 \core/n16062_s3  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_xfer ),
	.F(\core/n16062_7 )
);
defparam \core/n16062_s3 .INIT=8'h70;
LUT3 \core/cpuregs_rs1_0_s6  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/decoded_rs [0]),
	.F(\core/cpuregs_rs1_0_10 )
);
defparam \core/cpuregs_rs1_0_s6 .INIT=8'h0D;
LUT4 \core/n15838_s5  (
	.I0(\core/n13920_7 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n15837_6 ),
	.I3(\core/n23081_3 ),
	.F(\core/n15838_9 )
);
defparam \core/n15838_s5 .INIT=16'h0D00;
LUT4 \core/n15838_s6  (
	.I0(\core/n23081_7 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n16058_10 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15838_10 )
);
defparam \core/n15838_s6 .INIT=16'hB0BB;
LUT4 \core/mem_xfer_s11  (
	.I0(mem_addr[6]),
	.I1(mem_addr[7]),
	.I2(mem_addr[8]),
	.I3(mem_addr[25]),
	.F(mem_xfer_14)
);
defparam \core/mem_xfer_s11 .INIT=16'h0100;
LUT3 \core/mem_xfer_s12  (
	.I0(mem_addr[8]),
	.I1(mem_addr[9]),
	.I2(mem_addr[10]),
	.F(\core/mem_xfer_15 )
);
defparam \core/mem_xfer_s12 .INIT=8'h01;
LUT4 \core/mem_xfer_s13  (
	.I0(mem_addr[13]),
	.I1(mem_addr[14]),
	.I2(mem_addr[15]),
	.I3(mem_addr[24]),
	.F(\core/mem_xfer_16 )
);
defparam \core/mem_xfer_s13 .INIT=16'h0100;
LUT4 \core/mem_rdata_latched_31_s6  (
	.I0(vld_set_6),
	.I1(ram_dout[15]),
	.I2(mem_rdata_19_11),
	.I3(wr_cleardebint_ena_11),
	.F(\core/mem_rdata_latched_31_9 )
);
defparam \core/mem_rdata_latched_31_s6 .INIT=16'hF800;
LUT2 \core/mem_rdata_latched_31_s7  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[15]),
	.F(\core/mem_rdata_latched_31_10 )
);
defparam \core/mem_rdata_latched_31_s7 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_30_s6  (
	.I0(mem_addr[4]),
	.I1(\core/mem_rdata_latched_30_12 ),
	.I2(\core/mem_rdata_latched_30_17 ),
	.I3(mem_rdata_24_9),
	.F(\core/mem_rdata_latched_30_9 )
);
defparam \core/mem_rdata_latched_30_s6 .INIT=16'hF100;
LUT4 \core/mem_rdata_latched_30_s7  (
	.I0(mem_rdata_131[14]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[14]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_30_10 )
);
defparam \core/mem_rdata_latched_30_s7 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_30_s8  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[14]),
	.I2(mem_rdata_132[14]),
	.I3(mem_ready_128),
	.F(\core/mem_rdata_latched_30_11 )
);
defparam \core/mem_rdata_latched_30_s8 .INIT=16'h0F77;
LUT3 \core/mem_rdata_latched_29_s3  (
	.I0(cfg_divider[13]),
	.I1(mem_xfer_7),
	.I2(mem_rdata_24_14),
	.F(\core/mem_rdata_latched_29_6 )
);
defparam \core/mem_rdata_latched_29_s3 .INIT=8'h80;
LUT4 \core/mem_rdata_latched_29_s4  (
	.I0(\core/mem_rdata_latched_29_9 ),
	.I1(mem_rdata_23_9),
	.I2(\core/mem_rdata_latched_29_10 ),
	.I3(\core/mem_rdata_latched_29_11 ),
	.F(\core/mem_rdata_latched_29_7 )
);
defparam \core/mem_rdata_latched_29_s4 .INIT=16'h0700;
LUT4 \core/mem_rdata_latched_28_s3  (
	.I0(vld_set_6),
	.I1(ram_dout[12]),
	.I2(\core/mem_rdata_latched_28_9 ),
	.I3(wr_cleardebint_ena_11),
	.F(\core/mem_rdata_latched_28_6 )
);
defparam \core/mem_rdata_latched_28_s3 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_28_s4  (
	.I0(mem_rdata_31_11),
	.I1(recv_buf_valid_12),
	.I2(\core/mem_rdata_latched_28_10 ),
	.I3(mem_rdata_24_24),
	.F(\core/mem_rdata_latched_28_7 )
);
defparam \core/mem_rdata_latched_28_s4 .INIT=16'h7F00;
LUT3 \core/mem_rdata_latched_28_s5  (
	.I0(mem_rdata_130[12]),
	.I1(\core/mem_rdata_latched_28_11 ),
	.I2(mem_ready),
	.F(\core/mem_rdata_latched_28_8 )
);
defparam \core/mem_rdata_latched_28_s5 .INIT=8'hA3;
LUT4 \core/mem_rdata_latched_27_s5  (
	.I0(ram_dout[11]),
	.I1(itcm_valid_6),
	.I2(wr_cleardebint_ena_9),
	.I3(mem_rdata_30_12),
	.F(\core/mem_rdata_latched_27_8 )
);
defparam \core/mem_rdata_latched_27_s5 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_27_s6  (
	.I0(\core/mem_rdata_latched_27_13 ),
	.I1(mem_addr[2]),
	.I2(mem_addr[3]),
	.I3(mem_rdata_22_11),
	.F(\core/mem_rdata_latched_27_9 )
);
defparam \core/mem_rdata_latched_27_s6 .INIT=16'h4200;
LUT4 \core/mem_rdata_latched_27_s7  (
	.I0(mem_rdata_132[11]),
	.I1(\core/mem_rdata_latched_27_14 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_27_10 )
);
defparam \core/mem_rdata_latched_27_s7 .INIT=16'h5300;
LUT3 \core/mem_rdata_latched_27_s8  (
	.I0(cfg_divider[11]),
	.I1(mem_addr[25]),
	.I2(mem_rdata_30_15),
	.F(\core/mem_rdata_latched_27_11 )
);
defparam \core/mem_rdata_latched_27_s8 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_27_s9  (
	.I0(mem_rdata_131[11]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[11]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_27_12 )
);
defparam \core/mem_rdata_latched_27_s9 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_26_s4  (
	.I0(vld_set_6),
	.I1(ram_dout[10]),
	.I2(\core/mem_rdata_latched_26_10 ),
	.I3(wr_cleardebint_ena_11),
	.F(\core/mem_rdata_latched_26_7 )
);
defparam \core/mem_rdata_latched_26_s4 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_26_s5  (
	.I0(dtcm_valid_4),
	.I1(mem_rdata_24_12),
	.I2(\core/mem_rdata_latched_26_11 ),
	.I3(\core/mem_rdata_latched_26_12 ),
	.F(\core/mem_rdata_latched_26_8 )
);
defparam \core/mem_rdata_latched_26_s5 .INIT=16'h007F;
LUT4 \core/mem_rdata_latched_26_s6  (
	.I0(mem_ready_128),
	.I1(\core/mem_rdata_latched_26_13 ),
	.I2(\core/mem_rdata_latched_26_14 ),
	.I3(\core/mem_rdata_latched_26_12 ),
	.F(\core/mem_rdata_latched_26_9 )
);
defparam \core/mem_rdata_latched_26_s6 .INIT=16'h00EF;
LUT4 \core/mem_rdata_latched_25_s5  (
	.I0(\core/mem_rdata_latched_25_10 ),
	.I1(mem_rdata_22_11),
	.I2(\core/mem_rdata_latched_25_11 ),
	.I3(\core/mem_rdata_latched_25_12 ),
	.F(\core/mem_rdata_latched_25_8 )
);
defparam \core/mem_rdata_latched_25_s5 .INIT=16'h0B00;
LUT4 \core/mem_rdata_latched_25_s6  (
	.I0(\core/mem_rdata_latched_25_13 ),
	.I1(mem_rdata_16_5),
	.I2(\core/mem_rdata_latched_25_12 ),
	.I3(\core/mem_rdata_latched_25_14 ),
	.F(\core/mem_rdata_latched_25_9 )
);
defparam \core/mem_rdata_latched_25_s6 .INIT=16'h4F00;
LUT4 \core/mem_rdata_latched_24_s3  (
	.I0(cfg_divider[8]),
	.I1(dtcm_valid_4),
	.I2(recv_buf_valid_12),
	.I3(mem_rdata_29_14),
	.F(\core/mem_rdata_latched_24_6 )
);
defparam \core/mem_rdata_latched_24_s3 .INIT=16'h8000;
LUT3 \core/mem_rdata_latched_24_s4  (
	.I0(\core/mem_rdata_latched_24_9 ),
	.I1(mem_rdata_130[8]),
	.I2(mem_ready),
	.F(\core/mem_rdata_latched_24_7 )
);
defparam \core/mem_rdata_latched_24_s4 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_24_s5  (
	.I0(vld_set_4),
	.I1(ram_dout[8]),
	.I2(mem_rdata_31_8),
	.F(\core/mem_rdata_latched_24_8 )
);
defparam \core/mem_rdata_latched_24_s5 .INIT=8'h70;
LUT4 \core/mem_rdata_latched_23_s3  (
	.I0(mem_rdata_30_15),
	.I1(mem_rdata_16_11),
	.I2(\core/mem_rdata_latched_23_10 ),
	.I3(mem_xfer_11),
	.F(\core/mem_rdata_latched_23_6 )
);
defparam \core/mem_rdata_latched_23_s3 .INIT=16'h0F77;
LUT4 \core/mem_rdata_latched_23_s4  (
	.I0(mem_rdata_24_13),
	.I1(cfg_divider[7]),
	.I2(mem_rdata_16_5),
	.I3(mem_rdata_29_18),
	.F(\core/mem_rdata_latched_23_7 )
);
defparam \core/mem_rdata_latched_23_s4 .INIT=16'hD000;
LUT4 \core/mem_rdata_latched_23_s5  (
	.I0(\core/mem_rdata_latched_23_11 ),
	.I1(\core/mem_rdata_latched_23_12 ),
	.I2(\core/mem_rdata_latched_23_13 ),
	.I3(\core/mem_rdata_latched_23_14 ),
	.F(\core/mem_rdata_latched_23_8 )
);
defparam \core/mem_rdata_latched_23_s5 .INIT=16'h1F00;
LUT4 \core/mem_rdata_latched_23_s6  (
	.I0(mem_rdata_131[7]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[7]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_23_9 )
);
defparam \core/mem_rdata_latched_23_s6 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_22_s7  (
	.I0(\core/mem_rdata_latched_22_14 ),
	.I1(dtcm_valid_4),
	.I2(mem_rdata_24_12),
	.I3(recv_buf_valid_12),
	.F(\core/mem_rdata_latched_22_10 )
);
defparam \core/mem_rdata_latched_22_s7 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_22_s8  (
	.I0(\core/mem_rdata_latched_22_15 ),
	.I1(\core/mem_rdata_latched_22_16 ),
	.I2(mem_addr[6]),
	.I3(mem_rdata_22_11),
	.F(\core/mem_rdata_latched_22_11 )
);
defparam \core/mem_rdata_latched_22_s8 .INIT=16'h3A00;
LUT4 \core/mem_rdata_latched_22_s9  (
	.I0(cfg_divider[6]),
	.I1(dtcm_valid_4),
	.I2(recv_buf_valid_12),
	.I3(mem_rdata_29_14),
	.F(\core/mem_rdata_latched_22_12 )
);
defparam \core/mem_rdata_latched_22_s9 .INIT=16'h8000;
LUT3 \core/mem_rdata_latched_22_s10  (
	.I0(vld_set_4),
	.I1(ram_dout[6]),
	.I2(mem_ready_129),
	.F(\core/mem_rdata_latched_22_13 )
);
defparam \core/mem_rdata_latched_22_s10 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_21_s3  (
	.I0(\core/mem_rdata_latched_21_10 ),
	.I1(dtcm_valid_4),
	.I2(mem_rdata_24_12),
	.I3(\core/mem_rdata_latched_21_20 ),
	.F(\core/mem_rdata_latched_21_6 )
);
defparam \core/mem_rdata_latched_21_s3 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_21_s4  (
	.I0(mem_rdata_22_11),
	.I1(\core/mem_rdata_latched_21_12 ),
	.I2(\core/mem_rdata_latched_21_13 ),
	.I3(mem_rdata_16_5),
	.F(\core/mem_rdata_latched_21_7 )
);
defparam \core/mem_rdata_latched_21_s4 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_21_s5  (
	.I0(mem_rdata_132[5]),
	.I1(\core/mem_rdata_latched_21_14 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_21_8 )
);
defparam \core/mem_rdata_latched_21_s5 .INIT=16'h5300;
LUT4 \core/mem_rdata_latched_21_s6  (
	.I0(mem_rdata_131[5]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[5]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_21_9 )
);
defparam \core/mem_rdata_latched_21_s6 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_20_s5  (
	.I0(cfg_divider[4]),
	.I1(mem_rdata_24_12),
	.I2(\core/mem_rdata_latched_20_13 ),
	.I3(\core/mem_rdata_latched_20_14 ),
	.F(\core/mem_rdata_latched_20_8 )
);
defparam \core/mem_rdata_latched_20_s5 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_20_s6  (
	.I0(\core/mem_rdata_latched_20_15 ),
	.I1(mem_rdata_29_18),
	.I2(mem_xfer_11),
	.I3(mem_rdata_29_19),
	.F(\core/mem_rdata_latched_20_9 )
);
defparam \core/mem_rdata_latched_20_s6 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_20_s7  (
	.I0(mem_addr[6]),
	.I1(\core/mem_rdata_latched_20_16 ),
	.I2(\core/mem_rdata_latched_20_17 ),
	.I3(mem_rdata_22_11),
	.F(\core/mem_rdata_latched_20_10 )
);
defparam \core/mem_rdata_latched_20_s7 .INIT=16'h1F00;
LUT3 \core/mem_rdata_latched_20_s8  (
	.I0(vld_set_4),
	.I1(ram_dout[4]),
	.I2(mem_rdata_31_8),
	.F(\core/mem_rdata_latched_20_11 )
);
defparam \core/mem_rdata_latched_20_s8 .INIT=8'h70;
LUT3 \core/mem_rdata_latched_20_s9  (
	.I0(\core/mem_rdata_latched_20_18 ),
	.I1(mem_rdata_131[4]),
	.I2(mem_ready_127),
	.F(\core/mem_rdata_latched_20_12 )
);
defparam \core/mem_rdata_latched_20_s9 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_12_s6  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [28]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_12_9 )
);
defparam \core/mem_rdata_latched_12_s6 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_11_s6  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_rdata_latched_11_11 ),
	.F(\core/mem_rdata_latched_11_9 )
);
defparam \core/mem_rdata_latched_11_s6 .INIT=8'h01;
LUT3 \core/mem_rdata_latched_11_s7  (
	.I0(\core/mem_rdata_latched_5_9 ),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_16bit_buffer [11]),
	.F(\core/mem_rdata_latched_11_10 )
);
defparam \core/mem_rdata_latched_11_s7 .INIT=8'hE0;
LUT4 \core/mem_rdata_latched_10_s7  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [10]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_firstword_5 ),
	.F(\core/mem_rdata_latched_10_10 )
);
defparam \core/mem_rdata_latched_10_s7 .INIT=16'h3335;
LUT3 \core/mem_rdata_latched_6_s7  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_6_10 )
);
defparam \core/mem_rdata_latched_6_s7 .INIT=8'hCA;
LUT4 \core/mem_rdata_latched_3_s6  (
	.I0(\core/mem_rdata_latched_20_13 ),
	.I1(\core/mem_rdata_latched_3_12 ),
	.I2(dtcm_valid_4),
	.I3(\core/mem_rdata_latched_3_13 ),
	.F(\core/mem_rdata_latched_3_9 )
);
defparam \core/mem_rdata_latched_3_s6 .INIT=16'h0777;
LUT4 \core/mem_rdata_latched_3_s7  (
	.I0(\core/mem_rdata_latched_3_14 ),
	.I1(\core/mem_rdata_latched_3_15 ),
	.I2(\core/mem_rdata_latched_3_16 ),
	.I3(mem_rdata_31_8),
	.F(\core/mem_rdata_latched_3_10 )
);
defparam \core/mem_rdata_latched_3_s7 .INIT=16'h0D00;
LUT3 \core/mem_rdata_latched_3_s8  (
	.I0(\core/mem_rdata_latched_3_17 ),
	.I1(mem_rdata_130[3]),
	.I2(mem_ready),
	.F(\core/mem_rdata_latched_3_11 )
);
defparam \core/mem_rdata_latched_3_s8 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_2_s8  (
	.I0(cfg_divider[2]),
	.I1(mem_rdata_24_12),
	.I2(\core/mem_rdata_latched_20_13 ),
	.I3(\core/mem_rdata_latched_20_14 ),
	.F(\core/mem_rdata_latched_2_11 )
);
defparam \core/mem_rdata_latched_2_s8 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_2_s9  (
	.I0(\core/mem_rdata_latched_2_17 ),
	.I1(mem_rdata_29_18),
	.I2(mem_xfer_11),
	.I3(mem_rdata_29_19),
	.F(\core/mem_rdata_latched_2_12 )
);
defparam \core/mem_rdata_latched_2_s9 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_2_s10  (
	.I0(\core/mem_rdata_latched_2_18 ),
	.I1(mem_rdata_22_11),
	.I2(mem_ready_129),
	.I3(\core/mem_rdata_latched_2_19 ),
	.F(\core/mem_rdata_latched_2_13 )
);
defparam \core/mem_rdata_latched_2_s10 .INIT=16'h000B;
LUT3 \core/mem_rdata_latched_2_s11  (
	.I0(mem_rdata_133[2]),
	.I1(mem_ready_129),
	.I2(mem_ready_128),
	.F(\core/mem_rdata_latched_2_14 )
);
defparam \core/mem_rdata_latched_2_s11 .INIT=8'h0B;
LUT4 \core/mem_rdata_latched_2_s12  (
	.I0(mem_rdata_131[2]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[2]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_2_15 )
);
defparam \core/mem_rdata_latched_2_s12 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_2_s13  (
	.I0(\core/mem_rdata_q [2]),
	.I1(\core/mem_rdata_q [18]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_2_16 )
);
defparam \core/mem_rdata_latched_2_s13 .INIT=8'hC5;
LUT3 \core/mem_rdata_latched_1_s6  (
	.I0(\core/mem_rdata_q [1]),
	.I1(\core/mem_rdata_q [17]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_1_9 )
);
defparam \core/mem_rdata_latched_1_s6 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_0_s8  (
	.I0(cfg_divider[0]),
	.I1(dtcm_valid_4),
	.I2(recv_buf_valid_12),
	.I3(mem_rdata_29_14),
	.F(\core/mem_rdata_latched_0_11 )
);
defparam \core/mem_rdata_latched_0_s8 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_0_s9  (
	.I0(\core/mem_rdata_latched_0_15 ),
	.I1(\core/mem_rdata_latched_0_16 ),
	.I2(\core/n2421_12 ),
	.I3(wr_cleardebint_ena_11),
	.F(\core/mem_rdata_latched_0_12 )
);
defparam \core/mem_rdata_latched_0_s9 .INIT=16'hFE00;
LUT4 \core/mem_rdata_latched_0_s10  (
	.I0(mem_rdata_22_9),
	.I1(\core/mem_rdata_latched_0_17 ),
	.I2(\core/mem_rdata_latched_0_18 ),
	.I3(\core/mem_rdata_latched_0_19 ),
	.F(\core/mem_rdata_latched_0_13 )
);
defparam \core/mem_rdata_latched_0_s10 .INIT=16'h7F00;
LUT2 \core/mem_rdata_latched_0_s11  (
	.I0(\core/mem_rdata_q [16]),
	.I1(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_0_14 )
);
defparam \core/mem_rdata_latched_0_s11 .INIT=4'h4;
LUT3 \core/n1864_s4  (
	.I0(\core/mem_xfer_6 ),
	.I1(mem_rdata_31_5),
	.I2(\core/mem_xfer_4 ),
	.F(\core/n1864_7 )
);
defparam \core/n1864_s4 .INIT=8'h3A;
LUT4 \core/n1864_s5  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/n1864_9 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n1864_8 )
);
defparam \core/n1864_s5 .INIT=16'h01FE;
LUT4 \core/n1952_s12  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n1952_15 )
);
defparam \core/n1952_s12 .INIT=16'h0C0A;
LUT4 \core/n1952_s13  (
	.I0(\core/n1952_17 ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_xfer ),
	.F(\core/n1952_16 )
);
defparam \core/n1952_s13 .INIT=16'h167F;
LUT3 \core/n2203_s11  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n2203_14 )
);
defparam \core/n2203_s11 .INIT=8'h40;
LUT4 \core/n2203_s12  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5376_14 ),
	.I2(\core/n5376_12 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2203_15 )
);
defparam \core/n2203_s12 .INIT=16'h0001;
LUT2 \core/n2203_s13  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.F(\core/n2203_16 )
);
defparam \core/n2203_s13 .INIT=4'h1;
LUT4 \core/n2204_s9  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n2204_12 )
);
defparam \core/n2204_s9 .INIT=16'h1F00;
LUT4 \core/n2206_s12  (
	.I0(\core/n5757_4 ),
	.I1(\core/n2206_14 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2206_15 )
);
defparam \core/n2206_s12 .INIT=16'h3A33;
LUT4 \core/n2206_s13  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_28_5 ),
	.I2(\core/mem_rdata_q [28]),
	.I3(\core/mem_xfer ),
	.F(\core/n2206_16 )
);
defparam \core/n2206_s13 .INIT=16'h770F;
LUT3 \core/n2207_s14  (
	.I0(\core/mem_la_secondword ),
	.I1(mem_rdata_27_4),
	.I2(mem_rdata_27_5),
	.F(\core/n2207_17 )
);
defparam \core/n2207_s14 .INIT=8'h10;
LUT3 \core/n2207_s15  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(\core/mem_rdata_latched_27_7 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2207_18 )
);
defparam \core/n2207_s15 .INIT=8'h40;
LUT3 \core/n2207_s16  (
	.I0(\core/n2226_9 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n1864_4 ),
	.F(\core/n2207_19 )
);
defparam \core/n2207_s16 .INIT=8'hCA;
LUT3 \core/n2207_s17  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n1952_14 ),
	.F(\core/n2207_20 )
);
defparam \core/n2207_s17 .INIT=8'h70;
LUT4 \core/n2207_s18  (
	.I0(\core/n2226_9 ),
	.I1(\core/n2207_9 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2207_21 )
);
defparam \core/n2207_s18 .INIT=16'hCACC;
LUT3 \core/n2208_s15  (
	.I0(\core/n2227_6 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n1864_4 ),
	.F(\core/n2208_18 )
);
defparam \core/n2208_s15 .INIT=8'hCA;
LUT2 \core/n2208_s16  (
	.I0(\core/n2227_6 ),
	.I1(\core/n1864_4 ),
	.F(\core/n2208_19 )
);
defparam \core/n2208_s16 .INIT=4'h8;
LUT2 \core/n2209_s12  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/n2209_14 ),
	.F(\core/n2209_15 )
);
defparam \core/n2209_s12 .INIT=4'h8;
LUT4 \core/n2210_s12  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5720_7 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2210_15 )
);
defparam \core/n2210_s12 .INIT=16'h00BF;
LUT3 \core/n2210_s13  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/mem_rdata_latched [6]),
	.F(\core/n2210_16 )
);
defparam \core/n2210_s13 .INIT=8'hB0;
LUT3 \core/n2210_s14  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n5753_4 ),
	.I2(\core/n1864_4 ),
	.F(\core/n2210_17 )
);
defparam \core/n2210_s14 .INIT=8'h10;
LUT3 \core/n2210_s15  (
	.I0(\core/mem_rdata_latched_24_4 ),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/mem_xfer ),
	.F(\core/n2210_18 )
);
defparam \core/n2210_s15 .INIT=8'h53;
LUT3 \core/n2211_s14  (
	.I0(mem_rdata[23]),
	.I1(\core/mem_rdata_latched_23_5 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2211_17 )
);
defparam \core/n2211_s14 .INIT=8'hCA;
LUT4 \core/n2211_s15  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n1864_4 ),
	.F(\core/n2211_18 )
);
defparam \core/n2211_s15 .INIT=16'hB000;
LUT3 \core/n2212_s12  (
	.I0(mem_rdata[22]),
	.I1(\core/mem_rdata_latched_22_4 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2212_15 )
);
defparam \core/n2212_s12 .INIT=8'h35;
LUT3 \core/n2212_s13  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n5753_4 ),
	.I2(\core/mem_rdata_latched [4]),
	.F(\core/n2212_16 )
);
defparam \core/n2212_s13 .INIT=8'h10;
LUT3 \core/n2214_s8  (
	.I0(mem_rdata[20]),
	.I1(\core/mem_rdata_latched_20_21 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2214_11 )
);
defparam \core/n2214_s8 .INIT=8'hCA;
LUT4 \core/n2221_s8  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched [10]),
	.I3(\core/mem_rdata_latched [6]),
	.F(\core/n2221_11 )
);
defparam \core/n2221_s8 .INIT=16'h4000;
LUT3 \core/n2221_s9  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5720_7 ),
	.F(\core/n2221_12 )
);
defparam \core/n2221_s9 .INIT=8'h01;
LUT2 \core/n2221_s10  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n1864_4 ),
	.F(\core/n2221_13 )
);
defparam \core/n2221_s10 .INIT=4'h8;
LUT4 \core/n2221_s11  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_xfer ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5753_4 ),
	.F(\core/n2221_14 )
);
defparam \core/n2221_s11 .INIT=16'h11D0;
LUT4 \core/n2226_s9  (
	.I0(\core/mem_rdata_q [24]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_rdata_latched_6_8 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n2226_13 )
);
defparam \core/n2226_s9 .INIT=16'hFD03;
LUT3 \core/n2227_s6  (
	.I0(\core/n2227_10 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_6 ),
	.F(\core/n2227_9 )
);
defparam \core/n2227_s6 .INIT=8'h02;
LUT2 \core/n2421_s8  (
	.I0(recv_buf_data[1]),
	.I1(recv_buf_valid),
	.F(\core/n2421_11 )
);
defparam \core/n2421_s8 .INIT=4'h4;
LUT4 \core/n2421_s9  (
	.I0(wr_cleardebint_ena_6),
	.I1(mem_addr[6]),
	.I2(\core/n2421_14 ),
	.I3(mem_rdata_24_9),
	.F(\core/n2421_12 )
);
defparam \core/n2421_s9 .INIT=16'hBF00;
LUT3 \core/n2421_s10  (
	.I0(mem_rdata_131[1]),
	.I1(\core/n2421_15 ),
	.I2(mem_ready_127),
	.F(\core/n2421_13 )
);
defparam \core/n2421_s10 .INIT=8'hAC;
LUT3 \core/n5359_s6  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/n1860_4 ),
	.I2(\core/n1862_4 ),
	.F(\core/n5359_9 )
);
defparam \core/n5359_s6 .INIT=8'h02;
LUT4 \core/n5359_s7  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_latched [20]),
	.I2(\core/n1861_4 ),
	.I3(\core/n1863_4 ),
	.F(\core/n5359_10 )
);
defparam \core/n5359_s7 .INIT=16'h0001;
LUT2 \core/n5706_s5  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5753_4 ),
	.F(\core/n5706_8 )
);
defparam \core/n5706_s5 .INIT=4'h4;
LUT2 \core/n5707_s6  (
	.I0(\core/n5720_7 ),
	.I1(\core/mem_rdata_latched [12]),
	.F(\core/n5707_9 )
);
defparam \core/n5707_s6 .INIT=4'h4;
LUT3 \core/n5714_s8  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5720_7 ),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n5714_11 )
);
defparam \core/n5714_s8 .INIT=8'h10;
LUT4 \core/n5720_s4  (
	.I0(\core/mem_rdata_latched_11_5 ),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(\core/mem_rdata_latched_10_6 ),
	.I3(\core/mem_rdata_latched_11_6 ),
	.F(\core/n5720_7 )
);
defparam \core/n5720_s4 .INIT=16'h0301;
LUT4 \core/n5753_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_6 ),
	.I2(\core/n5753_10 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/n5753_9 )
);
defparam \core/n5753_s6 .INIT=16'hEF00;
LUT4 \core/n5757_s4  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/n5757_8 ),
	.I2(\core/mem_rdata_latched_6_8 ),
	.I3(\core/mem_rdata_latched_5_7 ),
	.F(\core/n5757_7 )
);
defparam \core/n5757_s4 .INIT=16'hFB00;
LUT4 \core/n6005_s7  (
	.I0(\core/mem_rdata_q [17]),
	.I1(\core/mem_rdata_q [16]),
	.I2(\core/mem_rdata_q [15]),
	.I3(\core/mem_rdata_q [11]),
	.F(\core/n6005_10 )
);
defparam \core/n6005_s7 .INIT=16'h0001;
LUT4 \core/n6005_s8  (
	.I0(\core/mem_rdata_q [22]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_rdata_q [19]),
	.I3(\core/mem_rdata_q [18]),
	.F(\core/n6005_11 )
);
defparam \core/n6005_s8 .INIT=16'h0001;
LUT4 \core/n6093_s4  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [5]),
	.I2(\core/mem_rdata_q [4]),
	.I3(\core/mem_rdata_q [3]),
	.F(\core/n6093_7 )
);
defparam \core/n6093_s4 .INIT=16'h0100;
LUT2 \core/n11448_s7  (
	.I0(\core/next_irq_pending [30]),
	.I1(\core/next_irq_pending [31]),
	.F(\core/n11448_10 )
);
defparam \core/n11448_s7 .INIT=4'h1;
LUT4 \core/n11448_s8  (
	.I0(\core/next_irq_pending [24]),
	.I1(\core/next_irq_pending [25]),
	.I2(\core/next_irq_pending [26]),
	.I3(\core/next_irq_pending [27]),
	.F(\core/n11448_11 )
);
defparam \core/n11448_s8 .INIT=16'h0001;
LUT4 \core/n15015_s3  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/n12397_5 ),
	.I3(\core/n12392_5 ),
	.F(\core/n15015_6 )
);
defparam \core/n15015_s3 .INIT=16'h1000;
LUT4 \core/n15015_s4  (
	.I0(\core/timer [2]),
	.I1(\core/timer [3]),
	.I2(\core/n15015_8 ),
	.I3(\core/n12382_6 ),
	.F(\core/n15015_7 )
);
defparam \core/n15015_s4 .INIT=16'h1000;
LUT3 \core/n13359_s7  (
	.I0(\core/dbg_active ),
	.I1(\core/dbg_delay ),
	.I2(\core/decoder_trigger ),
	.F(\core/n13359_10 )
);
defparam \core/n13359_s7 .INIT=8'h10;
LUT4 \core/n23081_s5  (
	.I0(\core/instr_blt ),
	.I1(\core/instr_bne ),
	.I2(\core/instr_beq ),
	.I3(\core/n5301_4 ),
	.F(\core/n23081_8 )
);
defparam \core/n23081_s5 .INIT=16'h0100;
LUT4 \core/n23081_s6  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_auipc ),
	.I2(\core/instr_lui ),
	.I3(\core/n23081_13 ),
	.F(\core/n23081_9 )
);
defparam \core/n23081_s6 .INIT=16'h0100;
LUT4 \core/n23081_s7  (
	.I0(\core/n23081_14 ),
	.I1(\core/n23081_15 ),
	.I2(\core/n23081_16 ),
	.I3(\core/n23081_17 ),
	.F(\core/n23081_10 )
);
defparam \core/n23081_s7 .INIT=16'h8000;
LUT4 \core/n23081_s8  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n14353_3 ),
	.I3(\core/n15239_21 ),
	.F(\core/n23081_11 )
);
defparam \core/n23081_s8 .INIT=16'h0100;
LUT4 \core/n23081_s9  (
	.I0(\core/instr_timer ),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_dret ),
	.I3(\core/n15136_15 ),
	.F(\core/n23081_12 )
);
defparam \core/n23081_s9 .INIT=16'h0100;
LUT4 \core/alu_out_0_s14  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/alu_out_0_24 ),
	.I3(\core/alu_out_0_25 ),
	.F(\core/alu_out_0_18 )
);
defparam \core/alu_out_0_s14 .INIT=16'h9000;
LUT4 \core/alu_out_0_s15  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op2 [11]),
	.I3(\core/reg_op1 [11]),
	.F(\core/alu_out_0_19 )
);
defparam \core/alu_out_0_s15 .INIT=16'h9009;
LUT4 \core/alu_out_0_s16  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op2 [24]),
	.I2(\core/reg_op2 [21]),
	.I3(\core/reg_op1 [21]),
	.F(\core/alu_out_0_20 )
);
defparam \core/alu_out_0_s16 .INIT=16'h9009;
LUT4 \core/alu_out_0_s17  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op2 [16]),
	.I2(\core/alu_out_0_26 ),
	.I3(\core/alu_out_0_27 ),
	.F(\core/alu_out_0_21 )
);
defparam \core/alu_out_0_s17 .INIT=16'h9000;
LUT3 \core/alu_out_0_s18  (
	.I0(\core/instr_bge ),
	.I1(\core/is_slti_blt_slt ),
	.I2(\core/alu_out_0_28 ),
	.F(\core/alu_out_0_22 )
);
defparam \core/alu_out_0_s18 .INIT=8'h53;
LUT3 \core/alu_out_0_s19  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/alu_out_0_29 ),
	.F(\core/alu_out_0_23 )
);
defparam \core/alu_out_0_s19 .INIT=8'hD4;
LUT4 \core/n15120_s16  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [31]),
	.I2(\core/n15120_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15120_20 )
);
defparam \core/n15120_s16 .INIT=16'hF800;
LUT4 \core/n15120_s17  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14285_1 ),
	.I2(\core/reg_op1 [31]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15120_21 )
);
defparam \core/n15120_s17 .INIT=16'h0777;
LUT4 \core/n15121_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [30]),
	.I2(\core/n15121_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15121_17 )
);
defparam \core/n15121_s13 .INIT=16'hF800;
LUT4 \core/n15121_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14286_1 ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15121_18 )
);
defparam \core/n15121_s14 .INIT=16'h0777;
LUT4 \core/n15122_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [29]),
	.I2(\core/n15122_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15122_17 )
);
defparam \core/n15122_s13 .INIT=16'hF800;
LUT4 \core/n15122_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14287_1 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15122_18 )
);
defparam \core/n15122_s14 .INIT=16'h0777;
LUT4 \core/n15123_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [28]),
	.I2(\core/n15123_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15123_17 )
);
defparam \core/n15123_s13 .INIT=16'hF800;
LUT4 \core/n15123_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14288_1 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15123_18 )
);
defparam \core/n15123_s14 .INIT=16'h0777;
LUT3 \core/n15124_s14  (
	.I0(\core/timer [27]),
	.I1(\core/instr_timer ),
	.I2(\core/n15124_19 ),
	.F(\core/n15124_18 )
);
defparam \core/n15124_s14 .INIT=8'h70;
LUT4 \core/n15125_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [26]),
	.I2(\core/n15125_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15125_17 )
);
defparam \core/n15125_s13 .INIT=16'hF800;
LUT4 \core/n15125_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14290_1 ),
	.I2(\core/reg_op1 [26]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15125_18 )
);
defparam \core/n15125_s14 .INIT=16'h0777;
LUT4 \core/n15126_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [25]),
	.I2(\core/n15126_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15126_17 )
);
defparam \core/n15126_s13 .INIT=16'hF800;
LUT4 \core/n15126_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14291_1 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15126_18 )
);
defparam \core/n15126_s14 .INIT=16'h0777;
LUT4 \core/n15127_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [24]),
	.I2(\core/n15127_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15127_17 )
);
defparam \core/n15127_s13 .INIT=16'hF800;
LUT4 \core/n15127_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14292_1 ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15127_18 )
);
defparam \core/n15127_s14 .INIT=16'h0777;
LUT4 \core/n15128_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [23]),
	.I2(\core/n15128_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15128_17 )
);
defparam \core/n15128_s13 .INIT=16'hF800;
LUT4 \core/n15128_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14293_1 ),
	.I2(\core/reg_op1 [23]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15128_18 )
);
defparam \core/n15128_s14 .INIT=16'h0777;
LUT4 \core/n15129_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [22]),
	.I2(\core/n15129_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15129_17 )
);
defparam \core/n15129_s13 .INIT=16'hF800;
LUT4 \core/n15129_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14294_1 ),
	.I2(\core/reg_op1 [22]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15129_18 )
);
defparam \core/n15129_s14 .INIT=16'h0777;
LUT4 \core/n15130_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [21]),
	.I2(\core/n15130_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15130_17 )
);
defparam \core/n15130_s13 .INIT=16'hF800;
LUT4 \core/n15130_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14295_1 ),
	.I2(\core/reg_op1 [21]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15130_18 )
);
defparam \core/n15130_s14 .INIT=16'h0777;
LUT4 \core/n15131_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [20]),
	.I2(\core/n15131_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15131_17 )
);
defparam \core/n15131_s13 .INIT=16'hF800;
LUT4 \core/n15131_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14296_1 ),
	.I2(\core/reg_op1 [20]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15131_18 )
);
defparam \core/n15131_s14 .INIT=16'h0777;
LUT4 \core/n15132_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [19]),
	.I2(\core/n15132_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15132_17 )
);
defparam \core/n15132_s13 .INIT=16'hF800;
LUT4 \core/n15132_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14297_1 ),
	.I2(\core/reg_op1 [19]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15132_18 )
);
defparam \core/n15132_s14 .INIT=16'h0777;
LUT3 \core/n15133_s14  (
	.I0(\core/timer [18]),
	.I1(\core/instr_timer ),
	.I2(\core/n15133_19 ),
	.F(\core/n15133_18 )
);
defparam \core/n15133_s14 .INIT=8'h70;
LUT3 \core/n15134_s11  (
	.I0(\core/n15136_15 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15134_18 ),
	.F(\core/n15134_15 )
);
defparam \core/n15134_s11 .INIT=8'hB0;
LUT4 \core/n15134_s12  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [17]),
	.I2(\core/n15134_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15134_16 )
);
defparam \core/n15134_s12 .INIT=16'hF800;
LUT4 \core/n15134_s13  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14299_1 ),
	.I2(\core/next_irq_pending [17]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15134_17 )
);
defparam \core/n15134_s13 .INIT=16'h0777;
LUT4 \core/n15135_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [16]),
	.I2(\core/n15135_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15135_17 )
);
defparam \core/n15135_s13 .INIT=16'hF800;
LUT4 \core/n15135_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14300_1 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15135_18 )
);
defparam \core/n15135_s14 .INIT=16'h0777;
LUT4 \core/n15136_s16  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[15]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [15]),
	.F(\core/n15136_20 )
);
defparam \core/n15136_s16 .INIT=16'h0777;
LUT4 \core/n15136_s17  (
	.I0(\core/rd [15]),
	.I1(\core/rd [47]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15136_21 )
);
defparam \core/n15136_s17 .INIT=16'hCA00;
LUT4 \core/n15137_s16  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [14]),
	.I2(\core/n15137_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15137_20 )
);
defparam \core/n15137_s16 .INIT=16'hF800;
LUT4 \core/n15137_s17  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14302_1 ),
	.I2(\core/reg_op1 [14]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15137_21 )
);
defparam \core/n15137_s17 .INIT=16'h0777;
LUT4 \core/n15138_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [13]),
	.I2(\core/n15138_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15138_17 )
);
defparam \core/n15138_s13 .INIT=16'hF800;
LUT4 \core/n15138_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14303_1 ),
	.I2(\core/reg_op1 [13]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15138_18 )
);
defparam \core/n15138_s14 .INIT=16'h0777;
LUT4 \core/n15139_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [12]),
	.I2(\core/n15139_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15139_17 )
);
defparam \core/n15139_s13 .INIT=16'hF800;
LUT4 \core/n15139_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14304_1 ),
	.I2(\core/reg_op1 [12]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15139_18 )
);
defparam \core/n15139_s14 .INIT=16'h0777;
LUT4 \core/n15140_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [11]),
	.I2(\core/n15140_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15140_17 )
);
defparam \core/n15140_s13 .INIT=16'hF800;
LUT4 \core/n15140_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14305_1 ),
	.I2(\core/reg_op1 [11]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15140_18 )
);
defparam \core/n15140_s14 .INIT=16'h0777;
LUT4 \core/n15141_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [10]),
	.I2(\core/n15141_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15141_17 )
);
defparam \core/n15141_s13 .INIT=16'hF800;
LUT4 \core/n15141_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14306_1 ),
	.I2(\core/reg_op1 [10]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15141_18 )
);
defparam \core/n15141_s14 .INIT=16'h0777;
LUT4 \core/n15142_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [9]),
	.I2(\core/n15142_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15142_17 )
);
defparam \core/n15142_s13 .INIT=16'hF800;
LUT4 \core/n15142_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14307_1 ),
	.I2(\core/reg_op1 [9]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15142_18 )
);
defparam \core/n15142_s14 .INIT=16'h0777;
LUT4 \core/n15143_s13  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [8]),
	.I2(\core/n15143_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15143_17 )
);
defparam \core/n15143_s13 .INIT=16'hF800;
LUT4 \core/n15143_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14308_1 ),
	.I2(\core/reg_op1 [8]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15143_18 )
);
defparam \core/n15143_s14 .INIT=16'h0777;
LUT3 \core/n15144_s17  (
	.I0(\core/timer [7]),
	.I1(\core/instr_timer ),
	.I2(\core/n15144_22 ),
	.F(\core/n15144_21 )
);
defparam \core/n15144_s17 .INIT=8'h70;
LUT4 \core/n15145_s15  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [6]),
	.I2(\core/n15145_21 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15145_19 )
);
defparam \core/n15145_s15 .INIT=16'hF800;
LUT4 \core/n15145_s16  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14310_1 ),
	.I2(\core/reg_op1 [6]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15145_20 )
);
defparam \core/n15145_s16 .INIT=16'h0777;
LUT3 \core/n15146_s14  (
	.I0(qout_r_132[5]),
	.I1(\core/instr_dret ),
	.I2(\core/n15146_20 ),
	.F(\core/n15146_18 )
);
defparam \core/n15146_s14 .INIT=8'h70;
LUT4 \core/n15146_s15  (
	.I0(\core/rd [5]),
	.I1(\core/rd [37]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15146_19 )
);
defparam \core/n15146_s15 .INIT=16'hCA00;
LUT4 \core/n15147_s16  (
	.I0(\core/rd [4]),
	.I1(\core/rd [36]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15147_20 )
);
defparam \core/n15147_s16 .INIT=16'hCA00;
LUT4 \core/n15148_s14  (
	.I0(\core/pcpi_ready ),
	.I1(\core/pcpi_rd [3]),
	.I2(\core/n15148_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15148_18 )
);
defparam \core/n15148_s14 .INIT=16'hF800;
LUT4 \core/n15148_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14313_1 ),
	.I2(\core/reg_op1 [3]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15148_19 )
);
defparam \core/n15148_s15 .INIT=16'h0777;
LUT4 \core/n15149_s18  (
	.I0(\core/rd [2]),
	.I1(\core/rd [34]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15149_22 )
);
defparam \core/n15149_s18 .INIT=16'hCA00;
LUT4 \core/n15150_s16  (
	.I0(\core/rd [1]),
	.I1(\core/rd [33]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15150_20 )
);
defparam \core/n15150_s16 .INIT=16'hCA00;
LUT4 \core/n15151_s16  (
	.I0(\core/rd [0]),
	.I1(\core/rd [32]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15151_20 )
);
defparam \core/n15151_s16 .INIT=16'hCA00;
LUT2 \core/n15451_s7  (
	.I0(\core/reg_sh [0]),
	.I1(\core/reg_sh [1]),
	.F(\core/n15451_11 )
);
defparam \core/n15451_s7 .INIT=4'h1;
LUT4 \core/n15082_s15  (
	.I0(\core/n23081_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/latched_store ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15082_20 )
);
defparam \core/n15082_s15 .INIT=16'h0A3F;
LUT4 \core/n15223_s19  (
	.I0(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I1(\core/is_slli_srli_srai ),
	.I2(\core/is_lui_auipc_jal ),
	.I3(\core/n23081_7 ),
	.F(\core/n15223_23 )
);
defparam \core/n15223_s19 .INIT=16'h0100;
LUT3 \core/n15229_s18  (
	.I0(\core/instr_srai ),
	.I1(\core/instr_sra ),
	.I2(\core/reg_op1 [31]),
	.F(\core/n15229_22 )
);
defparam \core/n15229_s18 .INIT=8'hE0;
LUT4 \core/n15229_s19  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/n14352_24 ),
	.I3(\core/n14353_3 ),
	.F(\core/n15229_23 )
);
defparam \core/n15229_s19 .INIT=16'hAC00;
LUT4 \core/n15229_s20  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [31]),
	.I2(\core/reg_pc [31]),
	.I3(\core/n15239_22 ),
	.F(\core/n15229_24 )
);
defparam \core/n15229_s20 .INIT=16'h0BBB;
LUT4 \core/n15231_s16  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [30]),
	.I2(\core/reg_pc [30]),
	.I3(\core/n15239_22 ),
	.F(\core/n15231_20 )
);
defparam \core/n15231_s16 .INIT=16'h0BBB;
LUT4 \core/n15233_s16  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [29]),
	.I2(\core/reg_pc [29]),
	.I3(\core/n15239_22 ),
	.F(\core/n15233_20 )
);
defparam \core/n15233_s16 .INIT=16'h0BBB;
LUT4 \core/n15235_s16  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [28]),
	.I2(\core/reg_pc [28]),
	.I3(\core/n15239_22 ),
	.F(\core/n15235_20 )
);
defparam \core/n15235_s16 .INIT=16'h0BBB;
LUT4 \core/n15237_s14  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15237_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15237_18 )
);
defparam \core/n15237_s14 .INIT=16'h4F00;
LUT4 \core/n15239_s15  (
	.I0(\core/n15223_23 ),
	.I1(\core/alu_out_31_17 ),
	.I2(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I3(\core/is_slli_srli_srai ),
	.F(\core/n15239_19 )
);
defparam \core/n15239_s15 .INIT=16'h0007;
LUT2 \core/n15239_s16  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/n23081_4 ),
	.F(\core/n15239_20 )
);
defparam \core/n15239_s16 .INIT=4'h1;
LUT2 \core/n15239_s17  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrci ),
	.F(\core/n15239_21 )
);
defparam \core/n15239_s17 .INIT=4'h1;
LUT2 \core/n15239_s18  (
	.I0(\core/instr_lui ),
	.I1(\core/is_lui_auipc_jal ),
	.F(\core/n15239_22 )
);
defparam \core/n15239_s18 .INIT=4'h4;
LUT4 \core/n15241_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15241_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15241_16 )
);
defparam \core/n15241_s12 .INIT=16'h4F00;
LUT4 \core/n15253_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15253_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15253_16 )
);
defparam \core/n15253_s12 .INIT=16'h4F00;
LUT4 \core/n15259_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15259_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15259_16 )
);
defparam \core/n15259_s12 .INIT=16'h4F00;
LUT4 \core/n15267_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15267_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15267_16 )
);
defparam \core/n15267_s12 .INIT=16'h4F00;
LUT4 \core/n15269_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15269_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15269_16 )
);
defparam \core/n15269_s12 .INIT=16'h4F00;
LUT4 \core/n15273_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15273_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15273_16 )
);
defparam \core/n15273_s12 .INIT=16'h4F00;
LUT4 \core/n15277_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [7]),
	.I2(\core/reg_pc [7]),
	.I3(\core/n15239_22 ),
	.F(\core/n15277_17 )
);
defparam \core/n15277_s13 .INIT=16'h0BBB;
LUT4 \core/n15279_s12  (
	.I0(\core/n15239_16 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15279_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15279_16 )
);
defparam \core/n15279_s12 .INIT=16'h4F00;
LUT4 \core/n15281_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [5]),
	.I2(\core/reg_pc [5]),
	.I3(\core/n15239_22 ),
	.F(\core/n15281_17 )
);
defparam \core/n15281_s13 .INIT=16'h0BBB;
LUT4 \core/n15283_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [4]),
	.I2(\core/reg_pc [4]),
	.I3(\core/n15239_22 ),
	.F(\core/n15283_17 )
);
defparam \core/n15283_s13 .INIT=16'h0BBB;
LUT4 \core/n15285_s14  (
	.I0(\core/n14352_24 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/n15285_19 ),
	.I3(\core/n14353_3 ),
	.F(\core/n15285_18 )
);
defparam \core/n15285_s14 .INIT=16'hBB0F;
LUT4 \core/n15287_s14  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [2]),
	.I2(\core/reg_pc [2]),
	.I3(\core/n15239_22 ),
	.F(\core/n15287_18 )
);
defparam \core/n15287_s14 .INIT=16'h0BBB;
LUT4 \core/n15289_s14  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [1]),
	.I2(\core/reg_pc [1]),
	.I3(\core/n15239_22 ),
	.F(\core/n15289_18 )
);
defparam \core/n15289_s14 .INIT=16'h0BBB;
LUT4 \core/n15291_s14  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [0]),
	.I2(\core/reg_pc [0]),
	.I3(\core/n15239_22 ),
	.F(\core/n15291_18 )
);
defparam \core/n15291_s14 .INIT=16'h0BBB;
LUT4 \core/n15293_s10  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [31]),
	.I2(\core/csr_instreth [31]),
	.I3(\core/n15355_14 ),
	.F(\core/n15293_15 )
);
defparam \core/n15293_s10 .INIT=16'h0777;
LUT3 \core/n15293_s11  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[31]),
	.I2(\core/n15293_20 ),
	.F(\core/n15293_16 )
);
defparam \core/n15293_s11 .INIT=8'h70;
LUT4 \core/n15293_s12  (
	.I0(\core/n15293_21 ),
	.I1(\core/csr_mtval [31]),
	.I2(\core/n15293_22 ),
	.I3(\core/n15293_23 ),
	.F(\core/n15293_17 )
);
defparam \core/n15293_s12 .INIT=16'h7000;
LUT4 \core/n15295_s9  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[30]),
	.I2(qout_r_133[30]),
	.I3(\core/n15295_18 ),
	.F(\core/n15295_14 )
);
defparam \core/n15295_s9 .INIT=16'h0777;
LUT4 \core/n15295_s10  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [30]),
	.I2(\core/csr_mtval [30]),
	.I3(\core/n15293_21 ),
	.F(\core/n15295_15 )
);
defparam \core/n15295_s10 .INIT=16'h0777;
LUT4 \core/n15295_s11  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [30]),
	.I2(\core/csr_mepc [30]),
	.I3(\core/n15303_14 ),
	.F(\core/n15295_16 )
);
defparam \core/n15295_s11 .INIT=16'h0777;
LUT4 \core/n15295_s12  (
	.I0(\core/n15331_14 ),
	.I1(\core/wr_dcsr_ena_6 ),
	.I2(\core/n15295_20 ),
	.I3(\core/n15295_21 ),
	.F(\core/n15295_17 )
);
defparam \core/n15295_s12 .INIT=16'h4000;
LUT4 \core/n15297_s9  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [29]),
	.I2(\core/csr_mtval [29]),
	.I3(\core/n15293_21 ),
	.F(\core/n15297_14 )
);
defparam \core/n15297_s9 .INIT=16'h0777;
LUT3 \core/n15297_s10  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [29]),
	.I2(\core/n15297_18 ),
	.F(\core/n15297_15 )
);
defparam \core/n15297_s10 .INIT=8'h70;
LUT4 \core/n15297_s11  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [29]),
	.I2(\core/n15297_19 ),
	.I3(\core/n15297_20 ),
	.F(\core/n15297_16 )
);
defparam \core/n15297_s11 .INIT=16'h7000;
LUT4 \core/n15299_s9  (
	.I0(qout_r_133[28]),
	.I1(\core/n15295_18 ),
	.I2(\core/csr_cycle [28]),
	.I3(\core/n15297_17 ),
	.F(\core/n15299_14 )
);
defparam \core/n15299_s9 .INIT=16'h0777;
LUT3 \core/n15299_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [28]),
	.I2(\core/n15299_18 ),
	.F(\core/n15299_15 )
);
defparam \core/n15299_s10 .INIT=8'h70;
LUT4 \core/n15299_s11  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [28]),
	.I2(\core/csr_instreth [28]),
	.I3(\core/n15355_14 ),
	.F(\core/n15299_16 )
);
defparam \core/n15299_s11 .INIT=16'h0777;
LUT4 \core/n15299_s12  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [28]),
	.I2(\core/n15299_19 ),
	.I3(\core/n15299_20 ),
	.F(\core/n15299_17 )
);
defparam \core/n15299_s12 .INIT=16'h0700;
LUT4 \core/n15301_s9  (
	.I0(qout_r_133[27]),
	.I1(\core/n15295_18 ),
	.I2(\core/csr_mepc [27]),
	.I3(\core/n15303_14 ),
	.F(\core/n15301_14 )
);
defparam \core/n15301_s9 .INIT=16'h0777;
LUT3 \core/n15301_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [27]),
	.I2(\core/n15301_18 ),
	.F(\core/n15301_15 )
);
defparam \core/n15301_s10 .INIT=8'h70;
LUT3 \core/n15301_s11  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [27]),
	.I2(\core/n15301_19 ),
	.F(\core/n15301_16 )
);
defparam \core/n15301_s11 .INIT=8'h70;
LUT4 \core/n15301_s12  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[27]),
	.I2(\core/csr_cycle [27]),
	.I3(\core/n15297_17 ),
	.F(\core/n15301_17 )
);
defparam \core/n15301_s12 .INIT=16'h0777;
LUT4 \core/n15303_s9  (
	.I0(\core/decoded_csr [7]),
	.I1(\core/decoded_csr [6]),
	.I2(\core/n15303_17 ),
	.I3(\core/n15303_18 ),
	.F(\core/n15303_14 )
);
defparam \core/n15303_s9 .INIT=16'h4000;
LUT3 \core/n15303_s10  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [26]),
	.I2(\core/n15303_19 ),
	.F(\core/n15303_15 )
);
defparam \core/n15303_s10 .INIT=8'h70;
LUT4 \core/n15303_s11  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[26]),
	.I2(\core/n15303_20 ),
	.I3(\core/n15303_21 ),
	.F(\core/n15303_16 )
);
defparam \core/n15303_s11 .INIT=16'h7000;
LUT4 \core/n15305_s9  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [25]),
	.I2(\core/csr_instret [25]),
	.I3(\core/n15305_18 ),
	.F(\core/n15305_14 )
);
defparam \core/n15305_s9 .INIT=16'h0777;
LUT3 \core/n15305_s10  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [25]),
	.I2(\core/n15305_19 ),
	.F(\core/n15305_15 )
);
defparam \core/n15305_s10 .INIT=8'h70;
LUT3 \core/n15305_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [25]),
	.I2(\core/n15305_20 ),
	.F(\core/n15305_16 )
);
defparam \core/n15305_s11 .INIT=8'h70;
LUT4 \core/n15305_s12  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [25]),
	.I2(qout_r_132[25]),
	.I3(\core/n15293_19 ),
	.F(\core/n15305_17 )
);
defparam \core/n15305_s12 .INIT=16'h0777;
LUT4 \core/n15307_s9  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [24]),
	.I2(\core/csr_mepc [24]),
	.I3(\core/n15303_14 ),
	.F(\core/n15307_14 )
);
defparam \core/n15307_s9 .INIT=16'h0777;
LUT3 \core/n15307_s10  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [24]),
	.I2(\core/n15307_18 ),
	.F(\core/n15307_15 )
);
defparam \core/n15307_s10 .INIT=8'h70;
LUT3 \core/n15307_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [24]),
	.I2(\core/n15307_19 ),
	.F(\core/n15307_16 )
);
defparam \core/n15307_s11 .INIT=8'h70;
LUT4 \core/n15307_s12  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[24]),
	.I2(\core/csr_instret [24]),
	.I3(\core/n15305_18 ),
	.F(\core/n15307_17 )
);
defparam \core/n15307_s12 .INIT=16'h0777;
LUT4 \core/n15309_s9  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [23]),
	.I2(qout_r_133[23]),
	.I3(\core/n15295_18 ),
	.F(\core/n15309_14 )
);
defparam \core/n15309_s9 .INIT=16'h0777;
LUT3 \core/n15309_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [23]),
	.I2(\core/n15309_18 ),
	.F(\core/n15309_15 )
);
defparam \core/n15309_s10 .INIT=8'h70;
LUT3 \core/n15309_s11  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[23]),
	.I2(\core/n15309_19 ),
	.F(\core/n15309_16 )
);
defparam \core/n15309_s11 .INIT=8'h70;
LUT4 \core/n15309_s12  (
	.I0(\core/csr_instret [23]),
	.I1(\core/n15305_18 ),
	.I2(\core/csr_mepc [23]),
	.I3(\core/n15303_14 ),
	.F(\core/n15309_17 )
);
defparam \core/n15309_s12 .INIT=16'h0777;
LUT4 \core/n15311_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [22]),
	.I2(qout_r_132[22]),
	.I3(\core/n15293_19 ),
	.F(\core/n15311_14 )
);
defparam \core/n15311_s9 .INIT=16'h0777;
LUT3 \core/n15311_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [22]),
	.I2(\core/n15311_18 ),
	.F(\core/n15311_15 )
);
defparam \core/n15311_s10 .INIT=8'h70;
LUT4 \core/n15311_s11  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[22]),
	.I2(\core/csr_instret [22]),
	.I3(\core/n15305_18 ),
	.F(\core/n15311_16 )
);
defparam \core/n15311_s11 .INIT=16'h0777;
LUT4 \core/n15311_s12  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [22]),
	.I2(\core/n15299_19 ),
	.I3(\core/n15311_19 ),
	.F(\core/n15311_17 )
);
defparam \core/n15311_s12 .INIT=16'h0700;
LUT4 \core/n15313_s9  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [21]),
	.I2(\core/csr_mepc [21]),
	.I3(\core/n15303_14 ),
	.F(\core/n15313_14 )
);
defparam \core/n15313_s9 .INIT=16'h0777;
LUT3 \core/n15313_s10  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [21]),
	.I2(\core/n15313_17 ),
	.F(\core/n15313_15 )
);
defparam \core/n15313_s10 .INIT=8'h70;
LUT4 \core/n15313_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [21]),
	.I2(\core/n15313_18 ),
	.I3(\core/n15313_19 ),
	.F(\core/n15313_16 )
);
defparam \core/n15313_s11 .INIT=16'h7000;
LUT4 \core/n15315_s9  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[20]),
	.I2(\core/csr_instret [20]),
	.I3(\core/n15305_18 ),
	.F(\core/n15315_14 )
);
defparam \core/n15315_s9 .INIT=16'h0777;
LUT3 \core/n15315_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [20]),
	.I2(\core/n15315_18 ),
	.F(\core/n15315_15 )
);
defparam \core/n15315_s10 .INIT=8'h70;
LUT3 \core/n15315_s11  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[20]),
	.I2(\core/n15315_19 ),
	.F(\core/n15315_16 )
);
defparam \core/n15315_s11 .INIT=8'h70;
LUT4 \core/n15315_s12  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [20]),
	.I2(\core/csr_mepc [20]),
	.I3(\core/n15303_14 ),
	.F(\core/n15315_17 )
);
defparam \core/n15315_s12 .INIT=16'h0777;
LUT4 \core/n15317_s9  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [19]),
	.I2(\core/csr_instret [19]),
	.I3(\core/n15305_18 ),
	.F(\core/n15317_14 )
);
defparam \core/n15317_s9 .INIT=16'h0777;
LUT3 \core/n15317_s10  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[19]),
	.I2(\core/n15317_17 ),
	.F(\core/n15317_15 )
);
defparam \core/n15317_s10 .INIT=8'h70;
LUT4 \core/n15317_s11  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [19]),
	.I2(\core/n15317_18 ),
	.I3(\core/n15317_19 ),
	.F(\core/n15317_16 )
);
defparam \core/n15317_s11 .INIT=16'h7000;
LUT4 \core/n15319_s9  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[18]),
	.I2(\core/csr_instret [18]),
	.I3(\core/n15305_18 ),
	.F(\core/n15319_14 )
);
defparam \core/n15319_s9 .INIT=16'h0777;
LUT3 \core/n15319_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [18]),
	.I2(\core/n15319_18 ),
	.F(\core/n15319_15 )
);
defparam \core/n15319_s10 .INIT=8'h70;
LUT3 \core/n15319_s11  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [18]),
	.I2(\core/n15319_19 ),
	.F(\core/n15319_16 )
);
defparam \core/n15319_s11 .INIT=8'h70;
LUT4 \core/n15319_s12  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [18]),
	.I2(qout_r_132[18]),
	.I3(\core/n15293_19 ),
	.F(\core/n15319_17 )
);
defparam \core/n15319_s12 .INIT=16'h0777;
LUT4 \core/n15321_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [17]),
	.I2(\core/csr_cycle [17]),
	.I3(\core/n15297_17 ),
	.F(\core/n15321_14 )
);
defparam \core/n15321_s9 .INIT=16'h0777;
LUT3 \core/n15321_s10  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [17]),
	.I2(\core/n15321_18 ),
	.F(\core/n15321_15 )
);
defparam \core/n15321_s10 .INIT=8'h70;
LUT3 \core/n15321_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [17]),
	.I2(\core/n15321_19 ),
	.F(\core/n15321_16 )
);
defparam \core/n15321_s11 .INIT=8'h70;
LUT4 \core/n15321_s12  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [17]),
	.I2(qout_r_133[17]),
	.I3(\core/n15295_18 ),
	.F(\core/n15321_17 )
);
defparam \core/n15321_s12 .INIT=16'h0777;
LUT4 \core/n15323_s9  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [16]),
	.I2(\core/csr_instret [16]),
	.I3(\core/n15305_18 ),
	.F(\core/n15323_14 )
);
defparam \core/n15323_s9 .INIT=16'h0777;
LUT3 \core/n15323_s10  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [16]),
	.I2(\core/n15323_18 ),
	.F(\core/n15323_15 )
);
defparam \core/n15323_s10 .INIT=8'h70;
LUT3 \core/n15323_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [16]),
	.I2(\core/n15323_19 ),
	.F(\core/n15323_16 )
);
defparam \core/n15323_s11 .INIT=8'h70;
LUT4 \core/n15323_s12  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[16]),
	.I2(qout_r_133[16]),
	.I3(\core/n15295_18 ),
	.F(\core/n15323_17 )
);
defparam \core/n15323_s12 .INIT=16'h0777;
LUT4 \core/n15325_s9  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[15]),
	.I2(\core/csr_mepc [15]),
	.I3(\core/n15303_14 ),
	.F(\core/n15325_14 )
);
defparam \core/n15325_s9 .INIT=16'h0777;
LUT4 \core/n15325_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [15]),
	.I2(\core/n15325_18 ),
	.I3(\core/n15325_19 ),
	.F(\core/n15325_15 )
);
defparam \core/n15325_s10 .INIT=16'h7000;
LUT4 \core/n15325_s11  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [15]),
	.I2(\core/csr_mtval [15]),
	.I3(\core/n15293_21 ),
	.F(\core/n15325_16 )
);
defparam \core/n15325_s11 .INIT=16'h0777;
LUT4 \core/n15325_s12  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(qout_r_137[0]),
	.I2(qout_r_133[15]),
	.I3(\core/n15295_18 ),
	.F(\core/n15325_17 )
);
defparam \core/n15325_s12 .INIT=16'h0BBB;
LUT4 \core/n15327_s9  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [14]),
	.I2(\core/n15327_18 ),
	.I3(\core/n15327_19 ),
	.F(\core/n15327_14 )
);
defparam \core/n15327_s9 .INIT=16'h7000;
LUT4 \core/n15327_s10  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [14]),
	.I2(\core/csr_cycle [14]),
	.I3(\core/n15297_17 ),
	.F(\core/n15327_15 )
);
defparam \core/n15327_s10 .INIT=16'h0777;
LUT4 \core/n15327_s11  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [14]),
	.I2(\core/csr_mepc [14]),
	.I3(\core/n15303_14 ),
	.F(\core/n15327_16 )
);
defparam \core/n15327_s11 .INIT=16'h0777;
LUT4 \core/n15327_s12  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[14]),
	.I2(qout_r_133[14]),
	.I3(\core/n15295_18 ),
	.F(\core/n15327_17 )
);
defparam \core/n15327_s12 .INIT=16'h0777;
LUT4 \core/n15329_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [13]),
	.I2(qout_r_132[13]),
	.I3(\core/n15293_19 ),
	.F(\core/n15329_14 )
);
defparam \core/n15329_s9 .INIT=16'h0777;
LUT4 \core/n15329_s10  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [13]),
	.I2(\core/csr_mtval [13]),
	.I3(\core/n15293_21 ),
	.F(\core/n15329_15 )
);
defparam \core/n15329_s10 .INIT=16'h0777;
LUT4 \core/n15329_s11  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [13]),
	.I2(\core/csr_cycle [13]),
	.I3(\core/n15297_17 ),
	.F(\core/n15329_16 )
);
defparam \core/n15329_s11 .INIT=16'h0777;
LUT4 \core/n15329_s12  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [13]),
	.I2(\core/n15329_18 ),
	.I3(\core/n15329_19 ),
	.F(\core/n15329_17 )
);
defparam \core/n15329_s12 .INIT=16'h7000;
LUT4 \core/n15331_s9  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15303_17 ),
	.I3(\core/n15303_18 ),
	.F(\core/n15331_14 )
);
defparam \core/n15331_s9 .INIT=16'h1000;
LUT4 \core/n15331_s10  (
	.I0(\core/csr_mtval [12]),
	.I1(\core/n15293_21 ),
	.I2(\core/wr_dcsr_ena_6 ),
	.I3(qout_r_137[0]),
	.F(\core/n15331_15 )
);
defparam \core/n15331_s10 .INIT=16'h7077;
LUT4 \core/n15331_s11  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [12]),
	.I2(\core/n15349_24 ),
	.I3(\core/n15331_18 ),
	.F(\core/n15331_16 )
);
defparam \core/n15331_s11 .INIT=16'h0700;
LUT3 \core/n15331_s12  (
	.I0(\core/n15331_19 ),
	.I1(\core/n15331_20 ),
	.I2(\core/n15331_21 ),
	.F(\core/n15331_17 )
);
defparam \core/n15331_s12 .INIT=8'h80;
LUT4 \core/n15333_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [11]),
	.I2(qout_r_133[11]),
	.I3(\core/n15295_18 ),
	.F(\core/n15333_14 )
);
defparam \core/n15333_s9 .INIT=16'h0777;
LUT4 \core/n15333_s10  (
	.I0(\core/csr_instret [11]),
	.I1(\core/n15305_18 ),
	.I2(\core/csr_cycle [11]),
	.I3(\core/n15297_17 ),
	.F(\core/n15333_15 )
);
defparam \core/n15333_s10 .INIT=16'h0777;
LUT4 \core/n15333_s11  (
	.I0(\core/n15333_25 ),
	.I1(\core/n15349_24 ),
	.I2(\core/n15333_19 ),
	.I3(\core/n15333_20 ),
	.F(\core/n15333_16 )
);
defparam \core/n15333_s11 .INIT=16'h1000;
LUT4 \core/n15333_s12  (
	.I0(\core/csr_mtval [11]),
	.I1(\core/n15293_21 ),
	.I2(\core/n15333_21 ),
	.I3(\core/n15333_22 ),
	.F(\core/n15333_17 )
);
defparam \core/n15333_s12 .INIT=16'h7077;
LUT3 \core/n15335_s10  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [10]),
	.I2(\core/n15335_18 ),
	.F(\core/n15335_15 )
);
defparam \core/n15335_s10 .INIT=8'h70;
LUT4 \core/n15335_s11  (
	.I0(\core/n15335_19 ),
	.I1(\core/wr_dcsr_ena_6 ),
	.I2(\core/n15335_20 ),
	.I3(\core/n15335_21 ),
	.F(\core/n15335_16 )
);
defparam \core/n15335_s11 .INIT=16'h8000;
LUT4 \core/n15337_s9  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[9]),
	.I2(qout_r_133[9]),
	.I3(\core/n15295_18 ),
	.F(\core/n15337_14 )
);
defparam \core/n15337_s9 .INIT=16'h0777;
LUT3 \core/n15337_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [9]),
	.I2(\core/n15337_18 ),
	.F(\core/n15337_15 )
);
defparam \core/n15337_s10 .INIT=8'h70;
LUT3 \core/n15337_s11  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [9]),
	.I2(\core/n15337_19 ),
	.F(\core/n15337_16 )
);
defparam \core/n15337_s11 .INIT=8'h70;
LUT4 \core/n15337_s12  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [9]),
	.I2(\core/csr_mepc [9]),
	.I3(\core/n15303_14 ),
	.F(\core/n15337_17 )
);
defparam \core/n15337_s12 .INIT=16'h0777;
LUT4 \core/n15339_s9  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [8]),
	.I2(\core/n15339_17 ),
	.I3(\core/n15339_18 ),
	.F(\core/n15339_14 )
);
defparam \core/n15339_s9 .INIT=16'h7000;
LUT3 \core/n15339_s10  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [8]),
	.I2(\core/n15339_19 ),
	.F(\core/n15339_15 )
);
defparam \core/n15339_s10 .INIT=8'h70;
LUT3 \core/n15339_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [8]),
	.I2(\core/n15339_20 ),
	.F(\core/n15339_16 )
);
defparam \core/n15339_s11 .INIT=8'h70;
LUT4 \core/n15341_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [7]),
	.I2(qout_r_133[7]),
	.I3(\core/n15295_18 ),
	.F(\core/n15341_14 )
);
defparam \core/n15341_s9 .INIT=16'h0777;
LUT4 \core/n15341_s10  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[7]),
	.I2(\core/csr_cycle [7]),
	.I3(\core/n15297_17 ),
	.F(\core/n15341_15 )
);
defparam \core/n15341_s10 .INIT=16'h0777;
LUT3 \core/n15341_s11  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(qout_r_134[1]),
	.I2(\core/n15341_18 ),
	.F(\core/n15341_16 )
);
defparam \core/n15341_s11 .INIT=8'hB0;
LUT4 \core/n15341_s12  (
	.I0(\core/n15303_14 ),
	.I1(\core/csr_mepc [7]),
	.I2(\core/n15341_19 ),
	.I3(\core/n15341_20 ),
	.F(\core/n15341_17 )
);
defparam \core/n15341_s12 .INIT=16'h7000;
LUT4 \core/n15343_s9  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [6]),
	.I2(\core/n15343_16 ),
	.I3(\core/n15343_17 ),
	.F(\core/n15343_14 )
);
defparam \core/n15343_s9 .INIT=16'h7000;
LUT4 \core/n15343_s10  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[6]),
	.I2(\core/n15343_18 ),
	.I3(\core/n15343_19 ),
	.F(\core/n15343_15 )
);
defparam \core/n15343_s10 .INIT=16'h7000;
LUT4 \core/n15345_s9  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [5]),
	.I2(\core/csr_cycle [5]),
	.I3(\core/n15297_17 ),
	.F(\core/n15345_14 )
);
defparam \core/n15345_s9 .INIT=16'h0777;
LUT4 \core/n15345_s10  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [5]),
	.I2(\core/csr_mtval [5]),
	.I3(\core/n15293_21 ),
	.F(\core/n15345_15 )
);
defparam \core/n15345_s10 .INIT=16'h0777;
LUT4 \core/n15345_s11  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[5]),
	.I2(\core/csr_mepc [5]),
	.I3(\core/n15303_14 ),
	.F(\core/n15345_16 )
);
defparam \core/n15345_s11 .INIT=16'h0777;
LUT4 \core/n15345_s12  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [5]),
	.I2(\core/n15345_18 ),
	.I3(\core/n15345_19 ),
	.F(\core/n15345_17 )
);
defparam \core/n15345_s12 .INIT=16'h7000;
LUT4 \core/n15347_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [4]),
	.I2(\core/csr_instret [4]),
	.I3(\core/n15305_18 ),
	.F(\core/n15347_14 )
);
defparam \core/n15347_s9 .INIT=16'h0777;
LUT3 \core/n15347_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [4]),
	.I2(\core/n15347_18 ),
	.F(\core/n15347_15 )
);
defparam \core/n15347_s10 .INIT=8'h70;
LUT4 \core/n15347_s11  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [4]),
	.I2(\core/csr_mepc [4]),
	.I3(\core/n15303_14 ),
	.F(\core/n15347_16 )
);
defparam \core/n15347_s11 .INIT=16'h0777;
LUT4 \core/n15347_s12  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[4]),
	.I2(\core/n15299_19 ),
	.I3(\core/n15347_19 ),
	.F(\core/n15347_17 )
);
defparam \core/n15347_s12 .INIT=16'h0700;
LUT4 \core/n15349_s10  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(qout_r_135[0]),
	.I2(qout_r_133[3]),
	.I3(\core/n15295_18 ),
	.F(\core/n15349_15 )
);
defparam \core/n15349_s10 .INIT=16'h0BBB;
LUT3 \core/n15349_s11  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[3]),
	.I2(\core/n15349_19 ),
	.F(\core/n15349_16 )
);
defparam \core/n15349_s11 .INIT=8'h70;
LUT4 \core/n15349_s12  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [3]),
	.I2(\core/n15349_20 ),
	.I3(\core/n15349_21 ),
	.F(\core/n15349_17 )
);
defparam \core/n15349_s12 .INIT=16'h7000;
LUT4 \core/n15351_s9  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [2]),
	.I2(\core/csr_mepc [2]),
	.I3(\core/n15303_14 ),
	.F(\core/n15351_14 )
);
defparam \core/n15351_s9 .INIT=16'h0777;
LUT3 \core/n15351_s10  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[2]),
	.I2(\core/n15351_17 ),
	.F(\core/n15351_15 )
);
defparam \core/n15351_s10 .INIT=8'h70;
LUT4 \core/n15351_s11  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [2]),
	.I2(\core/n15351_18 ),
	.I3(\core/n15351_19 ),
	.F(\core/n15351_16 )
);
defparam \core/n15351_s11 .INIT=16'h7000;
LUT4 \core/n15353_s9  (
	.I0(\core/csr_instret [1]),
	.I1(\core/n15305_18 ),
	.I2(\core/csr_mepc [1]),
	.I3(\core/n15303_14 ),
	.F(\core/n15353_14 )
);
defparam \core/n15353_s9 .INIT=16'h0777;
LUT3 \core/n15353_s10  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [1]),
	.I2(\core/n15353_18 ),
	.F(\core/n15353_15 )
);
defparam \core/n15353_s10 .INIT=8'h70;
LUT4 \core/n15353_s11  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [1]),
	.I2(qout_r_133[1]),
	.I3(\core/n15295_18 ),
	.F(\core/n15353_16 )
);
defparam \core/n15353_s11 .INIT=16'h0777;
LUT4 \core/n15353_s12  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [1]),
	.I2(\core/wr_dcsr_ena_6 ),
	.I3(\core/n15353_19 ),
	.F(\core/n15353_17 )
);
defparam \core/n15353_s12 .INIT=16'h7000;
LUT4 \core/n15355_s9  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15355_17 ),
	.I3(\core/n15355_18 ),
	.F(\core/n15355_14 )
);
defparam \core/n15355_s9 .INIT=16'h4000;
LUT2 \core/n15355_s10  (
	.I0(qout_r_133[0]),
	.I1(\core/n15295_18 ),
	.F(\core/n15355_15 )
);
defparam \core/n15355_s10 .INIT=4'h8;
LUT4 \core/n15355_s11  (
	.I0(\core/n15355_19 ),
	.I1(\core/wr_dcsr_ena_6 ),
	.I2(\core/n15355_20 ),
	.I3(\core/n15355_21 ),
	.F(\core/n15355_16 )
);
defparam \core/n15355_s11 .INIT=16'h8000;
LUT4 \core/n15846_s10  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/irq_state [0]),
	.I3(\core/n13359_6 ),
	.F(\core/n15846_14 )
);
defparam \core/n15846_s10 .INIT=16'h000E;
LUT4 \core/mem_rdata_latched_30_s9  (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.I2(mem_addr[5]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_30_12 )
);
defparam \core/mem_rdata_latched_30_s9 .INIT=16'hBD7F;
LUT4 \core/mem_rdata_latched_29_s6  (
	.I0(\core/mem_rdata_latched_29_13 ),
	.I1(mem_addr[4]),
	.I2(mem_addr[5]),
	.I3(mem_addr[3]),
	.F(\core/mem_rdata_latched_29_9 )
);
defparam \core/mem_rdata_latched_29_s6 .INIT=16'h2C76;
LUT4 \core/mem_rdata_latched_29_s7  (
	.I0(\core/mem_rdata_latched_29_14 ),
	.I1(vld_set_6),
	.I2(wr_cleardebint_ena_9),
	.I3(mem_rdata_23_14),
	.F(\core/mem_rdata_latched_29_10 )
);
defparam \core/mem_rdata_latched_29_s7 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_29_s8  (
	.I0(mem_rdata_132[13]),
	.I1(\core/mem_rdata_latched_29_15 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_29_11 )
);
defparam \core/mem_rdata_latched_29_s8 .INIT=16'h5300;
LUT4 \core/mem_rdata_latched_29_s9  (
	.I0(mem_rdata_131[13]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[13]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_29_12 )
);
defparam \core/mem_rdata_latched_29_s9 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_28_s6  (
	.I0(\core/mem_rdata_latched_28_12 ),
	.I1(\core/mem_rdata_latched_28_13 ),
	.I2(mem_addr[5]),
	.I3(mem_rdata_24_9),
	.F(\core/mem_rdata_latched_28_9 )
);
defparam \core/mem_rdata_latched_28_s6 .INIT=16'h1800;
LUT3 \core/mem_rdata_latched_28_s7  (
	.I0(cfg_divider[12]),
	.I1(memory_0_15),
	.I2(mem_rdata_29_23),
	.F(\core/mem_rdata_latched_28_10 )
);
defparam \core/mem_rdata_latched_28_s7 .INIT=8'h80;
LUT3 \core/mem_rdata_latched_28_s8  (
	.I0(\core/mem_rdata_latched_28_14 ),
	.I1(mem_rdata_131[12]),
	.I2(mem_ready_127),
	.F(\core/mem_rdata_latched_28_11 )
);
defparam \core/mem_rdata_latched_28_s8 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_27_s10  (
	.I0(mem_addr[2]),
	.I1(mem_addr[4]),
	.I2(mem_addr[5]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_27_13 )
);
defparam \core/mem_rdata_latched_27_s10 .INIT=16'h8EE2;
LUT2 \core/mem_rdata_latched_27_s11  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[11]),
	.F(\core/mem_rdata_latched_27_14 )
);
defparam \core/mem_rdata_latched_27_s11 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_26_s7  (
	.I0(\core/mem_rdata_latched_26_15 ),
	.I1(\core/mem_rdata_latched_26_16 ),
	.I2(\core/mem_rdata_latched_26_17 ),
	.I3(mem_rdata_24_9),
	.F(\core/mem_rdata_latched_26_10 )
);
defparam \core/mem_rdata_latched_26_s7 .INIT=16'h0E00;
LUT4 \core/mem_rdata_latched_26_s8  (
	.I0(cfg_divider[10]),
	.I1(mem_rdata_30_15),
	.I2(memory_0_14),
	.I3(mem_rdata_24_20),
	.F(\core/mem_rdata_latched_26_11 )
);
defparam \core/mem_rdata_latched_26_s8 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_26_s9  (
	.I0(mem_rdata_132[10]),
	.I1(mem_ready_128),
	.I2(mem_rdata_29_13),
	.I3(\core/mem_rdata_latched_26_14 ),
	.F(\core/mem_rdata_latched_26_12 )
);
defparam \core/mem_rdata_latched_26_s9 .INIT=16'h8F00;
LUT2 \core/mem_rdata_latched_26_s10  (
	.I0(mem_rdata_133[10]),
	.I1(mem_ready_129),
	.F(\core/mem_rdata_latched_26_13 )
);
defparam \core/mem_rdata_latched_26_s10 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_26_s11  (
	.I0(mem_rdata_131[10]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[10]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_26_14 )
);
defparam \core/mem_rdata_latched_26_s11 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_25_s7  (
	.I0(mem_addr[4]),
	.I1(\core/mem_rdata_latched_25_15 ),
	.I2(mem_addr[6]),
	.I3(mem_addr[5]),
	.F(\core/mem_rdata_latched_25_10 )
);
defparam \core/mem_rdata_latched_25_s7 .INIT=16'hF7CF;
LUT4 \core/mem_rdata_latched_25_s8  (
	.I0(\core/mem_rdata_latched_25_16 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(\core/mem_rdata_latched_25_11 )
);
defparam \core/mem_rdata_latched_25_s8 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_25_s9  (
	.I0(mem_rdata_132[9]),
	.I1(\core/mem_rdata_latched_25_17 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_25_12 )
);
defparam \core/mem_rdata_latched_25_s9 .INIT=16'h5300;
LUT3 \core/mem_rdata_latched_25_s10  (
	.I0(cfg_divider[9]),
	.I1(mem_addr[25]),
	.I2(mem_rdata_30_15),
	.F(\core/mem_rdata_latched_25_13 )
);
defparam \core/mem_rdata_latched_25_s10 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_25_s11  (
	.I0(mem_rdata_131[9]),
	.I1(mem_ready_127),
	.I2(mem_rdata_130[9]),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_25_14 )
);
defparam \core/mem_rdata_latched_25_s11 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_24_s6  (
	.I0(mem_rdata_131[8]),
	.I1(\core/mem_rdata_latched_24_10 ),
	.I2(mem_ready_127),
	.F(\core/mem_rdata_latched_24_9 )
);
defparam \core/mem_rdata_latched_24_s6 .INIT=8'hAC;
LUT3 \core/mem_rdata_latched_23_s7  (
	.I0(recv_buf_data[7]),
	.I1(recv_buf_valid),
	.I2(mem_rdata_29_19),
	.F(\core/mem_rdata_latched_23_10 )
);
defparam \core/mem_rdata_latched_23_s7 .INIT=8'hB0;
LUT3 \core/mem_rdata_latched_23_s8  (
	.I0(\core/mem_rdata_latched_23_15 ),
	.I1(mem_addr[3]),
	.I2(mem_rdata_24_9),
	.F(\core/mem_rdata_latched_23_11 )
);
defparam \core/mem_rdata_latched_23_s8 .INIT=8'h40;
LUT2 \core/mem_rdata_latched_23_s9  (
	.I0(ram_dout[7]),
	.I1(vld_set_6),
	.F(\core/mem_rdata_latched_23_12 )
);
defparam \core/mem_rdata_latched_23_s9 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_23_s10  (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(wr_cleardebint_ena_9),
	.I3(mem_rdata_16_5),
	.F(\core/mem_rdata_latched_23_13 )
);
defparam \core/mem_rdata_latched_23_s10 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_23_s11  (
	.I0(mem_rdata_132[7]),
	.I1(\core/mem_rdata_latched_23_16 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_23_14 )
);
defparam \core/mem_rdata_latched_23_s11 .INIT=16'h5300;
LUT3 \core/mem_rdata_latched_22_s11  (
	.I0(recv_buf_data[6]),
	.I1(recv_buf_valid),
	.I2(recv_buf_valid_11),
	.F(\core/mem_rdata_latched_22_14 )
);
defparam \core/mem_rdata_latched_22_s11 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_22_s12  (
	.I0(mem_addr[3]),
	.I1(mem_addr[4]),
	.I2(mem_addr[2]),
	.I3(mem_addr[5]),
	.F(\core/mem_rdata_latched_22_15 )
);
defparam \core/mem_rdata_latched_22_s12 .INIT=16'hCF31;
LUT4 \core/mem_rdata_latched_22_s13  (
	.I0(mem_addr[5]),
	.I1(mem_addr[2]),
	.I2(mem_addr[4]),
	.I3(mem_addr[3]),
	.F(\core/mem_rdata_latched_22_16 )
);
defparam \core/mem_rdata_latched_22_s13 .INIT=16'hE394;
LUT4 \core/mem_rdata_latched_21_s7  (
	.I0(mem_rdata_30_15),
	.I1(cfg_divider[5]),
	.I2(\core/mem_rdata_latched_21_15 ),
	.I3(recv_buf_valid_11),
	.F(\core/mem_rdata_latched_21_10 )
);
defparam \core/mem_rdata_latched_21_s7 .INIT=16'h7077;
LUT4 \core/mem_rdata_latched_21_s9  (
	.I0(\core/mem_rdata_latched_21_16 ),
	.I1(\core/mem_rdata_latched_21_17 ),
	.I2(mem_addr[4]),
	.I3(mem_rdata_28_11),
	.F(\core/mem_rdata_latched_21_12 )
);
defparam \core/mem_rdata_latched_21_s9 .INIT=16'h3A32;
LUT4 \core/mem_rdata_latched_21_s10  (
	.I0(\core/mem_rdata_latched_21_18 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(\core/mem_rdata_latched_21_13 )
);
defparam \core/mem_rdata_latched_21_s10 .INIT=16'h8000;
LUT2 \core/mem_rdata_latched_21_s11  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[5]),
	.F(\core/mem_rdata_latched_21_14 )
);
defparam \core/mem_rdata_latched_21_s11 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_20_s10  (
	.I0(mem_addr[8]),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(mem_rdata_29_21),
	.F(\core/mem_rdata_latched_20_13 )
);
defparam \core/mem_rdata_latched_20_s10 .INIT=16'h4000;
LUT2 \core/mem_rdata_latched_20_s11  (
	.I0(mem_rdata_30_15),
	.I1(mem_rdata_24_21),
	.F(\core/mem_rdata_latched_20_14 )
);
defparam \core/mem_rdata_latched_20_s11 .INIT=4'h8;
LUT2 \core/mem_rdata_latched_20_s12  (
	.I0(recv_buf_data[4]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_20_15 )
);
defparam \core/mem_rdata_latched_20_s12 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_20_s13  (
	.I0(mem_addr[3]),
	.I1(mem_addr[2]),
	.I2(mem_addr[5]),
	.I3(mem_addr[4]),
	.F(\core/mem_rdata_latched_20_16 )
);
defparam \core/mem_rdata_latched_20_s13 .INIT=16'h1ECF;
LUT4 \core/mem_rdata_latched_20_s14  (
	.I0(mem_addr[2]),
	.I1(\core/mem_rdata_latched_20_19 ),
	.I2(mem_addr[4]),
	.I3(mem_addr[3]),
	.F(\core/mem_rdata_latched_20_17 )
);
defparam \core/mem_rdata_latched_20_s14 .INIT=16'hC8FC;
LUT4 \core/mem_rdata_latched_20_s15  (
	.I0(mem_rdata_133[4]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[4]),
	.I3(mem_ready_128),
	.F(\core/mem_rdata_latched_20_18 )
);
defparam \core/mem_rdata_latched_20_s15 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_11_s8  (
	.I0(\core/mem_rdata_q [27]),
	.I1(\core/mem_rdata_q [11]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_firstword_5 ),
	.F(\core/mem_rdata_latched_11_11 )
);
defparam \core/mem_rdata_latched_11_s8 .INIT=16'h3335;
LUT3 \core/mem_rdata_latched_3_s9  (
	.I0(cfg_divider[3]),
	.I1(mem_rdata_30_15),
	.I2(mem_rdata_24_21),
	.F(\core/mem_rdata_latched_3_12 )
);
defparam \core/mem_rdata_latched_3_s9 .INIT=8'h80;
LUT4 \core/mem_rdata_latched_3_s10  (
	.I0(\core/mem_rdata_latched_3_18 ),
	.I1(memory_0_14),
	.I2(recv_buf_valid_11),
	.I3(mem_rdata_24_20),
	.F(\core/mem_rdata_latched_3_13 )
);
defparam \core/mem_rdata_latched_3_s10 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_3_s11  (
	.I0(\core/mem_rdata_latched_3_19 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(mem_rdata_24_9),
	.F(\core/mem_rdata_latched_3_14 )
);
defparam \core/mem_rdata_latched_3_s11 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_3_s12  (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.I2(mem_addr[4]),
	.I3(mem_addr[5]),
	.F(\core/mem_rdata_latched_3_15 )
);
defparam \core/mem_rdata_latched_3_s12 .INIT=16'hEFD4;
LUT4 \core/mem_rdata_latched_3_s13  (
	.I0(\core/mem_rdata_latched_3_20 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(\core/mem_rdata_latched_3_16 )
);
defparam \core/mem_rdata_latched_3_s13 .INIT=16'h8000;
LUT3 \core/mem_rdata_latched_3_s14  (
	.I0(mem_rdata_131[3]),
	.I1(\core/mem_rdata_latched_3_21 ),
	.I2(mem_ready_127),
	.F(\core/mem_rdata_latched_3_17 )
);
defparam \core/mem_rdata_latched_3_s14 .INIT=8'hAC;
LUT2 \core/mem_rdata_latched_2_s14  (
	.I0(recv_buf_data[2]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_2_17 )
);
defparam \core/mem_rdata_latched_2_s14 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_2_s15  (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.I2(\core/mem_rdata_latched_2_20 ),
	.I3(mem_addr[4]),
	.F(\core/mem_rdata_latched_2_18 )
);
defparam \core/mem_rdata_latched_2_s15 .INIT=16'hFC4F;
LUT4 \core/mem_rdata_latched_2_s16  (
	.I0(\core/mem_rdata_latched_2_21 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(\core/mem_rdata_latched_2_19 )
);
defparam \core/mem_rdata_latched_2_s16 .INIT=16'h8000;
LUT2 \core/mem_rdata_latched_0_s12  (
	.I0(ram_dout[0]),
	.I1(vld_set_6),
	.F(\core/mem_rdata_latched_0_15 )
);
defparam \core/mem_rdata_latched_0_s12 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_0_s13  (
	.I0(\core/mem_rdata_latched_0_20 ),
	.I1(wr_cleardebint_ena_8),
	.I2(wr_cleardebint_ena_7),
	.I3(\core/mem_rdata_latched_0_21 ),
	.F(\core/mem_rdata_latched_0_16 )
);
defparam \core/mem_rdata_latched_0_s13 .INIT=16'h4000;
LUT4 \core/mem_rdata_latched_0_s14  (
	.I0(\core/mem_rdata_latched_0_22 ),
	.I1(mem_rdata_29_22),
	.I2(memory_0_15),
	.I3(mem_rdata_29_23),
	.F(\core/mem_rdata_latched_0_17 )
);
defparam \core/mem_rdata_latched_0_s14 .INIT=16'h8000;
LUT3 \core/mem_rdata_latched_0_s15  (
	.I0(memory_0_14),
	.I1(recv_buf_valid_11),
	.I2(mem_rdata_24_20),
	.F(\core/mem_rdata_latched_0_18 )
);
defparam \core/mem_rdata_latched_0_s15 .INIT=8'h80;
LUT4 \core/mem_rdata_latched_0_s16  (
	.I0(mem_rdata_132[0]),
	.I1(\core/mem_rdata_latched_0_23 ),
	.I2(mem_ready_128),
	.I3(mem_rdata_29_13),
	.F(\core/mem_rdata_latched_0_19 )
);
defparam \core/mem_rdata_latched_0_s16 .INIT=16'h5300;
LUT3 \core/n1864_s6  (
	.I0(\core/mem_rdata_q [15]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_la_firstword ),
	.F(\core/n1864_9 )
);
defparam \core/n1864_s6 .INIT=8'hC5;
LUT4 \core/n1952_s14  (
	.I0(\core/mem_state [0]),
	.I1(\core/n11530_7 ),
	.I2(\core/mem_state [1]),
	.I3(\core/mem_do_rinst ),
	.F(\core/n1952_17 )
);
defparam \core/n1952_s14 .INIT=16'hF067;
LUT3 \core/n2227_s7  (
	.I0(\core/mem_rdata_q [7]),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/mem_la_firstword ),
	.F(\core/n2227_10 )
);
defparam \core/n2227_s7 .INIT=8'hCA;
LUT2 \core/n2421_s11  (
	.I0(mem_addr[4]),
	.I1(mem_addr[5]),
	.F(\core/n2421_14 )
);
defparam \core/n2421_s11 .INIT=4'h8;
LUT4 \core/n2421_s12  (
	.I0(mem_rdata_133[1]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[1]),
	.I3(mem_ready_128),
	.F(\core/n2421_15 )
);
defparam \core/n2421_s12 .INIT=16'hF0BB;
LUT3 \core/n5753_s7  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_la_firstword ),
	.F(\core/n5753_10 )
);
defparam \core/n5753_s7 .INIT=8'hCA;
LUT3 \core/n5757_s5  (
	.I0(\core/mem_rdata_q [9]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/mem_la_firstword ),
	.F(\core/n5757_8 )
);
defparam \core/n5757_s5 .INIT=8'hCA;
LUT4 \core/n15015_s5  (
	.I0(\core/timer [4]),
	.I1(\core/timer [5]),
	.I2(\core/timer [31]),
	.I3(\core/timer_31_9 ),
	.F(\core/n15015_8 )
);
defparam \core/n15015_s5 .INIT=16'h0100;
LUT4 \core/n23081_s10  (
	.I0(\core/instr_csrrc ),
	.I1(\core/instr_and ),
	.I2(\core/instr_or ),
	.I3(\core/instr_sra ),
	.F(\core/n23081_13 )
);
defparam \core/n23081_s10 .INIT=16'h0001;
LUT4 \core/n23081_s11  (
	.I0(\core/instr_sw ),
	.I1(\core/instr_sh ),
	.I2(\core/instr_sb ),
	.I3(\core/instr_lh ),
	.F(\core/n23081_14 )
);
defparam \core/n23081_s11 .INIT=16'h0001;
LUT4 \core/n23081_s12  (
	.I0(\core/instr_srl ),
	.I1(\core/instr_xor ),
	.I2(\core/instr_srai ),
	.I3(\core/instr_srli ),
	.F(\core/n23081_15 )
);
defparam \core/n23081_s12 .INIT=16'h0001;
LUT4 \core/n23081_s13  (
	.I0(\core/instr_lb ),
	.I1(\core/instr_bgeu ),
	.I2(\core/instr_bltu ),
	.I3(\core/instr_bge ),
	.F(\core/n23081_16 )
);
defparam \core/n23081_s13 .INIT=16'h0001;
LUT4 \core/n23081_s14  (
	.I0(\core/instr_andi ),
	.I1(\core/instr_ori ),
	.I2(\core/instr_xori ),
	.I3(\core/instr_addi ),
	.F(\core/n23081_17 )
);
defparam \core/n23081_s14 .INIT=16'h0001;
LUT4 \core/alu_out_0_s20  (
	.I0(\core/alu_out_0_30 ),
	.I1(\core/alu_out_0_31 ),
	.I2(\core/alu_out_0_32 ),
	.I3(\core/alu_out_0_33 ),
	.F(\core/alu_out_0_24 )
);
defparam \core/alu_out_0_s20 .INIT=16'h8000;
LUT4 \core/alu_out_0_s21  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op2 [29]),
	.I2(\core/reg_op2 [23]),
	.I3(\core/reg_op1 [23]),
	.F(\core/alu_out_0_25 )
);
defparam \core/alu_out_0_s21 .INIT=16'h9009;
LUT4 \core/alu_out_0_s22  (
	.I0(\core/alu_out_0_34 ),
	.I1(\core/alu_out_0_35 ),
	.I2(\core/alu_out_0_36 ),
	.I3(\core/alu_out_0_37 ),
	.F(\core/alu_out_0_26 )
);
defparam \core/alu_out_0_s22 .INIT=16'h8000;
LUT4 \core/alu_out_0_s23  (
	.I0(\core/alu_out_0_38 ),
	.I1(\core/alu_out_0_39 ),
	.I2(\core/alu_out_0_40 ),
	.I3(\core/alu_out_0_41 ),
	.F(\core/alu_out_0_27 )
);
defparam \core/alu_out_0_s23 .INIT=16'h8000;
LUT3 \core/alu_out_0_s24  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/alu_out_0_29 ),
	.F(\core/alu_out_0_28 )
);
defparam \core/alu_out_0_s24 .INIT=8'h4D;
LUT3 \core/alu_out_0_s25  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/alu_ltu_96 ),
	.F(\core/alu_out_0_29 )
);
defparam \core/alu_out_0_s25 .INIT=8'hD4;
LUT4 \core/n15120_s18  (
	.I0(\core/rd [63]),
	.I1(\core/rd [31]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15120_22 )
);
defparam \core/n15120_s18 .INIT=16'hAC00;
LUT4 \core/n15121_s15  (
	.I0(\core/rd [30]),
	.I1(\core/rd [62]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15121_19 )
);
defparam \core/n15121_s15 .INIT=16'hCA00;
LUT4 \core/n15122_s15  (
	.I0(\core/rd [29]),
	.I1(\core/rd [61]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15122_19 )
);
defparam \core/n15122_s15 .INIT=16'hCA00;
LUT4 \core/n15123_s15  (
	.I0(\core/rd [28]),
	.I1(\core/rd [60]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15123_19 )
);
defparam \core/n15123_s15 .INIT=16'hCA00;
LUT4 \core/n15124_s15  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[27]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [27]),
	.F(\core/n15124_19 )
);
defparam \core/n15124_s15 .INIT=16'h0777;
LUT4 \core/n15125_s15  (
	.I0(\core/rd [26]),
	.I1(\core/rd [58]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15125_19 )
);
defparam \core/n15125_s15 .INIT=16'hCA00;
LUT4 \core/n15126_s15  (
	.I0(\core/rd [25]),
	.I1(\core/rd [57]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15126_19 )
);
defparam \core/n15126_s15 .INIT=16'hCA00;
LUT4 \core/n15127_s15  (
	.I0(\core/rd [24]),
	.I1(\core/rd [56]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15127_19 )
);
defparam \core/n15127_s15 .INIT=16'hCA00;
LUT4 \core/n15128_s15  (
	.I0(\core/rd [23]),
	.I1(\core/rd [55]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15128_19 )
);
defparam \core/n15128_s15 .INIT=16'hCA00;
LUT4 \core/n15129_s15  (
	.I0(\core/rd [22]),
	.I1(\core/rd [54]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15129_19 )
);
defparam \core/n15129_s15 .INIT=16'hCA00;
LUT4 \core/n15130_s15  (
	.I0(\core/rd [21]),
	.I1(\core/rd [53]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15130_19 )
);
defparam \core/n15130_s15 .INIT=16'hCA00;
LUT4 \core/n15131_s15  (
	.I0(\core/rd [20]),
	.I1(\core/rd [52]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15131_19 )
);
defparam \core/n15131_s15 .INIT=16'hCA00;
LUT4 \core/n15132_s15  (
	.I0(\core/rd [19]),
	.I1(\core/rd [51]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15132_19 )
);
defparam \core/n15132_s15 .INIT=16'hCA00;
LUT4 \core/n15133_s15  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[18]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [18]),
	.F(\core/n15133_19 )
);
defparam \core/n15133_s15 .INIT=16'h0777;
LUT3 \core/n15134_s14  (
	.I0(\core/timer [17]),
	.I1(\core/instr_timer ),
	.I2(\core/n15134_20 ),
	.F(\core/n15134_18 )
);
defparam \core/n15134_s14 .INIT=8'h70;
LUT4 \core/n15134_s15  (
	.I0(\core/rd [17]),
	.I1(\core/rd [49]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15134_19 )
);
defparam \core/n15134_s15 .INIT=16'hCA00;
LUT4 \core/n15135_s15  (
	.I0(\core/rd [16]),
	.I1(\core/rd [48]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15135_19 )
);
defparam \core/n15135_s15 .INIT=16'hCA00;
LUT4 \core/n15137_s18  (
	.I0(\core/rd [14]),
	.I1(\core/rd [46]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15137_22 )
);
defparam \core/n15137_s18 .INIT=16'hCA00;
LUT4 \core/n15138_s15  (
	.I0(\core/rd [13]),
	.I1(\core/rd [45]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15138_19 )
);
defparam \core/n15138_s15 .INIT=16'hCA00;
LUT4 \core/n15139_s15  (
	.I0(\core/rd [12]),
	.I1(\core/rd [44]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15139_19 )
);
defparam \core/n15139_s15 .INIT=16'hCA00;
LUT4 \core/n15140_s15  (
	.I0(\core/rd [11]),
	.I1(\core/rd [43]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15140_19 )
);
defparam \core/n15140_s15 .INIT=16'hCA00;
LUT4 \core/n15141_s15  (
	.I0(\core/rd [10]),
	.I1(\core/rd [42]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15141_19 )
);
defparam \core/n15141_s15 .INIT=16'hCA00;
LUT4 \core/n15142_s15  (
	.I0(\core/rd [9]),
	.I1(\core/rd [41]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15142_19 )
);
defparam \core/n15142_s15 .INIT=16'hCA00;
LUT4 \core/n15143_s15  (
	.I0(\core/rd [8]),
	.I1(\core/rd [40]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15143_19 )
);
defparam \core/n15143_s15 .INIT=16'hCA00;
LUT4 \core/n15144_s18  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[7]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [7]),
	.F(\core/n15144_22 )
);
defparam \core/n15144_s18 .INIT=16'h0777;
LUT4 \core/n15145_s17  (
	.I0(\core/rd [6]),
	.I1(\core/rd [38]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15145_21 )
);
defparam \core/n15145_s17 .INIT=16'hCA00;
LUT4 \core/n15146_s16  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask [5]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [5]),
	.F(\core/n15146_20 )
);
defparam \core/n15146_s16 .INIT=16'h0777;
LUT4 \core/n15148_s16  (
	.I0(\core/rd [3]),
	.I1(\core/rd [35]),
	.I2(\core/shift_out ),
	.I3(\core/active [1]),
	.F(\core/n15148_20 )
);
defparam \core/n15148_s16 .INIT=16'hCA00;
LUT4 \core/n15237_s15  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [27]),
	.I2(\core/reg_pc [27]),
	.I3(\core/n15239_22 ),
	.F(\core/n15237_19 )
);
defparam \core/n15237_s15 .INIT=16'h0BBB;
LUT4 \core/n15241_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [25]),
	.I2(\core/reg_pc [25]),
	.I3(\core/n15239_22 ),
	.F(\core/n15241_17 )
);
defparam \core/n15241_s13 .INIT=16'h0BBB;
LUT4 \core/n15253_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [19]),
	.I2(\core/reg_pc [19]),
	.I3(\core/n15239_22 ),
	.F(\core/n15253_17 )
);
defparam \core/n15253_s13 .INIT=16'h0BBB;
LUT4 \core/n15259_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [16]),
	.I2(\core/reg_pc [16]),
	.I3(\core/n15239_22 ),
	.F(\core/n15259_17 )
);
defparam \core/n15259_s13 .INIT=16'h0BBB;
LUT4 \core/n15267_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [12]),
	.I2(\core/reg_pc [12]),
	.I3(\core/n15239_22 ),
	.F(\core/n15267_17 )
);
defparam \core/n15267_s13 .INIT=16'h0BBB;
LUT4 \core/n15269_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [11]),
	.I2(\core/reg_pc [11]),
	.I3(\core/n15239_22 ),
	.F(\core/n15269_17 )
);
defparam \core/n15269_s13 .INIT=16'h0BBB;
LUT4 \core/n15273_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [9]),
	.I2(\core/reg_pc [9]),
	.I3(\core/n15239_22 ),
	.F(\core/n15273_17 )
);
defparam \core/n15273_s13 .INIT=16'h0BBB;
LUT4 \core/n15279_s13  (
	.I0(\core/n15239_21 ),
	.I1(\core/decoded_imm [6]),
	.I2(\core/reg_pc [6]),
	.I3(\core/n15239_22 ),
	.F(\core/n15279_17 )
);
defparam \core/n15279_s13 .INIT=16'h0BBB;
LUT3 \core/n15285_s15  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/n14352_24 ),
	.F(\core/n15285_19 )
);
defparam \core/n15285_s15 .INIT=8'hCA;
LUT4 \core/n15293_s13  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15335_17 ),
	.I3(\core/n15355_17 ),
	.F(\core/n15293_18 )
);
defparam \core/n15293_s13 .INIT=16'h4000;
LUT4 \core/n15293_s14  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [0]),
	.I2(\core/wr_dcsr_ena_7 ),
	.I3(\core/wr_dcsr_ena_8 ),
	.F(\core/n15293_19 )
);
defparam \core/n15293_s14 .INIT=16'h4000;
LUT4 \core/n15293_s15  (
	.I0(\core/csr_mscratch [31]),
	.I1(\core/n15335_23 ),
	.I2(\core/csr_mcause [31]),
	.I3(\core/n15295_23 ),
	.F(\core/n15293_20 )
);
defparam \core/n15293_s15 .INIT=16'h0777;
LUT4 \core/n15293_s16  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15293_24 ),
	.I3(\core/n15333_22 ),
	.F(\core/n15293_21 )
);
defparam \core/n15293_s16 .INIT=16'h8000;
LUT4 \core/n15293_s17  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [31]),
	.I2(\core/csr_mepc [31]),
	.I3(\core/n15303_14 ),
	.F(\core/n15293_22 )
);
defparam \core/n15293_s17 .INIT=16'h0777;
LUT4 \core/n15293_s18  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[31]),
	.I2(\core/csr_instret [31]),
	.I3(\core/n15305_18 ),
	.F(\core/n15293_23 )
);
defparam \core/n15293_s18 .INIT=16'h0777;
LUT4 \core/n15295_s13  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/wr_dcsr_ena_7 ),
	.I3(\core/wr_dcsr_ena_8 ),
	.F(\core/n15295_18 )
);
defparam \core/n15295_s13 .INIT=16'h4000;
LUT4 \core/n15295_s15  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [30]),
	.I2(\core/csr_cycle [30]),
	.I3(\core/n15297_17 ),
	.F(\core/n15295_20 )
);
defparam \core/n15295_s15 .INIT=16'h0777;
LUT4 \core/n15295_s16  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [30]),
	.I2(\core/csr_instret [30]),
	.I3(\core/n15305_18 ),
	.F(\core/n15295_21 )
);
defparam \core/n15295_s16 .INIT=16'h0777;
LUT4 \core/n15297_s12  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15335_17 ),
	.I3(\core/n15355_17 ),
	.F(\core/n15297_17 )
);
defparam \core/n15297_s12 .INIT=16'h1000;
LUT4 \core/n15297_s13  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[29]),
	.I2(\core/csr_mepc [29]),
	.I3(\core/n15303_14 ),
	.F(\core/n15297_18 )
);
defparam \core/n15297_s13 .INIT=16'h0777;
LUT4 \core/n15297_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [29]),
	.I2(\core/csr_mscratch [29]),
	.I3(\core/n15335_23 ),
	.F(\core/n15297_19 )
);
defparam \core/n15297_s14 .INIT=16'h0777;
LUT4 \core/n15297_s15  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[29]),
	.I2(\core/csr_instret [29]),
	.I3(\core/n15305_18 ),
	.F(\core/n15297_20 )
);
defparam \core/n15297_s15 .INIT=16'h0777;
LUT4 \core/n15299_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [28]),
	.I2(\core/csr_mtval [28]),
	.I3(\core/n15293_21 ),
	.F(\core/n15299_18 )
);
defparam \core/n15299_s13 .INIT=16'h0777;
LUT4 \core/n15299_s14  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [0]),
	.I2(\core/n15349_18 ),
	.I3(\core/n15299_21 ),
	.F(\core/n15299_19 )
);
defparam \core/n15299_s14 .INIT=16'h4000;
LUT4 \core/n15299_s15  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[28]),
	.I2(\core/csr_instret [28]),
	.I3(\core/n15305_18 ),
	.F(\core/n15299_20 )
);
defparam \core/n15299_s15 .INIT=16'h0777;
LUT4 \core/n15301_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [27]),
	.I2(\core/csr_mtval [27]),
	.I3(\core/n15293_21 ),
	.F(\core/n15301_18 )
);
defparam \core/n15301_s13 .INIT=16'h0777;
LUT4 \core/n15301_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [27]),
	.I2(\core/csr_instret [27]),
	.I3(\core/n15305_18 ),
	.F(\core/n15301_19 )
);
defparam \core/n15301_s14 .INIT=16'h0777;
LUT3 \core/n15303_s12  (
	.I0(\core/decoded_csr [10]),
	.I1(\core/decoded_csr [9]),
	.I2(\core/decoded_csr [8]),
	.F(\core/n15303_17 )
);
defparam \core/n15303_s12 .INIT=8'h40;
LUT4 \core/n15303_s13  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/decoded_csr [0]),
	.I3(\core/n15293_24 ),
	.F(\core/n15303_18 )
);
defparam \core/n15303_s13 .INIT=16'h1000;
LUT4 \core/n15303_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [26]),
	.I2(qout_r_133[26]),
	.I3(\core/n15295_18 ),
	.F(\core/n15303_19 )
);
defparam \core/n15303_s14 .INIT=16'h0777;
LUT4 \core/n15303_s15  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [26]),
	.I2(\core/csr_instret [26]),
	.I3(\core/n15305_18 ),
	.F(\core/n15303_20 )
);
defparam \core/n15303_s15 .INIT=16'h0777;
LUT3 \core/n15303_s16  (
	.I0(\core/n15335_23 ),
	.I1(\core/csr_mscratch [26]),
	.I2(\core/n15303_22 ),
	.F(\core/n15303_21 )
);
defparam \core/n15303_s16 .INIT=8'h70;
LUT4 \core/n15305_s13  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15355_17 ),
	.I3(\core/n15355_18 ),
	.F(\core/n15305_18 )
);
defparam \core/n15305_s13 .INIT=16'h1000;
LUT4 \core/n15305_s14  (
	.I0(qout_r_133[25]),
	.I1(\core/n15295_18 ),
	.I2(\core/csr_cycle [25]),
	.I3(\core/n15297_17 ),
	.F(\core/n15305_19 )
);
defparam \core/n15305_s14 .INIT=16'h0777;
LUT4 \core/n15305_s15  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [25]),
	.I2(\core/csr_mtval [25]),
	.I3(\core/n15293_21 ),
	.F(\core/n15305_20 )
);
defparam \core/n15305_s15 .INIT=16'h0777;
LUT4 \core/n15307_s13  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [24]),
	.I2(qout_r_133[24]),
	.I3(\core/n15295_18 ),
	.F(\core/n15307_18 )
);
defparam \core/n15307_s13 .INIT=16'h0777;
LUT4 \core/n15307_s14  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [24]),
	.I2(\core/csr_mtval [24]),
	.I3(\core/n15293_21 ),
	.F(\core/n15307_19 )
);
defparam \core/n15307_s14 .INIT=16'h0777;
LUT4 \core/n15309_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [23]),
	.I2(\core/csr_mtval [23]),
	.I3(\core/n15293_21 ),
	.F(\core/n15309_18 )
);
defparam \core/n15309_s13 .INIT=16'h0777;
LUT4 \core/n15309_s14  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [23]),
	.I2(\core/csr_cycle [23]),
	.I3(\core/n15297_17 ),
	.F(\core/n15309_19 )
);
defparam \core/n15309_s14 .INIT=16'h0777;
LUT4 \core/n15311_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [22]),
	.I2(\core/csr_mtval [22]),
	.I3(\core/n15293_21 ),
	.F(\core/n15311_18 )
);
defparam \core/n15311_s13 .INIT=16'h0777;
LUT4 \core/n15311_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [22]),
	.I2(\core/csr_mepc [22]),
	.I3(\core/n15303_14 ),
	.F(\core/n15311_19 )
);
defparam \core/n15311_s14 .INIT=16'h0777;
LUT4 \core/n15313_s12  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [21]),
	.I2(qout_r_132[21]),
	.I3(\core/n15293_19 ),
	.F(\core/n15313_17 )
);
defparam \core/n15313_s12 .INIT=16'h0777;
LUT4 \core/n15313_s13  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [21]),
	.I2(\core/csr_mtval [21]),
	.I3(\core/n15293_21 ),
	.F(\core/n15313_18 )
);
defparam \core/n15313_s13 .INIT=16'h0777;
LUT4 \core/n15313_s14  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[21]),
	.I2(\core/csr_instret [21]),
	.I3(\core/n15305_18 ),
	.F(\core/n15313_19 )
);
defparam \core/n15313_s14 .INIT=16'h0777;
LUT4 \core/n15315_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [20]),
	.I2(\core/csr_mtval [20]),
	.I3(\core/n15293_21 ),
	.F(\core/n15315_18 )
);
defparam \core/n15315_s13 .INIT=16'h0777;
LUT4 \core/n15315_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [20]),
	.I2(\core/csr_cycle [20]),
	.I3(\core/n15297_17 ),
	.F(\core/n15315_19 )
);
defparam \core/n15315_s14 .INIT=16'h0777;
LUT4 \core/n15317_s12  (
	.I0(\core/csr_mscratch [19]),
	.I1(\core/n15335_23 ),
	.I2(\core/csr_mcause [19]),
	.I3(\core/n15295_23 ),
	.F(\core/n15317_17 )
);
defparam \core/n15317_s12 .INIT=16'h0777;
LUT4 \core/n15317_s13  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [19]),
	.I2(\core/csr_mtval [19]),
	.I3(\core/n15293_21 ),
	.F(\core/n15317_18 )
);
defparam \core/n15317_s13 .INIT=16'h0777;
LUT4 \core/n15317_s14  (
	.I0(qout_r_133[19]),
	.I1(\core/n15295_18 ),
	.I2(\core/csr_mepc [19]),
	.I3(\core/n15303_14 ),
	.F(\core/n15317_19 )
);
defparam \core/n15317_s14 .INIT=16'h0777;
LUT4 \core/n15319_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [18]),
	.I2(\core/csr_mtval [18]),
	.I3(\core/n15293_21 ),
	.F(\core/n15319_18 )
);
defparam \core/n15319_s13 .INIT=16'h0777;
LUT4 \core/n15319_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [18]),
	.I2(\core/csr_mepc [18]),
	.I3(\core/n15303_14 ),
	.F(\core/n15319_19 )
);
defparam \core/n15319_s14 .INIT=16'h0777;
LUT4 \core/n15321_s13  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[17]),
	.I2(\core/csr_instret [17]),
	.I3(\core/n15305_18 ),
	.F(\core/n15321_18 )
);
defparam \core/n15321_s13 .INIT=16'h0777;
LUT4 \core/n15321_s14  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [17]),
	.I2(\core/csr_mtval [17]),
	.I3(\core/n15293_21 ),
	.F(\core/n15321_19 )
);
defparam \core/n15321_s14 .INIT=16'h0777;
LUT4 \core/n15323_s13  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [16]),
	.I2(\core/csr_mepc [16]),
	.I3(\core/n15303_14 ),
	.F(\core/n15323_18 )
);
defparam \core/n15323_s13 .INIT=16'h0777;
LUT4 \core/n15323_s14  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [16]),
	.I2(\core/csr_mtval [16]),
	.I3(\core/n15293_21 ),
	.F(\core/n15323_19 )
);
defparam \core/n15323_s14 .INIT=16'h0777;
LUT4 \core/n15325_s13  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [15]),
	.I2(\core/csr_instret [15]),
	.I3(\core/n15305_18 ),
	.F(\core/n15325_18 )
);
defparam \core/n15325_s13 .INIT=16'h0777;
LUT4 \core/n15325_s14  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [15]),
	.I2(\core/csr_cycle [15]),
	.I3(\core/n15297_17 ),
	.F(\core/n15325_19 )
);
defparam \core/n15325_s14 .INIT=16'h0777;
LUT4 \core/n15327_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [14]),
	.I2(\core/csr_mtval [14]),
	.I3(\core/n15293_21 ),
	.F(\core/n15327_18 )
);
defparam \core/n15327_s13 .INIT=16'h0777;
LUT4 \core/n15327_s14  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(qout_r_137[0]),
	.I2(\core/csr_instret [14]),
	.I3(\core/n15305_18 ),
	.F(\core/n15327_19 )
);
defparam \core/n15327_s14 .INIT=16'h0BBB;
LUT4 \core/n15329_s13  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(qout_r_137[0]),
	.I2(\core/csr_mepc [13]),
	.I3(\core/n15303_14 ),
	.F(\core/n15329_18 )
);
defparam \core/n15329_s13 .INIT=16'h0BBB;
LUT4 \core/n15329_s14  (
	.I0(\core/n15295_18 ),
	.I1(qout_r_133[13]),
	.I2(\core/csr_instret [13]),
	.I3(\core/n15305_18 ),
	.F(\core/n15329_19 )
);
defparam \core/n15329_s14 .INIT=16'h0777;
LUT4 \core/n15331_s13  (
	.I0(qout_r_133[12]),
	.I1(\core/n15295_18 ),
	.I2(\core/csr_cycle [12]),
	.I3(\core/n15297_17 ),
	.F(\core/n15331_18 )
);
defparam \core/n15331_s13 .INIT=16'h0777;
LUT4 \core/n15331_s14  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [12]),
	.I2(qout_r_132[12]),
	.I3(\core/n15293_19 ),
	.F(\core/n15331_19 )
);
defparam \core/n15331_s14 .INIT=16'h0777;
LUT4 \core/n15331_s15  (
	.I0(\core/csr_mscratch [12]),
	.I1(\core/n15335_23 ),
	.I2(\core/csr_mcause [12]),
	.I3(\core/n15295_23 ),
	.F(\core/n15331_20 )
);
defparam \core/n15331_s15 .INIT=16'h0777;
LUT4 \core/n15331_s16  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [12]),
	.I2(\core/csr_instret [12]),
	.I3(\core/n15305_18 ),
	.F(\core/n15331_21 )
);
defparam \core/n15331_s16 .INIT=16'h0777;
LUT4 \core/n15333_s14  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[11]),
	.I2(\core/csr_mscratch [11]),
	.I3(\core/n15335_23 ),
	.F(\core/n15333_19 )
);
defparam \core/n15333_s14 .INIT=16'h0777;
LUT4 \core/n15333_s15  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [11]),
	.I2(\core/csr_mepc [11]),
	.I3(\core/n15303_14 ),
	.F(\core/n15333_20 )
);
defparam \core/n15333_s15 .INIT=16'h0777;
LUT4 \core/n15333_s16  (
	.I0(\core/n15355_18 ),
	.I1(\core/csr_mcause [11]),
	.I2(\core/csr_mip_meip ),
	.I3(\core/n15333_23 ),
	.F(\core/n15333_21 )
);
defparam \core/n15333_s16 .INIT=16'h0777;
LUT4 \core/n15333_s17  (
	.I0(\core/decoded_csr [7]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/decoded_csr [6]),
	.I3(\core/n15303_17 ),
	.F(\core/n15333_22 )
);
defparam \core/n15333_s17 .INIT=16'h1000;
LUT3 \core/n15335_s12  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15293_24 ),
	.F(\core/n15335_17 )
);
defparam \core/n15335_s12 .INIT=8'h10;
LUT4 \core/n15335_s13  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [10]),
	.I2(\core/csr_mtval [10]),
	.I3(\core/n15293_21 ),
	.F(\core/n15335_18 )
);
defparam \core/n15335_s13 .INIT=16'h0777;
LUT4 \core/n15335_s14  (
	.I0(\core/csr_instret [10]),
	.I1(\core/n15305_18 ),
	.I2(\core/csr_mepc [10]),
	.I3(\core/n15303_14 ),
	.F(\core/n15335_19 )
);
defparam \core/n15335_s14 .INIT=16'h0777;
LUT4 \core/n15335_s15  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[10]),
	.I2(qout_r_133[10]),
	.I3(\core/n15295_18 ),
	.F(\core/n15335_20 )
);
defparam \core/n15335_s15 .INIT=16'h0777;
LUT4 \core/n15335_s16  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [10]),
	.I2(\core/csr_cycle [10]),
	.I3(\core/n15297_17 ),
	.F(\core/n15335_21 )
);
defparam \core/n15335_s16 .INIT=16'h0777;
LUT4 \core/n15337_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [9]),
	.I2(\core/csr_mtval [9]),
	.I3(\core/n15293_21 ),
	.F(\core/n15337_18 )
);
defparam \core/n15337_s13 .INIT=16'h0777;
LUT4 \core/n15337_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [9]),
	.I2(\core/csr_instret [9]),
	.I3(\core/n15305_18 ),
	.F(\core/n15337_19 )
);
defparam \core/n15337_s14 .INIT=16'h0777;
LUT4 \core/n15339_s12  (
	.I0(qout_r_133[8]),
	.I1(\core/n15295_18 ),
	.I2(\core/wr_dcsr_ena_6 ),
	.I3(qout_r_134[2]),
	.F(\core/n15339_17 )
);
defparam \core/n15339_s12 .INIT=16'h7077;
LUT4 \core/n15339_s13  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [8]),
	.I2(\core/csr_cycle [8]),
	.I3(\core/n15297_17 ),
	.F(\core/n15339_18 )
);
defparam \core/n15339_s13 .INIT=16'h0777;
LUT4 \core/n15339_s14  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [8]),
	.I2(\core/csr_instret [8]),
	.I3(\core/n15305_18 ),
	.F(\core/n15339_19 )
);
defparam \core/n15339_s14 .INIT=16'h0777;
LUT4 \core/n15339_s15  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[8]),
	.I2(\core/csr_mtval [8]),
	.I3(\core/n15293_21 ),
	.F(\core/n15339_20 )
);
defparam \core/n15339_s15 .INIT=16'h0777;
LUT4 \core/n15341_s13  (
	.I0(\core/n15349_18 ),
	.I1(\core/n15333_23 ),
	.I2(\core/csr_mscratch [7]),
	.I3(\core/n15335_23 ),
	.F(\core/n15341_18 )
);
defparam \core/n15341_s13 .INIT=16'h0777;
LUT4 \core/n15341_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [7]),
	.I2(\core/csr_instret [7]),
	.I3(\core/n15305_18 ),
	.F(\core/n15341_19 )
);
defparam \core/n15341_s14 .INIT=16'h0777;
LUT4 \core/n15341_s15  (
	.I0(\core/csr_mtval [7]),
	.I1(\core/n15293_21 ),
	.I2(\core/n15341_21 ),
	.I3(\core/n15333_22 ),
	.F(\core/n15341_20 )
);
defparam \core/n15341_s15 .INIT=16'h7077;
LUT4 \core/n15343_s11  (
	.I0(\core/csr_mtval [6]),
	.I1(\core/n15293_21 ),
	.I2(\core/wr_dcsr_ena_6 ),
	.I3(qout_r_134[0]),
	.F(\core/n15343_16 )
);
defparam \core/n15343_s11 .INIT=16'h7077;
LUT4 \core/n15343_s12  (
	.I0(qout_r_133[6]),
	.I1(\core/n15295_18 ),
	.I2(\core/csr_mepc [6]),
	.I3(\core/n15303_14 ),
	.F(\core/n15343_17 )
);
defparam \core/n15343_s12 .INIT=16'h0777;
LUT4 \core/n15343_s13  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [6]),
	.I2(\core/csr_instret [6]),
	.I3(\core/n15305_18 ),
	.F(\core/n15343_18 )
);
defparam \core/n15343_s13 .INIT=16'h0777;
LUT4 \core/n15343_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [6]),
	.I2(\core/csr_cycle [6]),
	.I3(\core/n15297_17 ),
	.F(\core/n15343_19 )
);
defparam \core/n15343_s14 .INIT=16'h0777;
LUT4 \core/n15345_s13  (
	.I0(\core/csr_instret [5]),
	.I1(\core/n15305_18 ),
	.I2(\core/wr_dcsr_ena_6 ),
	.I3(qout_r_138[0]),
	.F(\core/n15345_18 )
);
defparam \core/n15345_s13 .INIT=16'h7077;
LUT4 \core/n15345_s14  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [5]),
	.I2(qout_r_133[5]),
	.I3(\core/n15295_18 ),
	.F(\core/n15345_19 )
);
defparam \core/n15345_s14 .INIT=16'h0777;
LUT4 \core/n15347_s13  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [4]),
	.I2(\core/csr_mtval [4]),
	.I3(\core/n15293_21 ),
	.F(\core/n15347_18 )
);
defparam \core/n15347_s13 .INIT=16'h0777;
LUT4 \core/n15347_s14  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [4]),
	.I2(qout_r_133[4]),
	.I3(\core/n15295_18 ),
	.F(\core/n15347_19 )
);
defparam \core/n15347_s14 .INIT=16'h0777;
LUT4 \core/n15349_s13  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/decoded_csr [11]),
	.I3(\core/n15303_17 ),
	.F(\core/n15349_18 )
);
defparam \core/n15349_s13 .INIT=16'h0100;
LUT4 \core/n15349_s14  (
	.I0(\core/n15355_14 ),
	.I1(\core/csr_instreth [3]),
	.I2(\core/csr_instret [3]),
	.I3(\core/n15305_18 ),
	.F(\core/n15349_19 )
);
defparam \core/n15349_s14 .INIT=16'h0777;
LUT4 \core/n15349_s15  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [3]),
	.I2(\core/csr_mtval [3]),
	.I3(\core/n15293_21 ),
	.F(\core/n15349_20 )
);
defparam \core/n15349_s15 .INIT=16'h0777;
LUT3 \core/n15349_s16  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [3]),
	.I2(\core/n15349_22 ),
	.F(\core/n15349_21 )
);
defparam \core/n15349_s16 .INIT=8'h70;
LUT4 \core/n15351_s12  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [2]),
	.I2(qout_r_133[2]),
	.I3(\core/n15295_18 ),
	.F(\core/n15351_17 )
);
defparam \core/n15351_s12 .INIT=16'h0777;
LUT4 \core/n15351_s13  (
	.I0(\core/csr_mtval [2]),
	.I1(\core/n15293_21 ),
	.I2(\core/csr_mcause [2]),
	.I3(\core/n15295_23 ),
	.F(\core/n15351_18 )
);
defparam \core/n15351_s13 .INIT=16'h0777;
LUT3 \core/n15351_s14  (
	.I0(\core/n15297_17 ),
	.I1(\core/csr_cycle [2]),
	.I2(\core/n15351_20 ),
	.F(\core/n15351_19 )
);
defparam \core/n15351_s14 .INIT=8'h70;
LUT4 \core/n15353_s13  (
	.I0(\core/csr_mtval [1]),
	.I1(\core/n15293_21 ),
	.I2(\core/csr_mcause [1]),
	.I3(\core/n15295_23 ),
	.F(\core/n15353_18 )
);
defparam \core/n15353_s13 .INIT=16'h0777;
LUT4 \core/n15353_s14  (
	.I0(\core/n15293_19 ),
	.I1(qout_r_132[1]),
	.I2(\core/csr_cycle [1]),
	.I3(\core/n15297_17 ),
	.F(\core/n15353_19 )
);
defparam \core/n15353_s14 .INIT=16'h0777;
LUT4 \core/n15355_s12  (
	.I0(\core/decoded_csr [8]),
	.I1(\core/decoded_csr [9]),
	.I2(\core/decoded_csr [10]),
	.I3(\core/decoded_csr [11]),
	.F(\core/n15355_17 )
);
defparam \core/n15355_s12 .INIT=16'h1000;
LUT3 \core/n15355_s13  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15293_24 ),
	.F(\core/n15355_18 )
);
defparam \core/n15355_s13 .INIT=8'h40;
LUT4 \core/n15355_s14  (
	.I0(\core/csr_instret [0]),
	.I1(\core/n15305_18 ),
	.I2(\core/csr_cycle [0]),
	.I3(\core/n15297_17 ),
	.F(\core/n15355_19 )
);
defparam \core/n15355_s14 .INIT=16'h0777;
LUT4 \core/n15355_s15  (
	.I0(\core/csr_mscratch [0]),
	.I1(\core/n15335_23 ),
	.I2(\core/csr_mcause [0]),
	.I3(\core/n15295_23 ),
	.F(\core/n15355_20 )
);
defparam \core/n15355_s15 .INIT=16'h0777;
LUT4 \core/n15355_s16  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [0]),
	.I2(\core/csr_mtval [0]),
	.I3(\core/n15293_21 ),
	.F(\core/n15355_21 )
);
defparam \core/n15355_s16 .INIT=16'h0777;
LUT4 \core/mem_rdata_latched_29_s10  (
	.I0(mem_addr[2]),
	.I1(mem_addr[5]),
	.I2(mem_addr[4]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_29_13 )
);
defparam \core/mem_rdata_latched_29_s10 .INIT=16'hA77C;
LUT4 \core/mem_rdata_latched_29_s11  (
	.I0(mem_addr[26]),
	.I1(mem_addr[27]),
	.I2(mem_addr[30]),
	.I3(ram_dout[13]),
	.F(\core/mem_rdata_latched_29_14 )
);
defparam \core/mem_rdata_latched_29_s11 .INIT=16'h0100;
LUT2 \core/mem_rdata_latched_29_s12  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[13]),
	.F(\core/mem_rdata_latched_29_15 )
);
defparam \core/mem_rdata_latched_29_s12 .INIT=4'h8;
LUT2 \core/mem_rdata_latched_28_s9  (
	.I0(mem_addr[2]),
	.I1(mem_addr[6]),
	.F(\core/mem_rdata_latched_28_12 )
);
defparam \core/mem_rdata_latched_28_s9 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_28_s10  (
	.I0(mem_addr[4]),
	.I1(mem_addr[6]),
	.I2(mem_addr[3]),
	.I3(mem_addr[2]),
	.F(\core/mem_rdata_latched_28_13 )
);
defparam \core/mem_rdata_latched_28_s10 .INIT=16'h47B5;
LUT4 \core/mem_rdata_latched_28_s11  (
	.I0(mem_rdata_133[12]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[12]),
	.I3(mem_ready_128),
	.F(\core/mem_rdata_latched_28_14 )
);
defparam \core/mem_rdata_latched_28_s11 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_26_s12  (
	.I0(mem_addr[4]),
	.I1(mem_addr[5]),
	.I2(mem_addr[2]),
	.I3(mem_addr[3]),
	.F(\core/mem_rdata_latched_26_15 )
);
defparam \core/mem_rdata_latched_26_s12 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_26_s13  (
	.I0(mem_addr[4]),
	.I1(mem_addr[5]),
	.I2(mem_addr[2]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_26_16 )
);
defparam \core/mem_rdata_latched_26_s13 .INIT=16'h538E;
LUT4 \core/mem_rdata_latched_26_s14  (
	.I0(mem_addr[3]),
	.I1(mem_addr[2]),
	.I2(mem_addr[4]),
	.I3(mem_addr[5]),
	.F(\core/mem_rdata_latched_26_17 )
);
defparam \core/mem_rdata_latched_26_s14 .INIT=16'hB000;
LUT3 \core/mem_rdata_latched_25_s12  (
	.I0(mem_addr[5]),
	.I1(mem_addr[2]),
	.I2(mem_addr[3]),
	.F(\core/mem_rdata_latched_25_15 )
);
defparam \core/mem_rdata_latched_25_s12 .INIT=8'h17;
LUT3 \core/mem_rdata_latched_25_s13  (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(ram_dout[9]),
	.F(\core/mem_rdata_latched_25_16 )
);
defparam \core/mem_rdata_latched_25_s13 .INIT=8'h10;
LUT2 \core/mem_rdata_latched_25_s14  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[9]),
	.F(\core/mem_rdata_latched_25_17 )
);
defparam \core/mem_rdata_latched_25_s14 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_24_s7  (
	.I0(mem_rdata_133[8]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[8]),
	.I3(mem_ready_128),
	.F(\core/mem_rdata_latched_24_10 )
);
defparam \core/mem_rdata_latched_24_s7 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_23_s12  (
	.I0(mem_addr[2]),
	.I1(mem_addr[5]),
	.I2(mem_addr[6]),
	.I3(mem_addr[4]),
	.F(\core/mem_rdata_latched_23_15 )
);
defparam \core/mem_rdata_latched_23_s12 .INIT=16'hFE7F;
LUT2 \core/mem_rdata_latched_23_s13  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[7]),
	.F(\core/mem_rdata_latched_23_16 )
);
defparam \core/mem_rdata_latched_23_s13 .INIT=4'h8;
LUT2 \core/mem_rdata_latched_21_s12  (
	.I0(recv_buf_data[5]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_21_15 )
);
defparam \core/mem_rdata_latched_21_s12 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_21_s13  (
	.I0(mem_addr[5]),
	.I1(mem_addr[2]),
	.I2(mem_addr[3]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_21_16 )
);
defparam \core/mem_rdata_latched_21_s13 .INIT=16'hEB7F;
LUT4 \core/mem_rdata_latched_21_s14  (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.I2(mem_addr[5]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_21_17 )
);
defparam \core/mem_rdata_latched_21_s14 .INIT=16'hE007;
LUT3 \core/mem_rdata_latched_21_s15  (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(ram_dout[5]),
	.F(\core/mem_rdata_latched_21_18 )
);
defparam \core/mem_rdata_latched_21_s15 .INIT=8'h10;
LUT4 \core/mem_rdata_latched_20_s16  (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.I2(mem_addr[5]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_20_19 )
);
defparam \core/mem_rdata_latched_20_s16 .INIT=16'hC83F;
LUT2 \core/mem_rdata_latched_3_s15  (
	.I0(recv_buf_data[3]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_3_18 )
);
defparam \core/mem_rdata_latched_3_s15 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_3_s16  (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(mem_addr[5]),
	.I3(mem_addr[6]),
	.F(\core/mem_rdata_latched_3_19 )
);
defparam \core/mem_rdata_latched_3_s16 .INIT=16'h1001;
LUT3 \core/mem_rdata_latched_3_s17  (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(ram_dout[3]),
	.F(\core/mem_rdata_latched_3_20 )
);
defparam \core/mem_rdata_latched_3_s17 .INIT=8'h10;
LUT4 \core/mem_rdata_latched_3_s18  (
	.I0(mem_rdata_133[3]),
	.I1(mem_ready_129),
	.I2(mem_rdata_132[3]),
	.I3(mem_ready_128),
	.F(\core/mem_rdata_latched_3_21 )
);
defparam \core/mem_rdata_latched_3_s18 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_2_s17  (
	.I0(mem_addr[2]),
	.I1(mem_addr[6]),
	.I2(mem_addr[5]),
	.I3(mem_addr[4]),
	.F(\core/mem_rdata_latched_2_20 )
);
defparam \core/mem_rdata_latched_2_s17 .INIT=16'hB503;
LUT3 \core/mem_rdata_latched_2_s18  (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.I2(ram_dout[2]),
	.F(\core/mem_rdata_latched_2_21 )
);
defparam \core/mem_rdata_latched_2_s18 .INIT=8'h10;
LUT4 \core/mem_rdata_latched_0_s17  (
	.I0(qout_r[0]),
	.I1(qout_r_130[0]),
	.I2(mem_addr[3]),
	.I3(mem_addr[2]),
	.F(\core/mem_rdata_latched_0_20 )
);
defparam \core/mem_rdata_latched_0_s17 .INIT=16'h3FF5;
LUT2 \core/mem_rdata_latched_0_s18  (
	.I0(mem_addr[11]),
	.I1(mem_addr[8]),
	.F(\core/mem_rdata_latched_0_21 )
);
defparam \core/mem_rdata_latched_0_s18 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_0_s19  (
	.I0(recv_buf_data[0]),
	.I1(recv_buf_valid),
	.I2(mem_ready_128),
	.I3(mem_ready_129),
	.F(\core/mem_rdata_latched_0_22 )
);
defparam \core/mem_rdata_latched_0_s19 .INIT=16'h000B;
LUT2 \core/mem_rdata_latched_0_s20  (
	.I0(mem_ready_129),
	.I1(mem_rdata_133[0]),
	.F(\core/mem_rdata_latched_0_23 )
);
defparam \core/mem_rdata_latched_0_s20 .INIT=4'h8;
LUT4 \core/alu_out_0_s26  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op1 [13]),
	.I3(\core/reg_op2 [13]),
	.F(\core/alu_out_0_30 )
);
defparam \core/alu_out_0_s26 .INIT=16'h9009;
LUT4 \core/alu_out_0_s27  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op2 [8]),
	.I2(\core/reg_op2 [7]),
	.I3(\core/reg_op1 [7]),
	.F(\core/alu_out_0_31 )
);
defparam \core/alu_out_0_s27 .INIT=16'h9009;
LUT4 \core/alu_out_0_s28  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/reg_op1 [1]),
	.F(\core/alu_out_0_32 )
);
defparam \core/alu_out_0_s28 .INIT=16'h9009;
LUT4 \core/alu_out_0_s29  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/reg_op2 [17]),
	.I3(\core/reg_op1 [17]),
	.F(\core/alu_out_0_33 )
);
defparam \core/alu_out_0_s29 .INIT=16'h9009;
LUT4 \core/alu_out_0_s30  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op2 [25]),
	.I2(\core/reg_op2 [18]),
	.I3(\core/reg_op1 [18]),
	.F(\core/alu_out_0_34 )
);
defparam \core/alu_out_0_s30 .INIT=16'h9009;
LUT4 \core/alu_out_0_s31  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op2 [15]),
	.I2(\core/reg_op1 [5]),
	.I3(\core/reg_op2 [5]),
	.F(\core/alu_out_0_35 )
);
defparam \core/alu_out_0_s31 .INIT=16'h9009;
LUT4 \core/alu_out_0_s32  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op2 [6]),
	.I3(\core/reg_op1 [6]),
	.F(\core/alu_out_0_36 )
);
defparam \core/alu_out_0_s32 .INIT=16'h9009;
LUT4 \core/alu_out_0_s33  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/reg_op2 [28]),
	.I3(\core/reg_op1 [28]),
	.F(\core/alu_out_0_37 )
);
defparam \core/alu_out_0_s33 .INIT=16'h9009;
LUT4 \core/alu_out_0_s34  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op2 [20]),
	.I2(\core/reg_op2 [19]),
	.I3(\core/reg_op1 [19]),
	.F(\core/alu_out_0_38 )
);
defparam \core/alu_out_0_s34 .INIT=16'h9009;
LUT4 \core/alu_out_0_s35  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op2 [10]),
	.I2(\core/reg_op2 [3]),
	.I3(\core/reg_op1 [3]),
	.F(\core/alu_out_0_39 )
);
defparam \core/alu_out_0_s35 .INIT=16'h9009;
LUT4 \core/alu_out_0_s36  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op2 [27]),
	.I2(\core/reg_op2 [22]),
	.I3(\core/reg_op1 [22]),
	.F(\core/alu_out_0_40 )
);
defparam \core/alu_out_0_s36 .INIT=16'h9009;
LUT4 \core/alu_out_0_s37  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op2 [12]),
	.I2(\core/reg_op1 [4]),
	.I3(\core/reg_op2 [4]),
	.F(\core/alu_out_0_41 )
);
defparam \core/alu_out_0_s37 .INIT=16'h9009;
LUT4 \core/n15134_s16  (
	.I0(\core/instr_dret ),
	.I1(qout_r_132[17]),
	.I2(\core/instr_maskirq ),
	.I3(\core/irq_mask [17]),
	.F(\core/n15134_20 )
);
defparam \core/n15134_s16 .INIT=16'h0777;
LUT4 \core/n15293_s19  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.I2(\core/decoded_csr [4]),
	.I3(\core/decoded_csr [5]),
	.F(\core/n15293_24 )
);
defparam \core/n15293_s19 .INIT=16'h0001;
LUT4 \core/n15299_s16  (
	.I0(\core/decoded_csr [3]),
	.I1(\core/decoded_csr [4]),
	.I2(\core/decoded_csr [5]),
	.I3(\core/decoded_csr [2]),
	.F(\core/n15299_21 )
);
defparam \core/n15299_s16 .INIT=16'h0100;
LUT4 \core/n15303_s17  (
	.I0(\core/n15295_23 ),
	.I1(\core/csr_mcause [26]),
	.I2(\core/csr_mtval [26]),
	.I3(\core/n15293_21 ),
	.F(\core/n15303_22 )
);
defparam \core/n15303_s17 .INIT=16'h0777;
LUT3 \core/n15333_s18  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15299_21 ),
	.F(\core/n15333_23 )
);
defparam \core/n15333_s18 .INIT=8'h10;
LUT4 \core/n15341_s16  (
	.I0(\core/n15355_18 ),
	.I1(\core/csr_mcause [7]),
	.I2(\core/csr_mip_mtip ),
	.I3(\core/n15333_23 ),
	.F(\core/n15341_21 )
);
defparam \core/n15341_s16 .INIT=16'h0777;
LUT4 \core/n15349_s17  (
	.I0(\core/n15293_18 ),
	.I1(\core/csr_cycleh [3]),
	.I2(\core/csr_mepc [3]),
	.I3(\core/n15303_14 ),
	.F(\core/n15349_22 )
);
defparam \core/n15349_s17 .INIT=16'h0777;
LUT4 \core/n15351_s15  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(qout_r_136[0]),
	.I2(\core/csr_instret [2]),
	.I3(\core/n15305_18 ),
	.F(\core/n15351_20 )
);
defparam \core/n15351_s15 .INIT=16'h0BBB;
LUT3 \core/cpuregs_wrdata_3_s10  (
	.I0(\core/irq_pending [3]),
	.I1(\core/irq_mask [3]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_3_15 )
);
defparam \core/cpuregs_wrdata_3_s10 .INIT=8'h20;
LUT4 \core/mem_do_prefetch_s5  (
	.I0(\core/n23294_6 ),
	.I1(\core/instr_waitirq ),
	.I2(\core/instr_jal ),
	.I3(\core/decoder_trigger ),
	.F(\core/mem_do_prefetch_10 )
);
defparam \core/mem_do_prefetch_s5 .INIT=16'h0200;
LUT4 \core/mem_rdata_latched_20_s17  (
	.I0(\core/mem_rdata_latched_20_6 ),
	.I1(mem_rdata_130[4]),
	.I2(\core/mem_rdata_latched_20_12 ),
	.I3(mem_ready),
	.F(\core/mem_rdata_latched_20_21 )
);
defparam \core/mem_rdata_latched_20_s17 .INIT=16'h4405;
LUT3 \core/n12392_s3  (
	.I0(\core/n12394_4 ),
	.I1(\core/timer [17]),
	.I2(\core/timer [18]),
	.F(\core/n12392_7 )
);
defparam \core/n12392_s3 .INIT=8'h02;
LUT4 \core/n15014_s14  (
	.I0(\core/n15011_21 ),
	.I1(\core/irq_pending [1]),
	.I2(\core/n15014_19 ),
	.I3(\core/n15014_20 ),
	.F(\core/n15014_22 )
);
defparam \core/n15014_s14 .INIT=16'hFFF4;
LUT4 \core/n1742_s2  (
	.I0(mem_valid),
	.I1(\core/mem_xfer_6 ),
	.I2(mem_rdata_31_8),
	.I3(\core/mem_xfer_4 ),
	.F(\core/n1742_6 )
);
defparam \core/n1742_s2 .INIT=16'h0020;
LUT4 \core/n2212_s14  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1864_4 ),
	.I3(\core/n2208_15 ),
	.F(\core/n2212_18 )
);
defparam \core/n2212_s14 .INIT=16'hBF00;
LUT3 \core/n5346_s4  (
	.I0(\core/n5346_4 ),
	.I1(\core/mem_rdata_latched [26]),
	.I2(\core/mem_rdata_latched [27]),
	.F(\core/n5346_8 )
);
defparam \core/n5346_s4 .INIT=8'h20;
LUT3 \core/n5312_s3  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.F(\core/n5312_7 )
);
defparam \core/n5312_s3 .INIT=8'h20;
LUT4 \core/n5376_s6  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5376_16 ),
	.F(\core/n5376_10 )
);
defparam \core/n5376_s6 .INIT=16'h1000;
LUT4 \core/n5706_s6  (
	.I0(\core/n5767_9 ),
	.I1(\core/n5376_6 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5753_4 ),
	.F(\core/n5706_10 )
);
defparam \core/n5706_s6 .INIT=16'h0800;
LUT4 \core/n12558_s10  (
	.I0(qout_r_134[0]),
	.I1(qout_r_134[1]),
	.I2(qout_r_134[2]),
	.I3(\core/dbg_mode_r ),
	.F(\core/n12558_15 )
);
defparam \core/n12558_s10 .INIT=16'h0100;
LUT4 \core/n12381_s2  (
	.I0(\core/timer [29]),
	.I1(\core/n12382_5 ),
	.I2(\core/n12392_7 ),
	.I3(\core/n12382_6 ),
	.F(\core/n12381_6 )
);
defparam \core/n12381_s2 .INIT=16'h4000;
LUT4 \core/n12383_s2  (
	.I0(\core/timer [25]),
	.I1(\core/timer [26]),
	.I2(\core/timer [27]),
	.I3(\core/n12386_4 ),
	.F(\core/n12383_6 )
);
defparam \core/n12383_s2 .INIT=16'h0100;
LUT3 \core/n11114_s1  (
	.I0(cmt_dcause_ena),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.F(\core/n11114_5 )
);
defparam \core/n11114_s1 .INIT=8'h20;
LUT3 \core/n15086_s12  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15086_18 )
);
defparam \core/n15086_s12 .INIT=8'hFE;
LUT4 \core/n16058_s4  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n16058_10 ),
	.F(\core/n16058_8 )
);
defparam \core/n16058_s4 .INIT=16'h0100;
LUT3 \core/n15120_s19  (
	.I0(\core/n15137_24 ),
	.I1(\core/latched_is_lh ),
	.I2(\core/n15136_17 ),
	.F(\core/n15120_24 )
);
defparam \core/n15120_s19 .INIT=8'h15;
LUT4 \core/n15137_s19  (
	.I0(\core/n15144_15 ),
	.I1(\core/n15144_16 ),
	.I2(\core/n15144_17 ),
	.I3(\core/latched_is_lb ),
	.F(\core/n15137_24 )
);
defparam \core/n15137_s19 .INIT=16'h2F00;
LUT4 \core/n15293_s20  (
	.I0(\core/alu_out_31_17 ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/is_sll_srl_sra ),
	.I3(\core/n23081_4 ),
	.F(\core/n15293_26 )
);
defparam \core/n15293_s20 .INIT=16'h0001;
LUT4 \core/n5718_s5  (
	.I0(\core/n5753_4 ),
	.I1(\core/n2211_8 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n1864_4 ),
	.F(\core/n5718_9 )
);
defparam \core/n5718_s5 .INIT=16'h0111;
LUT3 \core/n13359_s9  (
	.I0(\core/n15894_8 ),
	.I1(\core/instr_waitirq ),
	.I2(\core/decoder_trigger ),
	.F(\core/n13359_13 )
);
defparam \core/n13359_s9 .INIT=8'h45;
LUT3 \core/n23285_s4  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n23285_8 )
);
defparam \core/n23285_s4 .INIT=8'h45;
LUT4 \core/n2421_s13  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/n2421_4 ),
	.I2(\core/mem_rdata_latched_0_7 ),
	.I3(\core/n2421_10 ),
	.F(\core/n2421_17 )
);
defparam \core/n2421_s13 .INIT=16'hFBFF;
LUT4 \core/n5765_s7  (
	.I0(\core/n2203_9 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5359_6 ),
	.F(\core/n5765_11 )
);
defparam \core/n5765_s7 .INIT=16'h0200;
LUT4 \core/n2222_s10  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5768_11 ),
	.I3(\core/n5712_10 ),
	.F(\core/n2222_14 )
);
defparam \core/n2222_s10 .INIT=16'h8F00;
LUT4 \core/n5359_s8  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5376_16 ),
	.F(\core/n5359_12 )
);
defparam \core/n5359_s8 .INIT=16'h8000;
LUT3 \core/n5324_s4  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.F(\core/n5324_8 )
);
defparam \core/n5324_s4 .INIT=8'h40;
LUT4 \core/n5712_s8  (
	.I0(\core/n2203_15 ),
	.I1(\core/n5767_9 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n1864_4 ),
	.F(\core/n5712_12 )
);
defparam \core/n5712_s8 .INIT=16'h0770;
LUT4 \core/n11111_s5  (
	.I0(\core/n11225_4 ),
	.I1(\core/latched_branch ),
	.I2(\core/latched_store ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n11111_9 )
);
defparam \core/n11111_s5 .INIT=16'hA800;
LUT3 \core/wr_dscratch_ena_s3  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/wr_dscratch_ena_8 )
);
defparam \core/wr_dscratch_ena_s3 .INIT=8'h1F;
LUT4 \core/n15229_s21  (
	.I0(\core/instr_srai ),
	.I1(\core/instr_sra ),
	.I2(\core/reg_op1 [31]),
	.I3(\core/n15229_23 ),
	.F(\core/n15229_26 )
);
defparam \core/n15229_s21 .INIT=16'h001F;
LUT4 \core/n15333_s19  (
	.I0(\core/n15349_18 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.I3(\core/n15299_21 ),
	.F(\core/n15333_25 )
);
defparam \core/n15333_s19 .INIT=16'h0200;
LUT4 \core/n15349_s18  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15293_24 ),
	.I3(\core/n15349_18 ),
	.F(\core/n15349_24 )
);
defparam \core/n15349_s18 .INIT=16'h1000;
LUT4 \core/n15335_s17  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15293_24 ),
	.I3(\core/n15333_22 ),
	.F(\core/n15335_23 )
);
defparam \core/n15335_s17 .INIT=16'h1000;
LUT4 \core/n13359_s10  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/instr_waitirq ),
	.I3(\core/instr_jal ),
	.F(\core/n13359_15 )
);
defparam \core/n13359_s10 .INIT=16'h1F00;
LUT4 \core/n15894_s6  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/instr_waitirq ),
	.I3(\core/latched_compr_8 ),
	.F(\core/n15894_11 )
);
defparam \core/n15894_s6 .INIT=16'h1FFF;
LUT4 \core/n2213_s9  (
	.I0(\core/n2205_4 ),
	.I1(\core/mem_rdata_latched [21]),
	.I2(\core/mem_rdata_q [21]),
	.I3(\core/mem_xfer ),
	.F(\core/n2213_13 )
);
defparam \core/n2213_s9 .INIT=16'h4450;
LUT4 \core/n2214_s9  (
	.I0(\core/n2205_4 ),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/n2214_11 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2214_13 )
);
defparam \core/n2214_s9 .INIT=16'h5044;
LUT4 \core/n19519_s2  (
	.I0(n624_5),
	.I1(\core/mem_do_wdata ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/n19519_6 )
);
defparam \core/n19519_s2 .INIT=16'h0004;
LUT4 \core/n5716_s5  (
	.I0(\core/n5720_7 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1864_4 ),
	.I3(\core/n5712_10 ),
	.F(\core/n5716_9 )
);
defparam \core/n5716_s5 .INIT=16'hFB00;
LUT3 \core/n5710_s8  (
	.I0(\core/n5720_7 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5768_8 ),
	.F(\core/n5710_12 )
);
defparam \core/n5710_s8 .INIT=8'hB0;
LUT4 \core/n5707_s7  (
	.I0(\core/n5720_7 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5768_8 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5707_11 )
);
defparam \core/n5707_s7 .INIT=16'h4F00;
LUT4 \core/n15149_s19  (
	.I0(mem_rdata_18_4),
	.I1(mem_rdata_18_5),
	.I2(mem_rdata_18_6),
	.I3(\core/n15145_15 ),
	.F(\core/n15149_24 )
);
defparam \core/n15149_s19 .INIT=16'hB000;
LUT4 \core/n15132_s16  (
	.I0(mem_rdata_19_4),
	.I1(mem_rdata_19_5),
	.I2(mem_rdata_19_6),
	.I3(\core/n15120_15 ),
	.F(\core/n15132_21 )
);
defparam \core/n15132_s16 .INIT=16'hD000;
LUT4 \core/n15150_s17  (
	.I0(\core/mem_rdata_latched_25_7 ),
	.I1(mem_rdata_25_4),
	.I2(mem_rdata_25_5),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15150_22 )
);
defparam \core/n15150_s17 .INIT=16'hCF55;
LUT3 \core/n15126_s16  (
	.I0(mem_rdata_25_4),
	.I1(mem_rdata_25_5),
	.I2(\core/n15120_15 ),
	.F(\core/n15126_21 )
);
defparam \core/n15126_s16 .INIT=8'h40;
LUT4 \core/latched_rd_0_s5  (
	.I0(\core/n15104_17 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_0_11 )
);
defparam \core/latched_rd_0_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_1_s5  (
	.I0(\core/n15102_19 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_1_11 )
);
defparam \core/latched_rd_1_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_2_s5  (
	.I0(\core/n15100_19 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_2_11 )
);
defparam \core/latched_rd_2_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_3_s5  (
	.I0(\core/n15098_19 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_3_11 )
);
defparam \core/latched_rd_3_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_4_s6  (
	.I0(\core/n15096_19 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_4_12 )
);
defparam \core/latched_rd_4_s6 .INIT=16'hFAEE;
LUT4 \core/n12404_s2  (
	.I0(\core/timer [6]),
	.I1(\core/timer [4]),
	.I2(\core/timer [5]),
	.I3(\core/n12407_5 ),
	.F(\core/n12404_6 )
);
defparam \core/n12404_s2 .INIT=16'h0100;
LUT4 \core/n12401_s3  (
	.I0(\core/n12401_5 ),
	.I1(\core/timer [4]),
	.I2(\core/timer [5]),
	.I3(\core/n12407_5 ),
	.F(\core/n12401_7 )
);
defparam \core/n12401_s3 .INIT=16'h0200;
LUT4 \core/n15295_s17  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15293_24 ),
	.I3(\core/n15333_22 ),
	.F(\core/n15295_23 )
);
defparam \core/n15295_s17 .INIT=16'h4000;
LUT4 \core/n5772_s8  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5767_9 ),
	.I2(\core/n5376_6 ),
	.I3(\core/n1860_9 ),
	.F(\core/n5772_12 )
);
defparam \core/n5772_s8 .INIT=16'hBF00;
LUT4 \core/n13920_s2  (
	.I0(\core/instr_ecall_ebreak ),
	.I1(\core/pcpi_timeout ),
	.I2(\core/pcpi_ready ),
	.I3(\core/active [1]),
	.F(\core/n13920_7 )
);
defparam \core/n13920_s2 .INIT=16'h0001;
LUT4 \core/n5720_s5  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5332_4 ),
	.I3(\core/n5714_4 ),
	.F(\core/n5720_9 )
);
defparam \core/n5720_s5 .INIT=16'hF100;
LUT4 \core/n5720_s6  (
	.I0(\core/n5720_7 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n5332_4 ),
	.F(\core/n5720_11 )
);
defparam \core/n5720_s6 .INIT=16'h1000;
LUT4 \core/n5716_s6  (
	.I0(\core/n5407_3 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5716_11 )
);
defparam \core/n5716_s6 .INIT=16'h1000;
LUT4 \core/n5751_s2  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5747_7 ),
	.F(\core/n5751_6 )
);
defparam \core/n5751_s2 .INIT=16'hFF40;
LUT4 \core/n2208_s17  (
	.I0(\core/mem_la_secondword ),
	.I1(mem_rdata_26_4),
	.I2(mem_rdata_26_5),
	.I3(mem_rdata_26_6),
	.F(\core/n2208_21 )
);
defparam \core/n2208_s17 .INIT=16'h4500;
LUT4 \core/n15125_s16  (
	.I0(mem_rdata_26_4),
	.I1(mem_rdata_26_5),
	.I2(mem_rdata_26_6),
	.I3(\core/n15120_15 ),
	.F(\core/n15125_21 )
);
defparam \core/n15125_s16 .INIT=16'hB000;
LUT4 \core/mem_rdata_latched_30_s12  (
	.I0(mem_addr[5]),
	.I1(mem_addr[6]),
	.I2(mem_addr[2]),
	.I3(mem_addr[3]),
	.F(\core/mem_rdata_latched_30_17 )
);
defparam \core/mem_rdata_latched_30_s12 .INIT=16'h0008;
LUT4 \core/n12598_s8  (
	.I0(\core/irq_pending [1]),
	.I1(\core/next_irq_pending [4]),
	.I2(irq_to_core[4]),
	.I3(\core/irq_state [0]),
	.F(\core/n12598_13 )
);
defparam \core/n12598_s8 .INIT=16'hFE00;
LUT4 \core/n12564_s8  (
	.I0(irq_to_core[4]),
	.I1(\core/irq_pending [1]),
	.I2(\core/next_irq_pending [4]),
	.I3(\core/irq_state [0]),
	.F(\core/n12564_13 )
);
defparam \core/n12564_s8 .INIT=16'h0100;
LUT3 \core/n15894_s7  (
	.I0(\core/irq_pending [3]),
	.I1(\core/irq_pending [1]),
	.I2(\core/next_irq_pending [4]),
	.F(\core/n15894_13 )
);
defparam \core/n15894_s7 .INIT=8'h01;
LUT3 \core/n11093_s3  (
	.I0(qout_r_136[0]),
	.I1(\core/irq_pending [1]),
	.I2(\core/next_irq_pending [4]),
	.F(\core/n11093_8 )
);
defparam \core/n11093_s3 .INIT=8'h54;
LUT4 \core/cmt_dcause_0_s3  (
	.I0(\core/instr_dret ),
	.I1(qout_r_136[0]),
	.I2(\core/irq_pending [1]),
	.I3(\core/next_irq_pending [4]),
	.F(\core/cmt_dcause_0_9 )
);
defparam \core/cmt_dcause_0_s3 .INIT=16'hFFFE;
LUT4 \core/n15235_s17  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/n15235_24 ),
	.I2(\core/reg_sh [0]),
	.I3(\core/reg_sh [1]),
	.F(\core/n15235_22 )
);
defparam \core/n15235_s17 .INIT=16'h3335;
LUT4 \core/n15233_s17  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/n15233_24 ),
	.I2(\core/reg_sh [0]),
	.I3(\core/reg_sh [1]),
	.F(\core/n15233_22 )
);
defparam \core/n15233_s17 .INIT=16'h3335;
LUT4 \core/n15231_s17  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/n15231_24 ),
	.I2(\core/reg_sh [0]),
	.I3(\core/reg_sh [1]),
	.F(\core/n15231_22 )
);
defparam \core/n15231_s17 .INIT=16'h3335;
LUT3 \core/n15225_s19  (
	.I0(\core/n14352_24 ),
	.I1(\core/reg_sh [0]),
	.I2(\core/reg_sh [1]),
	.F(\core/n15225_24 )
);
defparam \core/n15225_s19 .INIT=8'h01;
LUT4 \core/n5938_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5938_6 )
);
defparam \core/n5938_s2 .INIT=16'h0100;
LUT4 \core/n5897_s1  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5897_5 )
);
defparam \core/n5897_s1 .INIT=16'h0002;
LUT4 \core/n5889_s1  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5889_5 )
);
defparam \core/n5889_s1 .INIT=16'h0002;
LUT4 \core/n5874_s1  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5874_5 )
);
defparam \core/n5874_s1 .INIT=16'h0002;
LUT4 \core/n5853_s2  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5853_6 )
);
defparam \core/n5853_s2 .INIT=16'h0002;
LUT4 \core/n6054_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6054_5 )
);
defparam \core/n6054_s1 .INIT=16'h1000;
LUT4 \core/n5948_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5948_5 )
);
defparam \core/n5948_s1 .INIT=16'h1000;
LUT4 \core/n5892_s1  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5892_5 )
);
defparam \core/n5892_s1 .INIT=16'h0200;
LUT4 \core/n5877_s1  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5877_5 )
);
defparam \core/n5877_s1 .INIT=16'h0200;
LUT4 \core/n5856_s2  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5856_6 )
);
defparam \core/n5856_s2 .INIT=16'h0200;
LUT4 \core/n6193_s8  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/n6217_10 ),
	.I3(\core/mem_rdata_q [31]),
	.F(\core/n6193_13 )
);
defparam \core/n6193_s8 .INIT=16'hEF00;
LUT4 \core/n16058_s5  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n16058_10 )
);
defparam \core/n16058_s5 .INIT=16'h0001;
LUT3 \core/n15224_s22  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_prefetch ),
	.F(\core/n15224_27 )
);
defparam \core/n15224_s22 .INIT=8'hE0;
LUT4 \core/n15011_s17  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n15011_26 )
);
defparam \core/n15011_s17 .INIT=16'h0001;
LUT4 \core/n15224_s23  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/n5306_4 ),
	.F(\core/n15224_29 )
);
defparam \core/n15224_s23 .INIT=16'h00FE;
LUT4 \core/n15559_s6  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.I3(\core/n5306_4 ),
	.F(\core/n15559_12 )
);
defparam \core/n15559_s6 .INIT=16'h5400;
LUT4 \core/mem_wordsize_1_s5  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(n624_5),
	.F(\core/mem_wordsize_1_10 )
);
defparam \core/mem_wordsize_1_s5 .INIT=16'h00FE;
LUT4 \core/n1952_s15  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1952_14 ),
	.I3(\core/n5713_8 ),
	.F(\core/n1952_19 )
);
defparam \core/n1952_s15 .INIT=16'h1000;
LUT3 \core/n2211_s16  (
	.I0(\core/n2211_16 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1952_14 ),
	.F(\core/n2211_20 )
);
defparam \core/n2211_s16 .INIT=8'h45;
LUT4 \core/n2203_s15  (
	.I0(\core/n2203_10 ),
	.I1(\core/n2203_21 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n1952_14 ),
	.F(\core/n2203_19 )
);
defparam \core/n2203_s15 .INIT=16'hB0BB;
LUT4 \core/n5753_s8  (
	.I0(\core/mem_rdata_latched_6_8 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_rdata_latched_29_5 ),
	.F(\core/n5753_12 )
);
defparam \core/n5753_s8 .INIT=16'h0E00;
LUT4 \core/n5713_s8  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5713_12 )
);
defparam \core/n5713_s8 .INIT=16'hF400;
LUT4 \core/n5769_s4  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n2205_8 ),
	.F(\core/n5769_8 )
);
defparam \core/n5769_s4 .INIT=16'h0B00;
LUT3 \core/n13359_s11  (
	.I0(\core/n13359_13 ),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.F(\core/n13359_17 )
);
defparam \core/n13359_s11 .INIT=8'h01;
LUT4 \core/n11492_s11  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n11448_3 ),
	.F(\core/n11492_18 )
);
defparam \core/n11492_s11 .INIT=16'h0200;
LUT4 \core/csr_mtval_31_s5  (
	.I0(\core/next_irq_pending [3]),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n11317_3 ),
	.F(\core/csr_mtval_31_11 )
);
defparam \core/csr_mtval_31_s5 .INIT=16'h0200;
LUT3 \core/csr_mcause_30_s6  (
	.I0(\core/next_irq_pending [2]),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.F(\core/csr_mcause_30_12 )
);
defparam \core/csr_mcause_30_s6 .INIT=8'h02;
LUT4 \core/n23294_s2  (
	.I0(\core/n15894_7 ),
	.I1(\core/n13359_8 ),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n23294_6 )
);
defparam \core/n23294_s2 .INIT=16'h000B;
LUT4 \core/n5767_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1952_12 ),
	.I2(\core/n1952_13 ),
	.I3(\core/n5714_4 ),
	.F(\core/n5767_11 )
);
defparam \core/n5767_s7 .INIT=16'h1000;
LUT4 \core/n5712_s9  (
	.I0(\core/n1860_9 ),
	.I1(\core/n5753_4 ),
	.I2(\core/n1952_12 ),
	.I3(\core/n1952_13 ),
	.F(\core/n5712_14 )
);
defparam \core/n5712_s9 .INIT=16'h0200;
LUT4 \core/n2208_s18  (
	.I0(\core/n5713_8 ),
	.I1(\core/n2208_18 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2208_23 )
);
defparam \core/n2208_s18 .INIT=16'h0700;
LUT4 \core/n5719_s4  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n5718_9 ),
	.F(\core/n5719_8 )
);
defparam \core/n5719_s4 .INIT=16'h2000;
LUT4 \core/n5714_s9  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [4]),
	.I3(\core/n2203_15 ),
	.F(\core/n5714_13 )
);
defparam \core/n5714_s9 .INIT=16'h0100;
LUT4 \core/n5766_s5  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [4]),
	.I3(\core/n5376_6 ),
	.F(\core/n5766_10 )
);
defparam \core/n5766_s5 .INIT=16'h0100;
LUT4 \core/n2204_s10  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched_10_5 ),
	.I3(\core/mem_rdata_latched_10_6 ),
	.F(\core/n2204_14 )
);
defparam \core/n2204_s10 .INIT=16'h8880;
LUT4 \core/n5768_s6  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched_10_5 ),
	.I3(\core/mem_rdata_latched_10_6 ),
	.F(\core/n5768_11 )
);
defparam \core/n5768_s6 .INIT=16'h4440;
LUT3 \core/n5707_s8  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_10_6 ),
	.I2(\core/n1864_4 ),
	.F(\core/n5707_13 )
);
defparam \core/n5707_s8 .INIT=8'hE0;
LUT3 \core/n2207_s19  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_10_6 ),
	.I2(\core/n5753_4 ),
	.F(\core/n2207_23 )
);
defparam \core/n2207_s19 .INIT=8'h01;
LUT4 \core/n5756_s1  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(\core/mem_rdata_latched_10_6 ),
	.I3(\core/n5416_5 ),
	.F(\core/n5756_5 )
);
defparam \core/n5756_s1 .INIT=16'hFCAA;
LUT4 \core/n2221_s12  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1952_14 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n5753_4 ),
	.F(\core/n2221_16 )
);
defparam \core/n2221_s12 .INIT=16'h0004;
LUT4 \core/n2212_s15  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n5753_4 ),
	.F(\core/n2212_20 )
);
defparam \core/n2212_s15 .INIT=16'h0006;
LUT3 \core/n2206_s14  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5753_4 ),
	.F(\core/n2206_18 )
);
defparam \core/n2206_s14 .INIT=8'h02;
LUT3 \core/n2203_s16  (
	.I0(\core/n1952_14 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5753_4 ),
	.F(\core/n2203_21 )
);
defparam \core/n2203_s16 .INIT=8'h02;
LUT3 \core/n5718_s6  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched_11_5 ),
	.I2(\core/mem_rdata_latched_11_6 ),
	.F(\core/n5718_11 )
);
defparam \core/n5718_s6 .INIT=8'h04;
LUT3 \core/n2204_s11  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched_11_5 ),
	.I2(\core/mem_rdata_latched_11_6 ),
	.F(\core/n2204_16 )
);
defparam \core/n2204_s11 .INIT=8'hA2;
LUT4 \core/n2203_s17  (
	.I0(\core/mem_rdata_latched_11_5 ),
	.I1(\core/mem_rdata_latched_11_6 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5753_4 ),
	.F(\core/n2203_23 )
);
defparam \core/n2203_s17 .INIT=16'h002F;
LUT4 \core/n5765_s8  (
	.I0(\core/n5332_4 ),
	.I1(\core/mem_rdata_latched_11_5 ),
	.I2(\core/mem_rdata_latched_11_6 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5765_13 )
);
defparam \core/n5765_s8 .INIT=16'hF700;
LUT4 \core/n5761_s1  (
	.I0(\core/mem_rdata_latched [24]),
	.I1(\core/mem_rdata_latched_11_5 ),
	.I2(\core/mem_rdata_latched_11_6 ),
	.I3(\core/n5416_5 ),
	.F(\core/n5761_5 )
);
defparam \core/n5761_s1 .INIT=16'hF3AA;
LUT4 \core/n5706_s7  (
	.I0(\core/n5706_4 ),
	.I1(\core/n5706_5 ),
	.I2(\core/mem_rdata_latched_11_5 ),
	.I3(\core/mem_rdata_latched_11_6 ),
	.F(\core/n5706_12 )
);
defparam \core/n5706_s7 .INIT=16'hEE0E;
LUT4 \core/n2210_s16  (
	.I0(\core/n5772_7 ),
	.I1(\core/n1952_12 ),
	.I2(\core/n1952_13 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2210_20 )
);
defparam \core/n2210_s16 .INIT=16'h8A00;
LUT4 \core/n5716_s7  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n2203_9 ),
	.F(\core/n5716_13 )
);
defparam \core/n5716_s7 .INIT=16'h0B00;
LUT4 \core/n2211_s17  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n5707_13 ),
	.F(\core/n2211_22 )
);
defparam \core/n2211_s17 .INIT=16'h0B00;
LUT4 \core/n15135_s16  (
	.I0(mem_rdata[16]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15135_21 )
);
defparam \core/n15135_s16 .INIT=16'h0200;
LUT4 \core/n15134_s17  (
	.I0(mem_rdata[17]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15134_22 )
);
defparam \core/n15134_s17 .INIT=16'h0200;
LUT4 \core/n15131_s16  (
	.I0(mem_rdata[20]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15131_21 )
);
defparam \core/n15131_s16 .INIT=16'h0200;
LUT4 \core/n15130_s16  (
	.I0(mem_rdata[21]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15130_21 )
);
defparam \core/n15130_s16 .INIT=16'h0200;
LUT4 \core/n15129_s16  (
	.I0(mem_rdata[22]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15129_21 )
);
defparam \core/n15129_s16 .INIT=16'h0200;
LUT4 \core/n15128_s16  (
	.I0(mem_rdata[23]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15128_21 )
);
defparam \core/n15128_s16 .INIT=16'h0200;
LUT4 \core/n15127_s16  (
	.I0(mem_rdata[24]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15127_21 )
);
defparam \core/n15127_s16 .INIT=16'h0200;
LUT4 \core/n15123_s16  (
	.I0(mem_rdata[28]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15123_21 )
);
defparam \core/n15123_s16 .INIT=16'h0200;
LUT4 \core/n15122_s16  (
	.I0(mem_rdata[29]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15122_21 )
);
defparam \core/n15122_s16 .INIT=16'h0200;
LUT4 \core/n15121_s16  (
	.I0(mem_rdata[30]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15121_21 )
);
defparam \core/n15121_s16 .INIT=16'h0200;
LUT4 \core/n15120_s20  (
	.I0(mem_rdata[31]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/latched_is_lu ),
	.F(\core/n15120_26 )
);
defparam \core/n15120_s20 .INIT=16'h0200;
LUT4 \core/n2214_s10  (
	.I0(\core/n2214_7 ),
	.I1(\core/n2212_10 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2214_15 )
);
defparam \core/n2214_s10 .INIT=16'h000E;
LUT4 \core/n2213_s10  (
	.I0(\core/n2213_8 ),
	.I1(\core/n2212_10 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2213_15 )
);
defparam \core/n2213_s10 .INIT=16'h000E;
LUT4 \core/n2206_s15  (
	.I0(\core/n5713_8 ),
	.I1(\core/n2206_15 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2206_20 )
);
defparam \core/n2206_s15 .INIT=16'h000B;
LUT4 \core/n5710_s9  (
	.I0(\core/n2212_10 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5710_14 )
);
defparam \core/n5710_s9 .INIT=16'h0007;
LUT4 \core/n5709_s3  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2212_10 ),
	.F(\core/n5709_7 )
);
defparam \core/n5709_s3 .INIT=16'h0200;
LUT4 \core/n5708_s6  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2212_10 ),
	.F(\core/n5708_10 )
);
defparam \core/n5708_s6 .INIT=16'h0200;
LUT3 \core/n2203_s18  (
	.I0(\core/n2203_8 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n2203_25 )
);
defparam \core/n2203_s18 .INIT=8'h01;
LUT4 \core/n2221_s14  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2221_20 )
);
defparam \core/n2221_s14 .INIT=16'h000B;
LUT4 \core/n5707_s10  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5707_17 )
);
defparam \core/n5707_s10 .INIT=16'h000B;
LUT4 \core/n5715_s7  (
	.I0(\core/n5753_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5713_8 ),
	.F(\core/n5715_11 )
);
defparam \core/n5715_s7 .INIT=16'hF044;
LUT4 \core/mem_rdata_latched_21_s16  (
	.I0(mem_ready_128),
	.I1(mem_ready_129),
	.I2(memory_0_14),
	.I3(mem_rdata_24_20),
	.F(\core/mem_rdata_latched_21_20 )
);
defparam \core/mem_rdata_latched_21_s16 .INIT=16'h1000;
LUT4 \core/mem_rdata_latched_29_s13  (
	.I0(\core/mem_rdata_latched_29_11 ),
	.I1(mem_ready_128),
	.I2(mem_ready_129),
	.I3(\core/mem_rdata_latched_29_12 ),
	.F(\core/mem_rdata_latched_29_17 )
);
defparam \core/mem_rdata_latched_29_s13 .INIT=16'h5700;
LUT4 \core/n5710_s10  (
	.I0(\core/n5771_6 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5710_16 )
);
defparam \core/n5710_s10 .INIT=16'h0700;
LUT4 \core/n2214_s11  (
	.I0(\core/n2214_7 ),
	.I1(\core/n2211_8 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2214_17 )
);
defparam \core/n2214_s11 .INIT=16'h0E00;
LUT4 \core/n2213_s11  (
	.I0(\core/n2213_8 ),
	.I1(\core/n2211_8 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2213_17 )
);
defparam \core/n2213_s11 .INIT=16'h0E00;
LUT3 \core/n2210_s17  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [0]),
	.F(\core/n2210_22 )
);
defparam \core/n2210_s17 .INIT=8'h20;
LUT4 \core/n2205_s10  (
	.I0(\core/n2203_13 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2205_14 )
);
defparam \core/n2205_s10 .INIT=16'h0B00;
LUT3 \core/n1860_s5  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [0]),
	.F(\core/n1860_9 )
);
defparam \core/n1860_s5 .INIT=8'h20;
LUT4 \core/n2220_s7  (
	.I0(\core/n5771_6 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n2203_25 ),
	.F(\core/n2220_11 )
);
defparam \core/n2220_s7 .INIT=16'h00DF;
LUT4 \core/n2206_s16  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2206_10 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2206_22 )
);
defparam \core/n2206_s16 .INIT=16'h0100;
LUT4 \core/n5771_s4  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5771_6 ),
	.I3(\core/n5306_3 ),
	.F(\core/n5771_8 )
);
defparam \core/n5771_s4 .INIT=16'h4000;
LUT4 \core/n2209_s13  (
	.I0(\core/n2209_14 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n1952_12 ),
	.I3(\core/n1952_13 ),
	.F(\core/n2209_17 )
);
defparam \core/n2209_s13 .INIT=16'hC5CC;
LUT4 \core/n2207_s20  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5772_7 ),
	.I3(\core/n5753_4 ),
	.F(\core/n2207_25 )
);
defparam \core/n2207_s20 .INIT=16'hF400;
LUT4 \core/n2207_s21  (
	.I0(\core/n2207_9 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n1952_12 ),
	.I3(\core/n1952_13 ),
	.F(\core/n2207_27 )
);
defparam \core/n2207_s21 .INIT=16'hCACC;
LUT4 \core/n2207_s22  (
	.I0(\core/n1864_4 ),
	.I1(\core/n2203_23 ),
	.I2(\core/n1952_12 ),
	.I3(\core/n1952_13 ),
	.F(\core/n2207_29 )
);
defparam \core/n2207_s22 .INIT=16'h0100;
LUT3 \core/n5772_s9  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/n5753_4 ),
	.F(\core/n5772_14 )
);
defparam \core/n5772_s9 .INIT=8'hB0;
LUT4 \core/n5752_s2  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5416_5 ),
	.F(\core/n5752_6 )
);
defparam \core/n5752_s2 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_2_s19  (
	.I0(mem_rdata_132[2]),
	.I1(mem_ready_128),
	.I2(mem_ready),
	.I3(mem_ready_127),
	.F(\core/mem_rdata_latched_2_23 )
);
defparam \core/mem_rdata_latched_2_s19 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_22_s14  (
	.I0(mem_rdata_132[6]),
	.I1(mem_ready_128),
	.I2(mem_ready),
	.I3(mem_ready_127),
	.F(\core/mem_rdata_latched_22_18 )
);
defparam \core/mem_rdata_latched_22_s14 .INIT=16'h0007;
LUT4 \core/mem_rdata_latched_30_s13  (
	.I0(mem_ready),
	.I1(mem_ready_127),
	.I2(\core/mem_rdata_latched_30_11 ),
	.I3(\core/mem_rdata_latched_30_10 ),
	.F(\core/mem_rdata_latched_30_19 )
);
defparam \core/mem_rdata_latched_30_s13 .INIT=16'hEF00;
LUT4 \core/next_irq_pending_2_s4  (
	.I0(\core/irq_mask [2]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(n624_5),
	.F(\core/next_irq_pending_2_10 )
);
defparam \core/next_irq_pending_2_s4 .INIT=16'hFF40;
LUT4 \core/n15009_s2  (
	.I0(irq_to_core[4]),
	.I1(\core/next_irq_pending [4]),
	.I2(\core/irq_state [1]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15009_7 )
);
defparam \core/n15009_s2 .INIT=16'h0EEE;
LUT3 \core/n5376_s7  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_16bit_buffer [2]),
	.F(\core/n5376_12 )
);
defparam \core/n5376_s7 .INIT=8'hE0;
LUT4 \core/n5376_s8  (
	.I0(\core/mem_rdata_latched_2_5 ),
	.I1(\core/mem_rdata_latched_2_6 ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_5_9 ),
	.F(\core/n5376_14 )
);
defparam \core/n5376_s8 .INIT=16'h0001;
LUT3 \core/n5757_s6  (
	.I0(\core/mem_16bit_buffer [9]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/n5757_10 )
);
defparam \core/n5757_s6 .INIT=8'h54;
LUT3 \core/n5753_s9  (
	.I0(\core/mem_16bit_buffer [13]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/n5753_14 )
);
defparam \core/n5753_s9 .INIT=8'h54;
LUT3 \core/n2227_s8  (
	.I0(\core/mem_16bit_buffer [7]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/n2227_12 )
);
defparam \core/n2227_s8 .INIT=8'h54;
LUT3 \core/n1864_s7  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_16bit_buffer [15]),
	.F(\core/n1864_11 )
);
defparam \core/n1864_s7 .INIT=8'hE0;
LUT3 \core/mem_rdata_latched_4_s7  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_16bit_buffer [4]),
	.F(\core/mem_rdata_latched_4_11 )
);
defparam \core/mem_rdata_latched_4_s7 .INIT=8'hE0;
LUT3 \core/mem_rdata_latched_10_s8  (
	.I0(\core/mem_16bit_buffer [10]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/mem_rdata_latched_10_12 )
);
defparam \core/mem_rdata_latched_10_s8 .INIT=8'h54;
LUT4 \core/mem_rdata_latched_10_s9  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_16bit_buffer [10]),
	.I3(mem_rdata_26_6),
	.F(\core/mem_rdata_latched_10_14 )
);
defparam \core/mem_rdata_latched_10_s9 .INIT=16'hF100;
LUT3 \core/mem_rdata_latched_0_s21  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_rdata_latched_5_9 ),
	.I2(\core/mem_16bit_buffer [0]),
	.F(\core/mem_rdata_latched_0_25 )
);
defparam \core/mem_rdata_latched_0_s21 .INIT=8'hE0;
LUT3 \core/mem_rdata_latched_1_s7  (
	.I0(\core/mem_16bit_buffer [1]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/mem_rdata_latched_1_11 )
);
defparam \core/mem_rdata_latched_1_s7 .INIT=8'h54;
LUT3 \core/mem_rdata_latched_6_s8  (
	.I0(\core/mem_16bit_buffer [6]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/mem_rdata_latched_6_12 )
);
defparam \core/mem_rdata_latched_6_s8 .INIT=8'h54;
LUT3 \core/mem_rdata_latched_12_s7  (
	.I0(\core/mem_16bit_buffer [12]),
	.I1(\core/mem_la_secondword ),
	.I2(\core/mem_rdata_latched_5_9 ),
	.F(\core/mem_rdata_latched_12_11 )
);
defparam \core/mem_rdata_latched_12_s7 .INIT=8'h54;
LUT4 \core/cpuregs_wrdata_0_s9  (
	.I0(\core/cpuregs_wrdata_0_10 ),
	.I1(\core/latched_branch ),
	.I2(\core/latched_store ),
	.I3(\core/cpuregs_wrdata_0_11 ),
	.F(\core/cpuregs_wrdata [0])
);
defparam \core/cpuregs_wrdata_0_s9 .INIT=16'h20FF;
LUT4 \core/alu_out_0_s38  (
	.I0(\core/instr_and ),
	.I1(\core/instr_andi ),
	.I2(\core/reg_op1 [0]),
	.I3(\core/alu_out_31_17 ),
	.F(\core/alu_out_0_43 )
);
defparam \core/alu_out_0_s38 .INIT=16'h1F00;
LUT4 \core/n12411_s1  (
	.I0(\core/cpuregs_rs1 [0]),
	.I1(\core/timer [0]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12411_5 )
);
defparam \core/n12411_s1 .INIT=16'hA333;
LUT4 \core/n12395_s2  (
	.I0(\core/n12395_4 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12395_6 )
);
defparam \core/n12395_s2 .INIT=16'hC555;
LUT3 \core/n5750_s2  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1863_4 ),
	.F(\core/n5750_6 )
);
defparam \core/n5750_s2 .INIT=8'h08;
LUT3 \core/n5748_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5748_6 )
);
defparam \core/n5748_s2 .INIT=8'h15;
LUT3 \core/n5747_s3  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n5747_7 )
);
defparam \core/n5747_s3 .INIT=8'h70;
LUT3 \core/n5722_s2  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [20]),
	.F(\core/n5722_6 )
);
defparam \core/n5722_s2 .INIT=8'h80;
LUT3 \core/n5713_s9  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1861_4 ),
	.F(\core/n5713_14 )
);
defparam \core/n5713_s9 .INIT=8'h08;
LUT3 \core/n5376_s9  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n5376_6 ),
	.F(\core/n5376_16 )
);
defparam \core/n5376_s9 .INIT=8'h80;
LUT3 \core/n5324_s5  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [2]),
	.F(\core/n5324_10 )
);
defparam \core/n5324_s5 .INIT=8'h80;
LUT4 \core/n5766_s6  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n5766_10 ),
	.I3(\core/n5766_8 ),
	.F(\core/n5766_12 )
);
defparam \core/n5766_s6 .INIT=16'hFF80;
LUT4 \core/n5764_s1  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5764_5 )
);
defparam \core/n5764_s1 .INIT=16'hACCC;
LUT4 \core/n5763_s1  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5763_5 )
);
defparam \core/n5763_s1 .INIT=16'hACCC;
LUT4 \core/n5762_s1  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5762_5 )
);
defparam \core/n5762_s1 .INIT=16'hACCC;
LUT4 \core/n5760_s1  (
	.I0(\core/mem_rdata_latched [25]),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5760_5 )
);
defparam \core/n5760_s1 .INIT=16'hACCC;
LUT4 \core/n5759_s1  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/n2227_6 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5759_5 )
);
defparam \core/n5759_s1 .INIT=16'hACCC;
LUT4 \core/n5758_s1  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5758_5 )
);
defparam \core/n5758_s1 .INIT=16'hACCC;
LUT4 \core/n5757_s7  (
	.I0(\core/mem_rdata_latched [28]),
	.I1(\core/n5757_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5757_12 )
);
defparam \core/n5757_s7 .INIT=16'hACCC;
LUT4 \core/n5755_s1  (
	.I0(\core/mem_rdata_latched [30]),
	.I1(\core/n2226_9 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5755_5 )
);
defparam \core/n5755_s1 .INIT=16'hACCC;
LUT4 \core/n5753_s10  (
	.I0(\core/n5753_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5753_16 )
);
defparam \core/n5753_s10 .INIT=16'hACCC;
LUT4 \core/n5749_s1  (
	.I0(\core/n1862_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5749_5 )
);
defparam \core/n5749_s1 .INIT=16'hACCC;
LUT4 \core/n5735_s1  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5735_5 )
);
defparam \core/n5735_s1 .INIT=16'hACCC;
LUT4 \core/n5718_s7  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [24]),
	.I3(\core/n5718_4 ),
	.F(\core/n5718_13 )
);
defparam \core/n5718_s7 .INIT=16'hFF80;
LUT4 \core/n15457_s14  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrc ),
	.I2(\core/instr_csrrsi ),
	.I3(\core/instr_csrrci ),
	.F(\core/n15457_20 )
);
defparam \core/n15457_s14 .INIT=16'h0001;
LUT4 \core/mem_la_addr_2_s1  (
	.I0(\core/n1608_1 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [2])
);
defparam \core/mem_la_addr_2_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_3_s1  (
	.I0(\core/n1607_1 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [3])
);
defparam \core/mem_la_addr_3_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_4_s1  (
	.I0(\core/n1606_1 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [4])
);
defparam \core/mem_la_addr_4_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_5_s1  (
	.I0(\core/n1605_1 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [5])
);
defparam \core/mem_la_addr_5_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_6_s1  (
	.I0(\core/n1604_1 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [6])
);
defparam \core/mem_la_addr_6_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_7_s1  (
	.I0(\core/n1603_1 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [7])
);
defparam \core/mem_la_addr_7_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_8_s1  (
	.I0(\core/n1602_1 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [8])
);
defparam \core/mem_la_addr_8_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_9_s1  (
	.I0(\core/n1601_1 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [9])
);
defparam \core/mem_la_addr_9_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_10_s1  (
	.I0(\core/n1600_1 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [10])
);
defparam \core/mem_la_addr_10_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_11_s1  (
	.I0(\core/n1599_1 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [11])
);
defparam \core/mem_la_addr_11_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_12_s1  (
	.I0(\core/n1598_1 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [12])
);
defparam \core/mem_la_addr_12_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_13_s1  (
	.I0(\core/n1597_1 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [13])
);
defparam \core/mem_la_addr_13_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_14_s1  (
	.I0(\core/n1596_1 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [14])
);
defparam \core/mem_la_addr_14_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_15_s1  (
	.I0(\core/n1595_1 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [15])
);
defparam \core/mem_la_addr_15_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_16_s1  (
	.I0(\core/n1594_1 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [16])
);
defparam \core/mem_la_addr_16_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_17_s1  (
	.I0(\core/n1593_1 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [17])
);
defparam \core/mem_la_addr_17_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_18_s1  (
	.I0(\core/n1592_1 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [18])
);
defparam \core/mem_la_addr_18_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_19_s1  (
	.I0(\core/n1591_1 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [19])
);
defparam \core/mem_la_addr_19_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_20_s1  (
	.I0(\core/n1590_1 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [20])
);
defparam \core/mem_la_addr_20_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_21_s1  (
	.I0(\core/n1589_1 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [21])
);
defparam \core/mem_la_addr_21_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_22_s1  (
	.I0(\core/n1588_1 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [22])
);
defparam \core/mem_la_addr_22_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_23_s1  (
	.I0(\core/n1587_1 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [23])
);
defparam \core/mem_la_addr_23_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_24_s1  (
	.I0(\core/n1586_1 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [24])
);
defparam \core/mem_la_addr_24_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_25_s1  (
	.I0(\core/n1585_1 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [25])
);
defparam \core/mem_la_addr_25_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_26_s1  (
	.I0(\core/n1584_1 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [26])
);
defparam \core/mem_la_addr_26_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_27_s1  (
	.I0(\core/n1583_1 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [27])
);
defparam \core/mem_la_addr_27_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_28_s1  (
	.I0(\core/n1582_1 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [28])
);
defparam \core/mem_la_addr_28_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_29_s1  (
	.I0(\core/n1581_1 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [29])
);
defparam \core/mem_la_addr_29_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_30_s1  (
	.I0(\core/n1580_1 ),
	.I1(\core/reg_op1 [30]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [30])
);
defparam \core/mem_la_addr_30_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_addr_31_s1  (
	.I0(\core/n1579_1 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [31])
);
defparam \core/mem_la_addr_31_s1 .INIT=16'hAAAC;
LUT4 \core/mem_la_firstword_s3  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/mem_do_rinst ),
	.I3(\core/mem_la_firstword_5 ),
	.F(\core/mem_la_firstword )
);
defparam \core/mem_la_firstword_s3 .INIT=16'h0054;
LUT4 \core/next_pc_2_s1  (
	.I0(\core/reg_out [2]),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [2])
);
defparam \core/next_pc_2_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_3_s1  (
	.I0(\core/reg_out [3]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [3])
);
defparam \core/next_pc_3_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_4_s1  (
	.I0(\core/reg_out [4]),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [4])
);
defparam \core/next_pc_4_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_5_s1  (
	.I0(\core/reg_out [5]),
	.I1(\core/reg_next_pc [5]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [5])
);
defparam \core/next_pc_5_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_6_s1  (
	.I0(\core/reg_out [6]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [6])
);
defparam \core/next_pc_6_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_7_s1  (
	.I0(\core/reg_out [7]),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [7])
);
defparam \core/next_pc_7_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_8_s1  (
	.I0(\core/reg_out [8]),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [8])
);
defparam \core/next_pc_8_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_9_s1  (
	.I0(\core/reg_out [9]),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [9])
);
defparam \core/next_pc_9_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_10_s1  (
	.I0(\core/reg_out [10]),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [10])
);
defparam \core/next_pc_10_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_11_s1  (
	.I0(\core/reg_out [11]),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [11])
);
defparam \core/next_pc_11_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_12_s1  (
	.I0(\core/reg_out [12]),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [12])
);
defparam \core/next_pc_12_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_13_s1  (
	.I0(\core/reg_out [13]),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [13])
);
defparam \core/next_pc_13_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_14_s1  (
	.I0(\core/reg_out [14]),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [14])
);
defparam \core/next_pc_14_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_15_s1  (
	.I0(\core/reg_out [15]),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [15])
);
defparam \core/next_pc_15_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_16_s1  (
	.I0(\core/reg_out [16]),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [16])
);
defparam \core/next_pc_16_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_17_s1  (
	.I0(\core/reg_out [17]),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [17])
);
defparam \core/next_pc_17_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_18_s1  (
	.I0(\core/reg_out [18]),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [18])
);
defparam \core/next_pc_18_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_19_s1  (
	.I0(\core/reg_out [19]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [19])
);
defparam \core/next_pc_19_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_20_s1  (
	.I0(\core/reg_out [20]),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [20])
);
defparam \core/next_pc_20_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_21_s1  (
	.I0(\core/reg_out [21]),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [21])
);
defparam \core/next_pc_21_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_22_s1  (
	.I0(\core/reg_out [22]),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [22])
);
defparam \core/next_pc_22_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_23_s1  (
	.I0(\core/reg_out [23]),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [23])
);
defparam \core/next_pc_23_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_24_s1  (
	.I0(\core/reg_out [24]),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [24])
);
defparam \core/next_pc_24_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_25_s1  (
	.I0(\core/reg_out [25]),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [25])
);
defparam \core/next_pc_25_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_26_s1  (
	.I0(\core/reg_out [26]),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [26])
);
defparam \core/next_pc_26_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_27_s1  (
	.I0(\core/reg_out [27]),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [27])
);
defparam \core/next_pc_27_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_28_s1  (
	.I0(\core/reg_out [28]),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [28])
);
defparam \core/next_pc_28_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_29_s1  (
	.I0(\core/reg_out [29]),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [29])
);
defparam \core/next_pc_29_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_30_s1  (
	.I0(\core/reg_out [30]),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [30])
);
defparam \core/next_pc_30_s1 .INIT=16'hACCC;
LUT4 \core/next_pc_31_s2  (
	.I0(\core/reg_out [31]),
	.I1(\core/reg_next_pc [31]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/next_pc [31])
);
defparam \core/next_pc_31_s2 .INIT=16'hACCC;
LUT4 \core/n15235_s18  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15235_24 )
);
defparam \core/n15235_s18 .INIT=16'hAAAC;
LUT4 \core/n15233_s18  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15233_24 )
);
defparam \core/n15233_s18 .INIT=16'hAAAC;
LUT4 \core/n15231_s18  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15231_24 )
);
defparam \core/n15231_s18 .INIT=16'hAAAC;
LUT4 \core/n15235_s19  (
	.I0(\core/instr_sll ),
	.I1(\core/instr_slli ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/n15229_22 ),
	.F(\core/n15235_26 )
);
defparam \core/n15235_s19 .INIT=16'h001F;
LUT4 \core/n15233_s19  (
	.I0(\core/instr_sll ),
	.I1(\core/instr_slli ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/n15229_22 ),
	.F(\core/n15233_26 )
);
defparam \core/n15233_s19 .INIT=16'h001F;
LUT4 \core/n15231_s19  (
	.I0(\core/instr_sll ),
	.I1(\core/instr_slli ),
	.I2(\core/reg_op1 [26]),
	.I3(\core/n15229_22 ),
	.F(\core/n15231_26 )
);
defparam \core/n15231_s19 .INIT=16'h001F;
LUT4 \core/n14556_s2  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14364_4 )
);
defparam \core/n14556_s2 .INIT=16'hCCCA;
LUT4 \core/n14557_s2  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14366_4 )
);
defparam \core/n14557_s2 .INIT=16'hCCCA;
LUT4 \core/n14558_s2  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14368_4 )
);
defparam \core/n14558_s2 .INIT=16'hCCCA;
LUT4 \core/n14559_s2  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14370_4 )
);
defparam \core/n14559_s2 .INIT=16'hCCCA;
LUT4 \core/n14560_s2  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14372_4 )
);
defparam \core/n14560_s2 .INIT=16'hCCCA;
LUT4 \core/n14561_s2  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14374_4 )
);
defparam \core/n14561_s2 .INIT=16'hCCCA;
LUT4 \core/n14562_s2  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14376_4 )
);
defparam \core/n14562_s2 .INIT=16'hCCCA;
LUT4 \core/n14563_s2  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14378_4 )
);
defparam \core/n14563_s2 .INIT=16'hCCCA;
LUT4 \core/n14564_s2  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14380_4 )
);
defparam \core/n14564_s2 .INIT=16'hCCCA;
LUT4 \core/n14565_s2  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14382_4 )
);
defparam \core/n14565_s2 .INIT=16'hCCCA;
LUT4 \core/n14566_s2  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14384_4 )
);
defparam \core/n14566_s2 .INIT=16'hCCCA;
LUT4 \core/n14567_s2  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14386_4 )
);
defparam \core/n14567_s2 .INIT=16'hCCCA;
LUT4 \core/n14568_s2  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14388_4 )
);
defparam \core/n14568_s2 .INIT=16'hCCCA;
LUT4 \core/n14569_s2  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14390_4 )
);
defparam \core/n14569_s2 .INIT=16'hCCCA;
LUT4 \core/n14570_s2  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14392_4 )
);
defparam \core/n14570_s2 .INIT=16'hCCCA;
LUT4 \core/n14571_s2  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14394_4 )
);
defparam \core/n14571_s2 .INIT=16'hCCCA;
LUT4 \core/n14572_s2  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14396_4 )
);
defparam \core/n14572_s2 .INIT=16'hCCCA;
LUT4 \core/n14573_s2  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14398_4 )
);
defparam \core/n14573_s2 .INIT=16'hCCCA;
LUT4 \core/n14574_s2  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14400_4 )
);
defparam \core/n14574_s2 .INIT=16'hCCCA;
LUT4 \core/n14575_s2  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14402_4 )
);
defparam \core/n14575_s2 .INIT=16'hCCCA;
LUT4 \core/n14576_s2  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14404_4 )
);
defparam \core/n14576_s2 .INIT=16'hCCCA;
LUT4 \core/n14577_s2  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14406_4 )
);
defparam \core/n14577_s2 .INIT=16'hCCCA;
LUT4 \core/n14578_s2  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14408_4 )
);
defparam \core/n14578_s2 .INIT=16'hCCCA;
LUT4 \core/n14579_s2  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14410_4 )
);
defparam \core/n14579_s2 .INIT=16'hCCCA;
LUT4 \core/n14556_s1  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14464_4 )
);
defparam \core/n14556_s1 .INIT=16'hCCCA;
LUT4 \core/n14557_s1  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14466_4 )
);
defparam \core/n14557_s1 .INIT=16'hCCCA;
LUT4 \core/n14558_s1  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14468_4 )
);
defparam \core/n14558_s1 .INIT=16'hCCCA;
LUT4 \core/n14559_s1  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14470_4 )
);
defparam \core/n14559_s1 .INIT=16'hCCCA;
LUT4 \core/n14560_s1  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14472_4 )
);
defparam \core/n14560_s1 .INIT=16'hCCCA;
LUT4 \core/n14561_s1  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14474_4 )
);
defparam \core/n14561_s1 .INIT=16'hCCCA;
LUT4 \core/n14562_s1  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14476_4 )
);
defparam \core/n14562_s1 .INIT=16'hCCCA;
LUT4 \core/n14563_s1  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14478_4 )
);
defparam \core/n14563_s1 .INIT=16'hCCCA;
LUT4 \core/n14564_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14480_4 )
);
defparam \core/n14564_s1 .INIT=16'hCCCA;
LUT4 \core/n14565_s1  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14482_4 )
);
defparam \core/n14565_s1 .INIT=16'hCCCA;
LUT4 \core/n14566_s1  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14484_4 )
);
defparam \core/n14566_s1 .INIT=16'hCCCA;
LUT4 \core/n14567_s1  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14486_4 )
);
defparam \core/n14567_s1 .INIT=16'hCCCA;
LUT4 \core/n14568_s1  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14488_4 )
);
defparam \core/n14568_s1 .INIT=16'hCCCA;
LUT4 \core/n14569_s1  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14490_4 )
);
defparam \core/n14569_s1 .INIT=16'hCCCA;
LUT4 \core/n14570_s1  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14492_4 )
);
defparam \core/n14570_s1 .INIT=16'hCCCA;
LUT4 \core/n14571_s1  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14494_4 )
);
defparam \core/n14571_s1 .INIT=16'hCCCA;
LUT4 \core/n14572_s1  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14496_4 )
);
defparam \core/n14572_s1 .INIT=16'hCCCA;
LUT4 \core/n14573_s1  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14498_4 )
);
defparam \core/n14573_s1 .INIT=16'hCCCA;
LUT4 \core/n14574_s1  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14500_4 )
);
defparam \core/n14574_s1 .INIT=16'hCCCA;
LUT4 \core/n14575_s1  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14502_4 )
);
defparam \core/n14575_s1 .INIT=16'hCCCA;
LUT4 \core/n14576_s1  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14504_4 )
);
defparam \core/n14576_s1 .INIT=16'hCCCA;
LUT4 \core/n14577_s1  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14506_4 )
);
defparam \core/n14577_s1 .INIT=16'hCCCA;
LUT4 \core/n14578_s1  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14508_4 )
);
defparam \core/n14578_s1 .INIT=16'hCCCA;
LUT4 \core/n14579_s1  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14510_4 )
);
defparam \core/n14579_s1 .INIT=16'hCCCA;
LUT4 \core/cpuregs_rs1_0_s7  (
	.I0(\core/decoded_rs1 [3]),
	.I1(\core/decoded_rs2 [3]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/decoded_rs [2]),
	.F(\core/cpuregs_rs1_0_12 )
);
defparam \core/cpuregs_rs1_0_s7 .INIT=16'h0035;
LUT4 \core/mem_rdata_q_11_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/n2226_10 ),
	.F(\core/mem_rdata_q_11_12 )
);
defparam \core/mem_rdata_q_11_s6 .INIT=16'hFFFE;
LUT4 \core/mem_rdata_q_19_s4  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_6 ),
	.I3(\core/n1860_5 ),
	.F(\core/mem_rdata_q_19_10 )
);
defparam \core/mem_rdata_q_19_s4 .INIT=16'hFFFE;
LUT4 \core/n5711_s3  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_do_rinst ),
	.I3(\core/n5306_4 ),
	.F(\core/n5711_8 )
);
defparam \core/n5711_s3 .INIT=16'h7000;
LUT3 \core/n5769_s5  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/n5306_4 ),
	.I2(\core/n5769_8 ),
	.F(\core/n5769_10 )
);
defparam \core/n5769_s5 .INIT=8'h80;
LUT4 \core/n16058_s6  (
	.I0(\core/n16058_4 ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n5306_4 ),
	.I3(\core/n15559_12 ),
	.F(\core/n16058_12 )
);
defparam \core/n16058_s6 .INIT=16'hFF40;
LUT4 \core/n20927_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/decoder_pseudo_trigger ),
	.I3(\core/decoder_trigger ),
	.F(\core/n20927_7 )
);
defparam \core/n20927_s2 .INIT=16'h7F77;
LUT3 \core/n5306_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/n1952_16 ),
	.F(\core/n5306_7 )
);
defparam \core/n5306_s3 .INIT=8'h08;
LUT4 \core/n23253_s2  (
	.I0(\core/irq_active ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/reg_pc [0]),
	.F(\core/n23253_6 )
);
defparam \core/n23253_s2 .INIT=16'h4000;
LUT4 \core/n23285_s5  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/reg_pc [0]),
	.I3(\core/mem_do_rinst ),
	.F(\core/n23285_10 )
);
defparam \core/n23285_s5 .INIT=16'h8000;
LUT4 \core/reg_op2_31_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(resetn_in_d),
	.I3(rstdly[15]),
	.F(\core/reg_op2_31_8 )
);
defparam \core/reg_op2_31_s3 .INIT=16'hE000;
LUT4 \core/n12110_s2  (
	.I0(\core/pcpi_wait ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/pcpi_valid ),
	.F(\core/n12110_6 )
);
defparam \core/n12110_s2 .INIT=16'hBFFF;
LUT3 \core/n16146_s1  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/n5306_4 ),
	.F(\core/n16146_5 )
);
defparam \core/n16146_s1 .INIT=8'hF7;
LUT3 \core/n23291_s1  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/n23285_3 ),
	.F(\core/n23291_5 )
);
defparam \core/n23291_s1 .INIT=8'hF7;
LUT3 \core/n23109_s1  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n23109_5 )
);
defparam \core/n23109_s1 .INIT=8'h80;
LUT3 \core/n2306_s1  (
	.I0(\core/trap ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.F(\core/n2306_5 )
);
defparam \core/n2306_s1 .INIT=8'hBF;
LUT3 \core/mem_la_read_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/mem_la_read_4 ),
	.F(\core/mem_la_read )
);
defparam \core/mem_la_read_s3 .INIT=8'h08;
LUT4 \core/n11464_s10  (
	.I0(\core/n11530_6 ),
	.I1(reg_csr_set[31]),
	.I2(\core/n11492_18 ),
	.I3(\core/n11530_5 ),
	.F(\core/n11464_17 )
);
defparam \core/n11464_s10 .INIT=16'hD0DD;
LUT4 \core/n15223_s20  (
	.I0(\core/n23081_4 ),
	.I1(\core/n13920_7 ),
	.I2(\core/n15222_31 ),
	.I3(\core/n15838_7 ),
	.F(\core/n15223_25 )
);
defparam \core/n15223_s20 .INIT=16'h0007;
LUT4 \core/n15222_s23  (
	.I0(\core/n23081_4 ),
	.I1(\core/n13920_7 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15222_31 ),
	.F(\core/n15222_29 )
);
defparam \core/n15222_s23 .INIT=16'h007F;
LUT4 \core/n5312_s4  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5312_11 ),
	.F(\core/n5312_9 )
);
defparam \core/n5312_s4 .INIT=16'h2000;
LUT4 \core/n5317_s4  (
	.I0(\core/n5312_11 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched [6]),
	.I3(\core/mem_rdata_latched [5]),
	.F(\core/n5317_9 )
);
defparam \core/n5317_s4 .INIT=16'h0008;
LUT4 \core/n5765_s9  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5376_16 ),
	.F(\core/n5765_15 )
);
defparam \core/n5765_s9 .INIT=16'h0200;
LUT4 \core/n5748_s3  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1861_4 ),
	.I3(\core/n5748_6 ),
	.F(\core/n5748_8 )
);
defparam \core/n5748_s3 .INIT=16'h00F7;
LUT4 \core/n5754_s1  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [20]),
	.I3(\core/n5747_7 ),
	.F(\core/n5754_5 )
);
defparam \core/n5754_s1 .INIT=16'hFF80;
LUT4 \core/n5747_s5  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n1860_4 ),
	.I3(\core/n5747_7 ),
	.F(\core/n5747_11 )
);
defparam \core/n5747_s5 .INIT=16'hFF80;
LUT4 \core/n5712_s10  (
	.I0(\core/n5407_3 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n1860_4 ),
	.F(\core/n5712_16 )
);
defparam \core/n5712_s10 .INIT=16'h4000;
LUT4 \core/n5750_s3  (
	.I0(\core/n5750_6 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5750_8 )
);
defparam \core/n5750_s3 .INIT=16'h5444;
LUT4 \core/n5364_s1  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/n5407_5 ),
	.F(\core/n5364_5 )
);
defparam \core/n5364_s1 .INIT=16'h8000;
LUT4 \core/n5312_s5  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [2]),
	.F(\core/n5312_11 )
);
defparam \core/n5312_s5 .INIT=16'h4000;
LUT3 \core/n12396_s2  (
	.I0(\core/timer [14]),
	.I1(\core/n12401_7 ),
	.I2(\core/n12397_5 ),
	.F(\core/n12396_6 )
);
defparam \core/n12396_s2 .INIT=8'h40;
LUT4 \core/n2208_s19  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_10_6 ),
	.I2(\core/n5753_4 ),
	.I3(\core/n2208_12 ),
	.F(\core/n2208_25 )
);
defparam \core/n2208_s19 .INIT=16'hFE00;
LUT4 \core/n22885_s4  (
	.I0(\core/instr_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n23294_6 ),
	.F(\core/n22885_9 )
);
defparam \core/n22885_s4 .INIT=16'h4000;
LUT3 \core/n15102_s12  (
	.I0(\core/decoded_rd [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23294_6 ),
	.F(\core/n15102_19 )
);
defparam \core/n15102_s12 .INIT=8'h80;
LUT3 \core/n15100_s12  (
	.I0(\core/decoded_rd [2]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23294_6 ),
	.F(\core/n15100_19 )
);
defparam \core/n15100_s12 .INIT=8'h80;
LUT3 \core/n15098_s12  (
	.I0(\core/decoded_rd [3]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23294_6 ),
	.F(\core/n15098_19 )
);
defparam \core/n15098_s12 .INIT=8'h80;
LUT3 \core/n15096_s12  (
	.I0(\core/decoded_rd [4]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23294_6 ),
	.F(\core/n15096_19 )
);
defparam \core/n15096_s12 .INIT=8'h80;
LUT4 \core/n19645_s1  (
	.I0(\core/trap ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/n19519_6 ),
	.F(\core/n19645_5 )
);
defparam \core/n19645_s1 .INIT=16'h4000;
LUT4 \core/n12388_s2  (
	.I0(\core/n12394_4 ),
	.I1(\core/timer [17]),
	.I2(\core/timer [18]),
	.I3(\core/n12386_5 ),
	.F(\core/n12388_6 )
);
defparam \core/n12388_s2 .INIT=16'h0200;
LUT4 \core/n12391_s2  (
	.I0(\core/timer [19]),
	.I1(\core/n12394_4 ),
	.I2(\core/timer [17]),
	.I3(\core/timer [18]),
	.F(\core/n12391_6 )
);
defparam \core/n12391_s2 .INIT=16'h0004;
LUT4 \core/latched_compr_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n23294_6 ),
	.F(\core/latched_compr_8 )
);
defparam \core/latched_compr_s3 .INIT=16'h8000;
LUT4 \core/mem_do_prefetch_s6  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/mem_do_prefetch_10 ),
	.F(\core/mem_do_prefetch_12 )
);
defparam \core/mem_do_prefetch_s6 .INIT=16'h8000;
LUT4 \core/n15222_s24  (
	.I0(\core/n14352_24 ),
	.I1(\core/reg_sh [0]),
	.I2(\core/reg_sh [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15222_31 )
);
defparam \core/n15222_s24 .INIT=16'hFE00;
LUT4 \core/n15237_s16  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/n14352_24 ),
	.I2(\core/reg_sh [0]),
	.I3(\core/reg_sh [1]),
	.F(\core/n15237_21 )
);
defparam \core/n15237_s16 .INIT=16'h0002;
DFFS \core/pcpi_timeout_counter_0_s1  (
	.D(\core/n12078_11 ),
	.CLK(clk_in_d),
	.SET(\core/n12110_6 ),
	.Q(\core/pcpi_timeout_counter [0])
);
defparam \core/pcpi_timeout_counter_0_s1 .INIT=1'b1;
DFFR \core/csr_instreth_0_s1  (
	.D(\core/n12895_7 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/csr_instreth [0])
);
defparam \core/csr_instreth_0_s1 .INIT=1'b0;
DFFR \core/irq_state_1_s1  (
	.D(\core/n12669_8 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/irq_state [1])
);
defparam \core/irq_state_1_s1 .INIT=1'b0;
DFFR \core/irq_state_0_s1  (
	.D(\core/n15119_7 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/irq_state [0])
);
defparam \core/irq_state_0_s1 .INIT=1'b0;
LUT4 \core/n12078_s3  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n12078_11 )
);
defparam \core/n12078_s3 .INIT=16'h5554;
LUT4 \core/n12072_s2  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n12072_7 )
);
defparam \core/n12072_s2 .INIT=16'hFFFE;
LUT4 \core/n12895_s3  (
	.I0(\core/csr_instreth [0]),
	.I1(\core/n22885_9 ),
	.I2(\core/n22919_4 ),
	.I3(\core/n22919_5 ),
	.F(\core/n12895_7 )
);
defparam \core/n12895_s3 .INIT=16'h6AAA;
LUT3 \core/n22919_s11  (
	.I0(\core/n22885_9 ),
	.I1(\core/n22919_4 ),
	.I2(\core/n22919_5 ),
	.F(\core/n22919_15 )
);
defparam \core/n22919_s11 .INIT=8'h80;
LUT4 \core/n12669_s3  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(\core/n23294_6 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n12669_8 )
);
defparam \core/n12669_s3 .INIT=16'hA4AA;
LUT2 \core/n12669_s4  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.F(\core/n12669_10 )
);
defparam \core/n12669_s4 .INIT=4'h4;
LUT2 \core/n23294_s3  (
	.I0(\core/n23294_6 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n23294_9 )
);
defparam \core/n23294_s3 .INIT=4'h4;
LUT4 \core/n15119_s3  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(\core/n23294_6 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15119_7 )
);
defparam \core/n15119_s3 .INIT=16'hC1CC;
LUT2 \core/n15119_s4  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.F(\core/n15119_9 )
);
defparam \core/n15119_s4 .INIT=4'h1;
LUT4 \core/n15279_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [6]),
	.I3(\core/n15279_14 ),
	.F(\core/n15279_19 )
);
defparam \core/n15279_s14 .INIT=16'hB0FF;
LUT4 \core/n15273_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [9]),
	.I3(\core/n15273_14 ),
	.F(\core/n15273_19 )
);
defparam \core/n15273_s14 .INIT=16'hB0FF;
LUT4 \core/n15269_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [11]),
	.I3(\core/n15269_14 ),
	.F(\core/n15269_19 )
);
defparam \core/n15269_s14 .INIT=16'hB0FF;
LUT4 \core/n15267_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [12]),
	.I3(\core/n15267_14 ),
	.F(\core/n15267_19 )
);
defparam \core/n15267_s14 .INIT=16'hB0FF;
LUT4 \core/n15259_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/n15259_14 ),
	.F(\core/n15259_19 )
);
defparam \core/n15259_s14 .INIT=16'hB0FF;
LUT4 \core/n15253_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [19]),
	.I3(\core/n15253_14 ),
	.F(\core/n15253_19 )
);
defparam \core/n15253_s14 .INIT=16'hB0FF;
LUT4 \core/n15241_s14  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/n15241_14 ),
	.F(\core/n15241_19 )
);
defparam \core/n15241_s14 .INIT=16'hB0FF;
LUT4 \core/n15237_s17  (
	.I0(\core/n15237_21 ),
	.I1(\core/n15229_14 ),
	.I2(\core/reg_op1 [27]),
	.I3(\core/n15237_15 ),
	.F(\core/n15237_23 )
);
defparam \core/n15237_s17 .INIT=16'hB0FF;
INV \core/clear_prefetched_high_word_q_s3  (
	.I(\core/prefetched_high_word ),
	.O(\core/clear_prefetched_high_word_q_7 )
);
INV \core/mem_la_firstword_reg_s3  (
	.I(\core/last_mem_valid ),
	.O(\core/mem_la_firstword_reg_7 )
);
INV \core/instr_sub_3_s1  (
	.I(\core/instr_sub ),
	.O(\core/instr_sub_3_3 )
);
INV \core/n12147_s2  (
	.I(\core/csr_cycle [0]),
	.O(\core/n12147_5 )
);
INV \core/n12245_s2  (
	.I(\core/csr_cycleh [0]),
	.O(\core/n12245_5 )
);
INV \core/n12829_s2  (
	.I(\core/csr_instret [0]),
	.O(\core/n12829_5 )
);
DFFRE \core/pcpi_mul/rs1_32_s0  (
	.D(\core/reg_op1 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.RESET(\core/pcpi_mul/n300_4 ),
	.Q(\core/pcpi_mul/rs1 [32])
);
defparam \core/pcpi_mul/rs1_32_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_31_s0  (
	.D(\core/reg_op1 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [31])
);
defparam \core/pcpi_mul/rs1_31_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_30_s0  (
	.D(\core/reg_op1 [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [30])
);
defparam \core/pcpi_mul/rs1_30_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_29_s0  (
	.D(\core/reg_op1 [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [29])
);
defparam \core/pcpi_mul/rs1_29_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_28_s0  (
	.D(\core/reg_op1 [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [28])
);
defparam \core/pcpi_mul/rs1_28_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_27_s0  (
	.D(\core/reg_op1 [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [27])
);
defparam \core/pcpi_mul/rs1_27_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_26_s0  (
	.D(\core/reg_op1 [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [26])
);
defparam \core/pcpi_mul/rs1_26_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_25_s0  (
	.D(\core/reg_op1 [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [25])
);
defparam \core/pcpi_mul/rs1_25_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_24_s0  (
	.D(\core/reg_op1 [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [24])
);
defparam \core/pcpi_mul/rs1_24_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_23_s0  (
	.D(\core/reg_op1 [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [23])
);
defparam \core/pcpi_mul/rs1_23_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_22_s0  (
	.D(\core/reg_op1 [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [22])
);
defparam \core/pcpi_mul/rs1_22_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_21_s0  (
	.D(\core/reg_op1 [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [21])
);
defparam \core/pcpi_mul/rs1_21_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_20_s0  (
	.D(\core/reg_op1 [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [20])
);
defparam \core/pcpi_mul/rs1_20_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_19_s0  (
	.D(\core/reg_op1 [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [19])
);
defparam \core/pcpi_mul/rs1_19_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_18_s0  (
	.D(\core/reg_op1 [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [18])
);
defparam \core/pcpi_mul/rs1_18_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_17_s0  (
	.D(\core/reg_op1 [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [17])
);
defparam \core/pcpi_mul/rs1_17_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_16_s0  (
	.D(\core/reg_op1 [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [16])
);
defparam \core/pcpi_mul/rs1_16_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_15_s0  (
	.D(\core/reg_op1 [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [15])
);
defparam \core/pcpi_mul/rs1_15_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_14_s0  (
	.D(\core/reg_op1 [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [14])
);
defparam \core/pcpi_mul/rs1_14_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_13_s0  (
	.D(\core/reg_op1 [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [13])
);
defparam \core/pcpi_mul/rs1_13_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_12_s0  (
	.D(\core/reg_op1 [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [12])
);
defparam \core/pcpi_mul/rs1_12_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_11_s0  (
	.D(\core/reg_op1 [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [11])
);
defparam \core/pcpi_mul/rs1_11_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_10_s0  (
	.D(\core/reg_op1 [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [10])
);
defparam \core/pcpi_mul/rs1_10_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_9_s0  (
	.D(\core/reg_op1 [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [9])
);
defparam \core/pcpi_mul/rs1_9_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_8_s0  (
	.D(\core/reg_op1 [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [8])
);
defparam \core/pcpi_mul/rs1_8_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_7_s0  (
	.D(\core/reg_op1 [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [7])
);
defparam \core/pcpi_mul/rs1_7_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_6_s0  (
	.D(\core/reg_op1 [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [6])
);
defparam \core/pcpi_mul/rs1_6_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_5_s0  (
	.D(\core/reg_op1 [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [5])
);
defparam \core/pcpi_mul/rs1_5_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_4_s0  (
	.D(\core/reg_op1 [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [4])
);
defparam \core/pcpi_mul/rs1_4_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_3_s0  (
	.D(\core/reg_op1 [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [3])
);
defparam \core/pcpi_mul/rs1_3_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_2_s0  (
	.D(\core/reg_op1 [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [2])
);
defparam \core/pcpi_mul/rs1_2_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_1_s0  (
	.D(\core/reg_op1 [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [1])
);
defparam \core/pcpi_mul/rs1_1_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_0_s0  (
	.D(\core/reg_op1 [0]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs1 [0])
);
defparam \core/pcpi_mul/rs1_0_s0 .INIT=1'b0;
DFFRE \core/pcpi_mul/rs2_32_s0  (
	.D(\core/reg_op2 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.RESET(\core/pcpi_mul/n301_4 ),
	.Q(\core/pcpi_mul/rs2 [32])
);
defparam \core/pcpi_mul/rs2_32_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_31_s0  (
	.D(\core/reg_op2 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [31])
);
defparam \core/pcpi_mul/rs2_31_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_30_s0  (
	.D(\core/reg_op2 [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [30])
);
defparam \core/pcpi_mul/rs2_30_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_29_s0  (
	.D(\core/reg_op2 [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [29])
);
defparam \core/pcpi_mul/rs2_29_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_28_s0  (
	.D(\core/reg_op2 [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [28])
);
defparam \core/pcpi_mul/rs2_28_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_27_s0  (
	.D(\core/reg_op2 [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [27])
);
defparam \core/pcpi_mul/rs2_27_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_26_s0  (
	.D(\core/reg_op2 [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [26])
);
defparam \core/pcpi_mul/rs2_26_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_25_s0  (
	.D(\core/reg_op2 [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [25])
);
defparam \core/pcpi_mul/rs2_25_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_24_s0  (
	.D(\core/reg_op2 [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [24])
);
defparam \core/pcpi_mul/rs2_24_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_23_s0  (
	.D(\core/reg_op2 [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [23])
);
defparam \core/pcpi_mul/rs2_23_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_22_s0  (
	.D(\core/reg_op2 [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [22])
);
defparam \core/pcpi_mul/rs2_22_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_21_s0  (
	.D(\core/reg_op2 [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [21])
);
defparam \core/pcpi_mul/rs2_21_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_20_s0  (
	.D(\core/reg_op2 [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [20])
);
defparam \core/pcpi_mul/rs2_20_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_19_s0  (
	.D(\core/reg_op2 [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [19])
);
defparam \core/pcpi_mul/rs2_19_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_18_s0  (
	.D(\core/reg_op2 [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [18])
);
defparam \core/pcpi_mul/rs2_18_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_17_s0  (
	.D(\core/reg_op2 [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [17])
);
defparam \core/pcpi_mul/rs2_17_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_16_s0  (
	.D(\core/reg_op2 [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [16])
);
defparam \core/pcpi_mul/rs2_16_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_15_s0  (
	.D(\core/reg_op2 [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [15])
);
defparam \core/pcpi_mul/rs2_15_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_14_s0  (
	.D(\core/reg_op2 [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [14])
);
defparam \core/pcpi_mul/rs2_14_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_13_s0  (
	.D(\core/reg_op2 [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [13])
);
defparam \core/pcpi_mul/rs2_13_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_12_s0  (
	.D(\core/reg_op2 [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [12])
);
defparam \core/pcpi_mul/rs2_12_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_11_s0  (
	.D(\core/reg_op2 [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [11])
);
defparam \core/pcpi_mul/rs2_11_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_10_s0  (
	.D(\core/reg_op2 [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [10])
);
defparam \core/pcpi_mul/rs2_10_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_9_s0  (
	.D(\core/reg_op2 [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [9])
);
defparam \core/pcpi_mul/rs2_9_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_8_s0  (
	.D(\core/reg_op2 [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [8])
);
defparam \core/pcpi_mul/rs2_8_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_7_s0  (
	.D(\core/reg_op2 [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [7])
);
defparam \core/pcpi_mul/rs2_7_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_6_s0  (
	.D(\core/reg_op2 [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [6])
);
defparam \core/pcpi_mul/rs2_6_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_5_s0  (
	.D(\core/reg_op2 [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [5])
);
defparam \core/pcpi_mul/rs2_5_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_4_s0  (
	.D(\core/reg_op2 [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [4])
);
defparam \core/pcpi_mul/rs2_4_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_3_s0  (
	.D(\core/reg_op2 [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [3])
);
defparam \core/pcpi_mul/rs2_3_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_2_s0  (
	.D(\core/reg_op2 [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [2])
);
defparam \core/pcpi_mul/rs2_2_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_1_s0  (
	.D(\core/reg_op2 [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [1])
);
defparam \core/pcpi_mul/rs2_1_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_0_s0  (
	.D(\core/reg_op2 [0]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_3 ),
	.Q(\core/pcpi_mul/rs2 [0])
);
defparam \core/pcpi_mul/rs2_0_s0 .INIT=1'b0;
DFFR \core/pcpi_mul/active_1_s0  (
	.D(\core/pcpi_mul/active_0 [0]),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/active [1])
);
defparam \core/pcpi_mul/active_1_s0 .INIT=1'b0;
DFFR \core/pcpi_mul/active_0_s0  (
	.D(\core/pcpi_mul/n299_3 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/pcpi_mul/active_0 [0])
);
defparam \core/pcpi_mul/active_0_s0 .INIT=1'b0;
DFF \core/pcpi_mul/shift_out_s0  (
	.D(\core/pcpi_mul/instr_any_mulh ),
	.CLK(clk_in_d),
	.Q(\core/shift_out )
);
defparam \core/pcpi_mul/shift_out_s0 .INIT=1'b0;
MULT36X36 \core/pcpi_mul/mult_35_s2  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(VCC),
	.CLK(clk_in_d),
	.RESET(GND),
	.A({\core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32:0]}),
	.B({\core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32:0]}),
	.DOUT({\core/pcpi_mul/mult_35_3_DOUT71 , \core/pcpi_mul/mult_35_3_DOUT70 , \core/pcpi_mul/mult_35_3_DOUT69 , \core/pcpi_mul/mult_35_3_DOUT68 , \core/pcpi_mul/mult_35_3_DOUT67 , \core/pcpi_mul/mult_35_3_DOUT66 , \core/pcpi_mul/mult_35_3_DOUT65 , \core/pcpi_mul/mult_35_3_DOUT64 , \core/rd [63:0]})
);
defparam \core/pcpi_mul/mult_35_s2 .AREG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .BREG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .OUT0_REG=1'b1;
defparam \core/pcpi_mul/mult_35_s2 .PIPE_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .ASIGN_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .BSIGN_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .MULT_RESET_MODE="SYNC";
LUT4 \core/pcpi_mul/instr_any_mulh_s0  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_insn [14]),
	.I3(\core/instr_any_mulh_4 ),
	.F(\core/pcpi_mul/instr_any_mulh )
);
defparam \core/pcpi_mul/instr_any_mulh_s0 .INIT=16'h0E00;
LUT4 \core/pcpi_mul/n299_s0  (
	.I0(\core/pcpi_insn [14]),
	.I1(\core/active [1]),
	.I2(\core/pcpi_mul/active_0 [0]),
	.I3(\core/instr_any_mulh_4 ),
	.F(\core/pcpi_mul/n299_3 )
);
defparam \core/pcpi_mul/n299_s0 .INIT=16'h0100;
LUT3 \core/pcpi_mul/n300_s1  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_mul/n299_3 ),
	.F(\core/pcpi_mul/n300_4 )
);
defparam \core/pcpi_mul/n300_s1 .INIT=8'h90;
LUT3 \core/pcpi_mul/n301_s1  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_mul/n299_3 ),
	.F(\core/pcpi_mul/n301_4 )
);
defparam \core/pcpi_mul/n301_s1 .INIT=8'hB0;
LUT4 \core/pcpi_mul/instr_any_mulh_s1  (
	.I0(\core/pcpi_insn [28]),
	.I1(\core/pcpi_insn [29]),
	.I2(\core/pcpi_mul/instr_any_mulh_5 ),
	.I3(\core/pcpi_mul/instr_any_mulh_6 ),
	.F(\core/instr_any_mulh_4 )
);
defparam \core/pcpi_mul/instr_any_mulh_s1 .INIT=16'h1000;
LUT2 \core/pcpi_mul/instr_any_mulh_s2  (
	.I0(\core/pcpi_insn [30]),
	.I1(\core/pcpi_insn [31]),
	.F(\core/pcpi_mul/instr_any_mulh_5 )
);
defparam \core/pcpi_mul/instr_any_mulh_s2 .INIT=4'h1;
LUT4 \core/pcpi_mul/instr_any_mulh_s3  (
	.I0(\core/pcpi_mul/instr_any_mulh_7 ),
	.I1(\core/pcpi_insn [0]),
	.I2(\core/pcpi_insn [1]),
	.I3(\core/pcpi_mul/instr_any_mulh_8 ),
	.F(\core/pcpi_mul/instr_any_mulh_6 )
);
defparam \core/pcpi_mul/instr_any_mulh_s3 .INIT=16'h8000;
LUT4 \core/pcpi_mul/instr_any_mulh_s4  (
	.I0(\core/pcpi_insn [2]),
	.I1(\core/pcpi_insn [3]),
	.I2(\core/pcpi_insn [4]),
	.I3(\core/pcpi_insn [5]),
	.F(\core/pcpi_mul/instr_any_mulh_7 )
);
defparam \core/pcpi_mul/instr_any_mulh_s4 .INIT=16'h1000;
LUT4 \core/pcpi_mul/instr_any_mulh_s5  (
	.I0(\core/pcpi_insn [6]),
	.I1(n624_5),
	.I2(\core/pcpi_mul/instr_any_mulh_9 ),
	.I3(\core/pcpi_valid ),
	.F(\core/pcpi_mul/instr_any_mulh_8 )
);
defparam \core/pcpi_mul/instr_any_mulh_s5 .INIT=16'h1000;
LUT3 \core/pcpi_mul/instr_any_mulh_s6  (
	.I0(\core/pcpi_insn [26]),
	.I1(\core/pcpi_insn [27]),
	.I2(\core/pcpi_insn [25]),
	.F(\core/pcpi_mul/instr_any_mulh_9 )
);
defparam \core/pcpi_mul/instr_any_mulh_s6 .INIT=8'h10;
DFFR \core/pcpi_div/instr_divu_s0  (
	.D(\core/pcpi_div/n34_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_divu )
);
defparam \core/pcpi_div/instr_divu_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_rem_s0  (
	.D(\core/pcpi_div/n35_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_rem )
);
defparam \core/pcpi_div/instr_rem_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_remu_s0  (
	.D(\core/pcpi_div/n36_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_remu )
);
defparam \core/pcpi_div/instr_remu_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_wait_s0  (
	.D(\core/pcpi_div/instr_any_div_rem ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/pcpi_wait )
);
defparam \core/pcpi_div/pcpi_wait_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_wait_q_s0  (
	.D(\core/pcpi_wait ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/pcpi_div/pcpi_wait_q )
);
defparam \core/pcpi_div/pcpi_wait_q_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_ready_s0  (
	.D(\core/pcpi_div/n318_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n1784_7 ),
	.Q(\core/pcpi_ready )
);
defparam \core/pcpi_div/pcpi_ready_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_31_s0  (
	.D(\core/pcpi_div/n514_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [31])
);
defparam \core/pcpi_div/pcpi_rd_31_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_30_s0  (
	.D(\core/pcpi_div/n515_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [30])
);
defparam \core/pcpi_div/pcpi_rd_30_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_29_s0  (
	.D(\core/pcpi_div/n516_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [29])
);
defparam \core/pcpi_div/pcpi_rd_29_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_28_s0  (
	.D(\core/pcpi_div/n517_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [28])
);
defparam \core/pcpi_div/pcpi_rd_28_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_27_s0  (
	.D(\core/pcpi_div/n518_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [27])
);
defparam \core/pcpi_div/pcpi_rd_27_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_26_s0  (
	.D(\core/pcpi_div/n519_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [26])
);
defparam \core/pcpi_div/pcpi_rd_26_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_25_s0  (
	.D(\core/pcpi_div/n520_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [25])
);
defparam \core/pcpi_div/pcpi_rd_25_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_24_s0  (
	.D(\core/pcpi_div/n521_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [24])
);
defparam \core/pcpi_div/pcpi_rd_24_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_23_s0  (
	.D(\core/pcpi_div/n522_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [23])
);
defparam \core/pcpi_div/pcpi_rd_23_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_22_s0  (
	.D(\core/pcpi_div/n523_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [22])
);
defparam \core/pcpi_div/pcpi_rd_22_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_21_s0  (
	.D(\core/pcpi_div/n524_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [21])
);
defparam \core/pcpi_div/pcpi_rd_21_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_20_s0  (
	.D(\core/pcpi_div/n525_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [20])
);
defparam \core/pcpi_div/pcpi_rd_20_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_19_s0  (
	.D(\core/pcpi_div/n526_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [19])
);
defparam \core/pcpi_div/pcpi_rd_19_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_18_s0  (
	.D(\core/pcpi_div/n527_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [18])
);
defparam \core/pcpi_div/pcpi_rd_18_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_17_s0  (
	.D(\core/pcpi_div/n528_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [17])
);
defparam \core/pcpi_div/pcpi_rd_17_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_16_s0  (
	.D(\core/pcpi_div/n529_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [16])
);
defparam \core/pcpi_div/pcpi_rd_16_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_15_s0  (
	.D(\core/pcpi_div/n530_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [15])
);
defparam \core/pcpi_div/pcpi_rd_15_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_14_s0  (
	.D(\core/pcpi_div/n531_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [14])
);
defparam \core/pcpi_div/pcpi_rd_14_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_13_s0  (
	.D(\core/pcpi_div/n532_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [13])
);
defparam \core/pcpi_div/pcpi_rd_13_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_12_s0  (
	.D(\core/pcpi_div/n533_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [12])
);
defparam \core/pcpi_div/pcpi_rd_12_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_11_s0  (
	.D(\core/pcpi_div/n534_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [11])
);
defparam \core/pcpi_div/pcpi_rd_11_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_10_s0  (
	.D(\core/pcpi_div/n535_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [10])
);
defparam \core/pcpi_div/pcpi_rd_10_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_9_s0  (
	.D(\core/pcpi_div/n536_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [9])
);
defparam \core/pcpi_div/pcpi_rd_9_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_8_s0  (
	.D(\core/pcpi_div/n537_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [8])
);
defparam \core/pcpi_div/pcpi_rd_8_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_7_s0  (
	.D(\core/pcpi_div/n538_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [7])
);
defparam \core/pcpi_div/pcpi_rd_7_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_6_s0  (
	.D(\core/pcpi_div/n539_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [6])
);
defparam \core/pcpi_div/pcpi_rd_6_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_5_s0  (
	.D(\core/pcpi_div/n540_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [5])
);
defparam \core/pcpi_div/pcpi_rd_5_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_4_s0  (
	.D(\core/pcpi_div/n541_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [4])
);
defparam \core/pcpi_div/pcpi_rd_4_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_3_s0  (
	.D(\core/pcpi_div/n542_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [3])
);
defparam \core/pcpi_div/pcpi_rd_3_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_2_s0  (
	.D(\core/pcpi_div/n543_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [2])
);
defparam \core/pcpi_div/pcpi_rd_2_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_1_s0  (
	.D(\core/pcpi_div/n544_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [1])
);
defparam \core/pcpi_div/pcpi_rd_1_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_0_s0  (
	.D(\core/pcpi_div/n545_5 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_rd [0])
);
defparam \core/pcpi_div/pcpi_rd_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_31_s0  (
	.D(\core/pcpi_div/n773_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [31])
);
defparam \core/pcpi_div/dividend_31_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_30_s0  (
	.D(\core/pcpi_div/n774_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [30])
);
defparam \core/pcpi_div/dividend_30_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_29_s0  (
	.D(\core/pcpi_div/n775_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [29])
);
defparam \core/pcpi_div/dividend_29_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_28_s0  (
	.D(\core/pcpi_div/n776_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [28])
);
defparam \core/pcpi_div/dividend_28_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_27_s0  (
	.D(\core/pcpi_div/n777_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [27])
);
defparam \core/pcpi_div/dividend_27_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_26_s0  (
	.D(\core/pcpi_div/n778_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [26])
);
defparam \core/pcpi_div/dividend_26_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_25_s0  (
	.D(\core/pcpi_div/n779_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [25])
);
defparam \core/pcpi_div/dividend_25_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_24_s0  (
	.D(\core/pcpi_div/n780_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [24])
);
defparam \core/pcpi_div/dividend_24_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_23_s0  (
	.D(\core/pcpi_div/n781_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [23])
);
defparam \core/pcpi_div/dividend_23_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_22_s0  (
	.D(\core/pcpi_div/n782_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [22])
);
defparam \core/pcpi_div/dividend_22_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_21_s0  (
	.D(\core/pcpi_div/n783_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [21])
);
defparam \core/pcpi_div/dividend_21_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_20_s0  (
	.D(\core/pcpi_div/n784_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [20])
);
defparam \core/pcpi_div/dividend_20_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_19_s0  (
	.D(\core/pcpi_div/n785_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [19])
);
defparam \core/pcpi_div/dividend_19_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_18_s0  (
	.D(\core/pcpi_div/n786_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [18])
);
defparam \core/pcpi_div/dividend_18_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_17_s0  (
	.D(\core/pcpi_div/n787_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [17])
);
defparam \core/pcpi_div/dividend_17_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_16_s0  (
	.D(\core/pcpi_div/n788_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [16])
);
defparam \core/pcpi_div/dividend_16_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_15_s0  (
	.D(\core/pcpi_div/n789_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [15])
);
defparam \core/pcpi_div/dividend_15_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_14_s0  (
	.D(\core/pcpi_div/n790_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [14])
);
defparam \core/pcpi_div/dividend_14_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_13_s0  (
	.D(\core/pcpi_div/n791_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [13])
);
defparam \core/pcpi_div/dividend_13_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_12_s0  (
	.D(\core/pcpi_div/n792_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [12])
);
defparam \core/pcpi_div/dividend_12_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_11_s0  (
	.D(\core/pcpi_div/n793_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [11])
);
defparam \core/pcpi_div/dividend_11_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_10_s0  (
	.D(\core/pcpi_div/n794_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [10])
);
defparam \core/pcpi_div/dividend_10_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_9_s0  (
	.D(\core/pcpi_div/n795_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [9])
);
defparam \core/pcpi_div/dividend_9_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_8_s0  (
	.D(\core/pcpi_div/n796_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [8])
);
defparam \core/pcpi_div/dividend_8_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_7_s0  (
	.D(\core/pcpi_div/n797_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [7])
);
defparam \core/pcpi_div/dividend_7_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_6_s0  (
	.D(\core/pcpi_div/n798_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [6])
);
defparam \core/pcpi_div/dividend_6_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_5_s0  (
	.D(\core/pcpi_div/n799_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [5])
);
defparam \core/pcpi_div/dividend_5_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_4_s0  (
	.D(\core/pcpi_div/n800_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [4])
);
defparam \core/pcpi_div/dividend_4_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_3_s0  (
	.D(\core/pcpi_div/n801_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [3])
);
defparam \core/pcpi_div/dividend_3_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_2_s0  (
	.D(\core/pcpi_div/n802_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [2])
);
defparam \core/pcpi_div/dividend_2_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_1_s0  (
	.D(\core/pcpi_div/n803_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [1])
);
defparam \core/pcpi_div/dividend_1_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_0_s0  (
	.D(\core/pcpi_div/n804_5 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [0])
);
defparam \core/pcpi_div/dividend_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_62_s0  (
	.D(\core/pcpi_div/n837_5 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [62])
);
defparam \core/pcpi_div/divisor_62_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_61_s0  (
	.D(\core/pcpi_div/n838_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [61])
);
defparam \core/pcpi_div/divisor_61_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_60_s0  (
	.D(\core/pcpi_div/n839_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [60])
);
defparam \core/pcpi_div/divisor_60_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_59_s0  (
	.D(\core/pcpi_div/n840_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [59])
);
defparam \core/pcpi_div/divisor_59_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_58_s0  (
	.D(\core/pcpi_div/n841_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [58])
);
defparam \core/pcpi_div/divisor_58_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_57_s0  (
	.D(\core/pcpi_div/n842_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [57])
);
defparam \core/pcpi_div/divisor_57_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_56_s0  (
	.D(\core/pcpi_div/n843_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [56])
);
defparam \core/pcpi_div/divisor_56_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_55_s0  (
	.D(\core/pcpi_div/n844_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [55])
);
defparam \core/pcpi_div/divisor_55_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_54_s0  (
	.D(\core/pcpi_div/n845_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [54])
);
defparam \core/pcpi_div/divisor_54_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_53_s0  (
	.D(\core/pcpi_div/n846_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [53])
);
defparam \core/pcpi_div/divisor_53_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_52_s0  (
	.D(\core/pcpi_div/n847_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [52])
);
defparam \core/pcpi_div/divisor_52_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_51_s0  (
	.D(\core/pcpi_div/n848_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [51])
);
defparam \core/pcpi_div/divisor_51_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_50_s0  (
	.D(\core/pcpi_div/n849_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [50])
);
defparam \core/pcpi_div/divisor_50_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_49_s0  (
	.D(\core/pcpi_div/n850_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [49])
);
defparam \core/pcpi_div/divisor_49_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_48_s0  (
	.D(\core/pcpi_div/n851_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [48])
);
defparam \core/pcpi_div/divisor_48_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_47_s0  (
	.D(\core/pcpi_div/n852_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [47])
);
defparam \core/pcpi_div/divisor_47_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_46_s0  (
	.D(\core/pcpi_div/n853_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [46])
);
defparam \core/pcpi_div/divisor_46_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_45_s0  (
	.D(\core/pcpi_div/n854_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [45])
);
defparam \core/pcpi_div/divisor_45_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_44_s0  (
	.D(\core/pcpi_div/n855_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [44])
);
defparam \core/pcpi_div/divisor_44_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_43_s0  (
	.D(\core/pcpi_div/n856_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [43])
);
defparam \core/pcpi_div/divisor_43_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_42_s0  (
	.D(\core/pcpi_div/n857_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [42])
);
defparam \core/pcpi_div/divisor_42_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_41_s0  (
	.D(\core/pcpi_div/n858_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [41])
);
defparam \core/pcpi_div/divisor_41_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_40_s0  (
	.D(\core/pcpi_div/n859_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [40])
);
defparam \core/pcpi_div/divisor_40_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_39_s0  (
	.D(\core/pcpi_div/n860_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [39])
);
defparam \core/pcpi_div/divisor_39_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_38_s0  (
	.D(\core/pcpi_div/n861_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [38])
);
defparam \core/pcpi_div/divisor_38_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_37_s0  (
	.D(\core/pcpi_div/n862_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [37])
);
defparam \core/pcpi_div/divisor_37_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_36_s0  (
	.D(\core/pcpi_div/n863_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [36])
);
defparam \core/pcpi_div/divisor_36_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_35_s0  (
	.D(\core/pcpi_div/n864_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [35])
);
defparam \core/pcpi_div/divisor_35_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_34_s0  (
	.D(\core/pcpi_div/n865_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [34])
);
defparam \core/pcpi_div/divisor_34_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_33_s0  (
	.D(\core/pcpi_div/n866_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [33])
);
defparam \core/pcpi_div/divisor_33_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_32_s0  (
	.D(\core/pcpi_div/n867_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [32])
);
defparam \core/pcpi_div/divisor_32_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_31_s0  (
	.D(\core/pcpi_div/n868_5 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [31])
);
defparam \core/pcpi_div/divisor_31_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_30_s0  (
	.D(\core/pcpi_div/divisor [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [30])
);
defparam \core/pcpi_div/divisor_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_29_s0  (
	.D(\core/pcpi_div/divisor [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [29])
);
defparam \core/pcpi_div/divisor_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_28_s0  (
	.D(\core/pcpi_div/divisor [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [28])
);
defparam \core/pcpi_div/divisor_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_27_s0  (
	.D(\core/pcpi_div/divisor [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [27])
);
defparam \core/pcpi_div/divisor_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_26_s0  (
	.D(\core/pcpi_div/divisor [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [26])
);
defparam \core/pcpi_div/divisor_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_25_s0  (
	.D(\core/pcpi_div/divisor [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [25])
);
defparam \core/pcpi_div/divisor_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_24_s0  (
	.D(\core/pcpi_div/divisor [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [24])
);
defparam \core/pcpi_div/divisor_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_23_s0  (
	.D(\core/pcpi_div/divisor [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [23])
);
defparam \core/pcpi_div/divisor_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_22_s0  (
	.D(\core/pcpi_div/divisor [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [22])
);
defparam \core/pcpi_div/divisor_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_21_s0  (
	.D(\core/pcpi_div/divisor [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [21])
);
defparam \core/pcpi_div/divisor_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_20_s0  (
	.D(\core/pcpi_div/divisor [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [20])
);
defparam \core/pcpi_div/divisor_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_19_s0  (
	.D(\core/pcpi_div/divisor [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [19])
);
defparam \core/pcpi_div/divisor_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_18_s0  (
	.D(\core/pcpi_div/divisor [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [18])
);
defparam \core/pcpi_div/divisor_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_17_s0  (
	.D(\core/pcpi_div/divisor [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [17])
);
defparam \core/pcpi_div/divisor_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_16_s0  (
	.D(\core/pcpi_div/divisor [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [16])
);
defparam \core/pcpi_div/divisor_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_15_s0  (
	.D(\core/pcpi_div/divisor [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [15])
);
defparam \core/pcpi_div/divisor_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_14_s0  (
	.D(\core/pcpi_div/divisor [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [14])
);
defparam \core/pcpi_div/divisor_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_13_s0  (
	.D(\core/pcpi_div/divisor [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [13])
);
defparam \core/pcpi_div/divisor_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_12_s0  (
	.D(\core/pcpi_div/divisor [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [12])
);
defparam \core/pcpi_div/divisor_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_11_s0  (
	.D(\core/pcpi_div/divisor [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [11])
);
defparam \core/pcpi_div/divisor_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_10_s0  (
	.D(\core/pcpi_div/divisor [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [10])
);
defparam \core/pcpi_div/divisor_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_9_s0  (
	.D(\core/pcpi_div/divisor [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [9])
);
defparam \core/pcpi_div/divisor_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_8_s0  (
	.D(\core/pcpi_div/divisor [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [8])
);
defparam \core/pcpi_div/divisor_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_7_s0  (
	.D(\core/pcpi_div/divisor [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [7])
);
defparam \core/pcpi_div/divisor_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_6_s0  (
	.D(\core/pcpi_div/divisor [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [6])
);
defparam \core/pcpi_div/divisor_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_5_s0  (
	.D(\core/pcpi_div/divisor [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [5])
);
defparam \core/pcpi_div/divisor_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_4_s0  (
	.D(\core/pcpi_div/divisor [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [4])
);
defparam \core/pcpi_div/divisor_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_3_s0  (
	.D(\core/pcpi_div/divisor [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [3])
);
defparam \core/pcpi_div/divisor_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_2_s0  (
	.D(\core/pcpi_div/divisor [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [2])
);
defparam \core/pcpi_div/divisor_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_1_s0  (
	.D(\core/pcpi_div/divisor [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [1])
);
defparam \core/pcpi_div/divisor_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_0_s0  (
	.D(\core/pcpi_div/divisor [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [0])
);
defparam \core/pcpi_div/divisor_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/outsign_s0  (
	.D(\core/pcpi_div/n316_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/outsign )
);
defparam \core/pcpi_div/outsign_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_31_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_31_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [31])
);
defparam \core/pcpi_div/quotient_31_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_30_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_30_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [30])
);
defparam \core/pcpi_div/quotient_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_29_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_29_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [29])
);
defparam \core/pcpi_div/quotient_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_28_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_28_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [28])
);
defparam \core/pcpi_div/quotient_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_27_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_27_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [27])
);
defparam \core/pcpi_div/quotient_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_26_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_26_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [26])
);
defparam \core/pcpi_div/quotient_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_25_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_25_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [25])
);
defparam \core/pcpi_div/quotient_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_24_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_24_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [24])
);
defparam \core/pcpi_div/quotient_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_23_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_23_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [23])
);
defparam \core/pcpi_div/quotient_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_22_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_22_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [22])
);
defparam \core/pcpi_div/quotient_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_21_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_21_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [21])
);
defparam \core/pcpi_div/quotient_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_20_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_20_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [20])
);
defparam \core/pcpi_div/quotient_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_19_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_19_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [19])
);
defparam \core/pcpi_div/quotient_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_18_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_18_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [18])
);
defparam \core/pcpi_div/quotient_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_17_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_17_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [17])
);
defparam \core/pcpi_div/quotient_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_16_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_16_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [16])
);
defparam \core/pcpi_div/quotient_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_15_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_15_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [15])
);
defparam \core/pcpi_div/quotient_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_14_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_14_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [14])
);
defparam \core/pcpi_div/quotient_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_13_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_13_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [13])
);
defparam \core/pcpi_div/quotient_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_12_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_12_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [12])
);
defparam \core/pcpi_div/quotient_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_11_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_11_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [11])
);
defparam \core/pcpi_div/quotient_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_10_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_10_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [10])
);
defparam \core/pcpi_div/quotient_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_9_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_9_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [9])
);
defparam \core/pcpi_div/quotient_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_8_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_8_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [8])
);
defparam \core/pcpi_div/quotient_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_7_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_7_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [7])
);
defparam \core/pcpi_div/quotient_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_6_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_6_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [6])
);
defparam \core/pcpi_div/quotient_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_5_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_5_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [5])
);
defparam \core/pcpi_div/quotient_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_4_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_4_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [4])
);
defparam \core/pcpi_div/quotient_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_3_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_3_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [3])
);
defparam \core/pcpi_div/quotient_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_2_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_2_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [2])
);
defparam \core/pcpi_div/quotient_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_1_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_1_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [1])
);
defparam \core/pcpi_div/quotient_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_0_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_0_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [0])
);
defparam \core/pcpi_div/quotient_0_s0 .INIT=1'b0;
DFFSE \core/pcpi_div/quotient_msk_31_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.SET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [31])
);
defparam \core/pcpi_div/quotient_msk_31_s0 .INIT=1'b1;
DFFRE \core/pcpi_div/quotient_msk_30_s0  (
	.D(\core/pcpi_div/quotient_msk [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [30])
);
defparam \core/pcpi_div/quotient_msk_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_29_s0  (
	.D(\core/pcpi_div/quotient_msk [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [29])
);
defparam \core/pcpi_div/quotient_msk_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_28_s0  (
	.D(\core/pcpi_div/quotient_msk [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [28])
);
defparam \core/pcpi_div/quotient_msk_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_27_s0  (
	.D(\core/pcpi_div/quotient_msk [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [27])
);
defparam \core/pcpi_div/quotient_msk_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_26_s0  (
	.D(\core/pcpi_div/quotient_msk [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [26])
);
defparam \core/pcpi_div/quotient_msk_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_25_s0  (
	.D(\core/pcpi_div/quotient_msk [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [25])
);
defparam \core/pcpi_div/quotient_msk_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_24_s0  (
	.D(\core/pcpi_div/quotient_msk [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [24])
);
defparam \core/pcpi_div/quotient_msk_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_23_s0  (
	.D(\core/pcpi_div/quotient_msk [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [23])
);
defparam \core/pcpi_div/quotient_msk_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_22_s0  (
	.D(\core/pcpi_div/quotient_msk [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [22])
);
defparam \core/pcpi_div/quotient_msk_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_21_s0  (
	.D(\core/pcpi_div/quotient_msk [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [21])
);
defparam \core/pcpi_div/quotient_msk_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_20_s0  (
	.D(\core/pcpi_div/quotient_msk [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [20])
);
defparam \core/pcpi_div/quotient_msk_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_19_s0  (
	.D(\core/pcpi_div/quotient_msk [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [19])
);
defparam \core/pcpi_div/quotient_msk_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_18_s0  (
	.D(\core/pcpi_div/quotient_msk [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [18])
);
defparam \core/pcpi_div/quotient_msk_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_17_s0  (
	.D(\core/pcpi_div/quotient_msk [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [17])
);
defparam \core/pcpi_div/quotient_msk_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_16_s0  (
	.D(\core/pcpi_div/quotient_msk [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [16])
);
defparam \core/pcpi_div/quotient_msk_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_15_s0  (
	.D(\core/pcpi_div/quotient_msk [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [15])
);
defparam \core/pcpi_div/quotient_msk_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_14_s0  (
	.D(\core/pcpi_div/quotient_msk [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [14])
);
defparam \core/pcpi_div/quotient_msk_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_13_s0  (
	.D(\core/pcpi_div/quotient_msk [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [13])
);
defparam \core/pcpi_div/quotient_msk_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_12_s0  (
	.D(\core/pcpi_div/quotient_msk [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [12])
);
defparam \core/pcpi_div/quotient_msk_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_11_s0  (
	.D(\core/pcpi_div/quotient_msk [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [11])
);
defparam \core/pcpi_div/quotient_msk_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_10_s0  (
	.D(\core/pcpi_div/quotient_msk [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [10])
);
defparam \core/pcpi_div/quotient_msk_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_9_s0  (
	.D(\core/pcpi_div/quotient_msk [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [9])
);
defparam \core/pcpi_div/quotient_msk_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_8_s0  (
	.D(\core/pcpi_div/quotient_msk [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [8])
);
defparam \core/pcpi_div/quotient_msk_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_7_s0  (
	.D(\core/pcpi_div/quotient_msk [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [7])
);
defparam \core/pcpi_div/quotient_msk_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_6_s0  (
	.D(\core/pcpi_div/quotient_msk [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [6])
);
defparam \core/pcpi_div/quotient_msk_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_5_s0  (
	.D(\core/pcpi_div/quotient_msk [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [5])
);
defparam \core/pcpi_div/quotient_msk_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_4_s0  (
	.D(\core/pcpi_div/quotient_msk [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [4])
);
defparam \core/pcpi_div/quotient_msk_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_3_s0  (
	.D(\core/pcpi_div/quotient_msk [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [3])
);
defparam \core/pcpi_div/quotient_msk_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_2_s0  (
	.D(\core/pcpi_div/quotient_msk [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [2])
);
defparam \core/pcpi_div/quotient_msk_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_1_s0  (
	.D(\core/pcpi_div/quotient_msk [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [1])
);
defparam \core/pcpi_div/quotient_msk_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_0_s0  (
	.D(\core/pcpi_div/quotient_msk [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [0])
);
defparam \core/pcpi_div/quotient_msk_0_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_div_s0  (
	.D(\core/pcpi_div/n33_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_div )
);
defparam \core/pcpi_div/instr_div_s0 .INIT=1'b0;
ALU \core/pcpi_div/n546_s126  (
	.I0(VCC),
	.I1(\core/pcpi_div/divisor [0]),
	.I3(GND),
	.CIN(\core/pcpi_div/dividend [0]),
	.COUT(\core/pcpi_div/n546_130 ),
	.SUM(\core/pcpi_div/n546_129 )
);
defparam \core/pcpi_div/n546_s126 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s127  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/divisor [1]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_130 ),
	.COUT(\core/pcpi_div/n546_132 ),
	.SUM(\core/pcpi_div/n546_131 )
);
defparam \core/pcpi_div/n546_s127 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s128  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/divisor [2]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_132 ),
	.COUT(\core/pcpi_div/n546_134 ),
	.SUM(\core/pcpi_div/n546_133 )
);
defparam \core/pcpi_div/n546_s128 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s129  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/divisor [3]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_134 ),
	.COUT(\core/pcpi_div/n546_136 ),
	.SUM(\core/pcpi_div/n546_135 )
);
defparam \core/pcpi_div/n546_s129 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s130  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/divisor [4]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_136 ),
	.COUT(\core/pcpi_div/n546_138 ),
	.SUM(\core/pcpi_div/n546_137 )
);
defparam \core/pcpi_div/n546_s130 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s131  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/divisor [5]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_138 ),
	.COUT(\core/pcpi_div/n546_140 ),
	.SUM(\core/pcpi_div/n546_139 )
);
defparam \core/pcpi_div/n546_s131 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s132  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/divisor [6]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_140 ),
	.COUT(\core/pcpi_div/n546_142 ),
	.SUM(\core/pcpi_div/n546_141 )
);
defparam \core/pcpi_div/n546_s132 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s133  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/divisor [7]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_142 ),
	.COUT(\core/pcpi_div/n546_144 ),
	.SUM(\core/pcpi_div/n546_143 )
);
defparam \core/pcpi_div/n546_s133 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s134  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/divisor [8]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_144 ),
	.COUT(\core/pcpi_div/n546_146 ),
	.SUM(\core/pcpi_div/n546_145 )
);
defparam \core/pcpi_div/n546_s134 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s135  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/divisor [9]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_146 ),
	.COUT(\core/pcpi_div/n546_148 ),
	.SUM(\core/pcpi_div/n546_147 )
);
defparam \core/pcpi_div/n546_s135 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s136  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/divisor [10]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_148 ),
	.COUT(\core/pcpi_div/n546_150 ),
	.SUM(\core/pcpi_div/n546_149 )
);
defparam \core/pcpi_div/n546_s136 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s137  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/divisor [11]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_150 ),
	.COUT(\core/pcpi_div/n546_152 ),
	.SUM(\core/pcpi_div/n546_151 )
);
defparam \core/pcpi_div/n546_s137 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s138  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/divisor [12]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_152 ),
	.COUT(\core/pcpi_div/n546_154 ),
	.SUM(\core/pcpi_div/n546_153 )
);
defparam \core/pcpi_div/n546_s138 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s139  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/divisor [13]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_154 ),
	.COUT(\core/pcpi_div/n546_156 ),
	.SUM(\core/pcpi_div/n546_155 )
);
defparam \core/pcpi_div/n546_s139 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s140  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/divisor [14]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_156 ),
	.COUT(\core/pcpi_div/n546_158 ),
	.SUM(\core/pcpi_div/n546_157 )
);
defparam \core/pcpi_div/n546_s140 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s141  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/divisor [15]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_158 ),
	.COUT(\core/pcpi_div/n546_160 ),
	.SUM(\core/pcpi_div/n546_159 )
);
defparam \core/pcpi_div/n546_s141 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s142  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/divisor [16]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_160 ),
	.COUT(\core/pcpi_div/n546_162 ),
	.SUM(\core/pcpi_div/n546_161 )
);
defparam \core/pcpi_div/n546_s142 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s143  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/divisor [17]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_162 ),
	.COUT(\core/pcpi_div/n546_164 ),
	.SUM(\core/pcpi_div/n546_163 )
);
defparam \core/pcpi_div/n546_s143 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s144  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/divisor [18]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_164 ),
	.COUT(\core/pcpi_div/n546_166 ),
	.SUM(\core/pcpi_div/n546_165 )
);
defparam \core/pcpi_div/n546_s144 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s145  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/divisor [19]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_166 ),
	.COUT(\core/pcpi_div/n546_168 ),
	.SUM(\core/pcpi_div/n546_167 )
);
defparam \core/pcpi_div/n546_s145 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s146  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/divisor [20]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_168 ),
	.COUT(\core/pcpi_div/n546_170 ),
	.SUM(\core/pcpi_div/n546_169 )
);
defparam \core/pcpi_div/n546_s146 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s147  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/divisor [21]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_170 ),
	.COUT(\core/pcpi_div/n546_172 ),
	.SUM(\core/pcpi_div/n546_171 )
);
defparam \core/pcpi_div/n546_s147 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s148  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/divisor [22]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_172 ),
	.COUT(\core/pcpi_div/n546_174 ),
	.SUM(\core/pcpi_div/n546_173 )
);
defparam \core/pcpi_div/n546_s148 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s149  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/divisor [23]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_174 ),
	.COUT(\core/pcpi_div/n546_176 ),
	.SUM(\core/pcpi_div/n546_175 )
);
defparam \core/pcpi_div/n546_s149 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s150  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/divisor [24]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_176 ),
	.COUT(\core/pcpi_div/n546_178 ),
	.SUM(\core/pcpi_div/n546_177 )
);
defparam \core/pcpi_div/n546_s150 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s151  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/divisor [25]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_178 ),
	.COUT(\core/pcpi_div/n546_180 ),
	.SUM(\core/pcpi_div/n546_179 )
);
defparam \core/pcpi_div/n546_s151 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s152  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/divisor [26]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_180 ),
	.COUT(\core/pcpi_div/n546_182 ),
	.SUM(\core/pcpi_div/n546_181 )
);
defparam \core/pcpi_div/n546_s152 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s153  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/divisor [27]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_182 ),
	.COUT(\core/pcpi_div/n546_184 ),
	.SUM(\core/pcpi_div/n546_183 )
);
defparam \core/pcpi_div/n546_s153 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s154  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/divisor [28]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_184 ),
	.COUT(\core/pcpi_div/n546_186 ),
	.SUM(\core/pcpi_div/n546_185 )
);
defparam \core/pcpi_div/n546_s154 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s155  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/divisor [29]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_186 ),
	.COUT(\core/pcpi_div/n546_188 ),
	.SUM(\core/pcpi_div/n546_187 )
);
defparam \core/pcpi_div/n546_s155 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s156  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/divisor [30]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_188 ),
	.COUT(\core/pcpi_div/n546_190 ),
	.SUM(\core/pcpi_div/n546_189 )
);
defparam \core/pcpi_div/n546_s156 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s157  (
	.I0(\core/pcpi_div/dividend [31]),
	.I1(\core/pcpi_div/divisor [31]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_190 ),
	.COUT(\core/pcpi_div/n546_192 ),
	.SUM(\core/pcpi_div/n546_191 )
);
defparam \core/pcpi_div/n546_s157 .ALU_MODE=1;
ALU \core/pcpi_div/n673_s  (
	.I0(\core/pcpi_div/dividend [0]),
	.I1(\core/pcpi_div/divisor [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\core/pcpi_div/n673_0_COUT ),
	.SUM(\core/pcpi_div/n673_3 )
);
defparam \core/pcpi_div/n673_s .ALU_MODE=1;
ALU \core/pcpi_div/n672_s  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/divisor [1]),
	.I3(GND),
	.CIN(\core/pcpi_div/n673_0_COUT ),
	.COUT(\core/pcpi_div/n672_0_COUT ),
	.SUM(\core/pcpi_div/n672_3 )
);
defparam \core/pcpi_div/n672_s .ALU_MODE=1;
ALU \core/pcpi_div/n671_s  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/divisor [2]),
	.I3(GND),
	.CIN(\core/pcpi_div/n672_0_COUT ),
	.COUT(\core/pcpi_div/n671_0_COUT ),
	.SUM(\core/pcpi_div/n671_3 )
);
defparam \core/pcpi_div/n671_s .ALU_MODE=1;
ALU \core/pcpi_div/n670_s  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/divisor [3]),
	.I3(GND),
	.CIN(\core/pcpi_div/n671_0_COUT ),
	.COUT(\core/pcpi_div/n670_0_COUT ),
	.SUM(\core/pcpi_div/n670_3 )
);
defparam \core/pcpi_div/n670_s .ALU_MODE=1;
ALU \core/pcpi_div/n669_s  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/divisor [4]),
	.I3(GND),
	.CIN(\core/pcpi_div/n670_0_COUT ),
	.COUT(\core/pcpi_div/n669_0_COUT ),
	.SUM(\core/pcpi_div/n669_3 )
);
defparam \core/pcpi_div/n669_s .ALU_MODE=1;
ALU \core/pcpi_div/n668_s  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/divisor [5]),
	.I3(GND),
	.CIN(\core/pcpi_div/n669_0_COUT ),
	.COUT(\core/pcpi_div/n668_0_COUT ),
	.SUM(\core/pcpi_div/n668_3 )
);
defparam \core/pcpi_div/n668_s .ALU_MODE=1;
ALU \core/pcpi_div/n667_s  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/divisor [6]),
	.I3(GND),
	.CIN(\core/pcpi_div/n668_0_COUT ),
	.COUT(\core/pcpi_div/n667_0_COUT ),
	.SUM(\core/pcpi_div/n667_3 )
);
defparam \core/pcpi_div/n667_s .ALU_MODE=1;
ALU \core/pcpi_div/n666_s  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/divisor [7]),
	.I3(GND),
	.CIN(\core/pcpi_div/n667_0_COUT ),
	.COUT(\core/pcpi_div/n666_0_COUT ),
	.SUM(\core/pcpi_div/n666_3 )
);
defparam \core/pcpi_div/n666_s .ALU_MODE=1;
ALU \core/pcpi_div/n665_s  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/divisor [8]),
	.I3(GND),
	.CIN(\core/pcpi_div/n666_0_COUT ),
	.COUT(\core/pcpi_div/n665_0_COUT ),
	.SUM(\core/pcpi_div/n665_3 )
);
defparam \core/pcpi_div/n665_s .ALU_MODE=1;
ALU \core/pcpi_div/n664_s  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/divisor [9]),
	.I3(GND),
	.CIN(\core/pcpi_div/n665_0_COUT ),
	.COUT(\core/pcpi_div/n664_0_COUT ),
	.SUM(\core/pcpi_div/n664_3 )
);
defparam \core/pcpi_div/n664_s .ALU_MODE=1;
ALU \core/pcpi_div/n663_s  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/divisor [10]),
	.I3(GND),
	.CIN(\core/pcpi_div/n664_0_COUT ),
	.COUT(\core/pcpi_div/n663_0_COUT ),
	.SUM(\core/pcpi_div/n663_3 )
);
defparam \core/pcpi_div/n663_s .ALU_MODE=1;
ALU \core/pcpi_div/n662_s  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/divisor [11]),
	.I3(GND),
	.CIN(\core/pcpi_div/n663_0_COUT ),
	.COUT(\core/pcpi_div/n662_0_COUT ),
	.SUM(\core/pcpi_div/n662_3 )
);
defparam \core/pcpi_div/n662_s .ALU_MODE=1;
ALU \core/pcpi_div/n661_s  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/divisor [12]),
	.I3(GND),
	.CIN(\core/pcpi_div/n662_0_COUT ),
	.COUT(\core/pcpi_div/n661_0_COUT ),
	.SUM(\core/pcpi_div/n661_3 )
);
defparam \core/pcpi_div/n661_s .ALU_MODE=1;
ALU \core/pcpi_div/n660_s  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/divisor [13]),
	.I3(GND),
	.CIN(\core/pcpi_div/n661_0_COUT ),
	.COUT(\core/pcpi_div/n660_0_COUT ),
	.SUM(\core/pcpi_div/n660_3 )
);
defparam \core/pcpi_div/n660_s .ALU_MODE=1;
ALU \core/pcpi_div/n659_s  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/divisor [14]),
	.I3(GND),
	.CIN(\core/pcpi_div/n660_0_COUT ),
	.COUT(\core/pcpi_div/n659_0_COUT ),
	.SUM(\core/pcpi_div/n659_3 )
);
defparam \core/pcpi_div/n659_s .ALU_MODE=1;
ALU \core/pcpi_div/n658_s  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/divisor [15]),
	.I3(GND),
	.CIN(\core/pcpi_div/n659_0_COUT ),
	.COUT(\core/pcpi_div/n658_0_COUT ),
	.SUM(\core/pcpi_div/n658_3 )
);
defparam \core/pcpi_div/n658_s .ALU_MODE=1;
ALU \core/pcpi_div/n657_s  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/divisor [16]),
	.I3(GND),
	.CIN(\core/pcpi_div/n658_0_COUT ),
	.COUT(\core/pcpi_div/n657_0_COUT ),
	.SUM(\core/pcpi_div/n657_3 )
);
defparam \core/pcpi_div/n657_s .ALU_MODE=1;
ALU \core/pcpi_div/n656_s  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/divisor [17]),
	.I3(GND),
	.CIN(\core/pcpi_div/n657_0_COUT ),
	.COUT(\core/pcpi_div/n656_0_COUT ),
	.SUM(\core/pcpi_div/n656_3 )
);
defparam \core/pcpi_div/n656_s .ALU_MODE=1;
ALU \core/pcpi_div/n655_s  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/divisor [18]),
	.I3(GND),
	.CIN(\core/pcpi_div/n656_0_COUT ),
	.COUT(\core/pcpi_div/n655_0_COUT ),
	.SUM(\core/pcpi_div/n655_3 )
);
defparam \core/pcpi_div/n655_s .ALU_MODE=1;
ALU \core/pcpi_div/n654_s  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/divisor [19]),
	.I3(GND),
	.CIN(\core/pcpi_div/n655_0_COUT ),
	.COUT(\core/pcpi_div/n654_0_COUT ),
	.SUM(\core/pcpi_div/n654_3 )
);
defparam \core/pcpi_div/n654_s .ALU_MODE=1;
ALU \core/pcpi_div/n653_s  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/divisor [20]),
	.I3(GND),
	.CIN(\core/pcpi_div/n654_0_COUT ),
	.COUT(\core/pcpi_div/n653_0_COUT ),
	.SUM(\core/pcpi_div/n653_3 )
);
defparam \core/pcpi_div/n653_s .ALU_MODE=1;
ALU \core/pcpi_div/n652_s  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/divisor [21]),
	.I3(GND),
	.CIN(\core/pcpi_div/n653_0_COUT ),
	.COUT(\core/pcpi_div/n652_0_COUT ),
	.SUM(\core/pcpi_div/n652_3 )
);
defparam \core/pcpi_div/n652_s .ALU_MODE=1;
ALU \core/pcpi_div/n651_s  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/divisor [22]),
	.I3(GND),
	.CIN(\core/pcpi_div/n652_0_COUT ),
	.COUT(\core/pcpi_div/n651_0_COUT ),
	.SUM(\core/pcpi_div/n651_3 )
);
defparam \core/pcpi_div/n651_s .ALU_MODE=1;
ALU \core/pcpi_div/n650_s  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/divisor [23]),
	.I3(GND),
	.CIN(\core/pcpi_div/n651_0_COUT ),
	.COUT(\core/pcpi_div/n650_0_COUT ),
	.SUM(\core/pcpi_div/n650_3 )
);
defparam \core/pcpi_div/n650_s .ALU_MODE=1;
ALU \core/pcpi_div/n649_s  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/divisor [24]),
	.I3(GND),
	.CIN(\core/pcpi_div/n650_0_COUT ),
	.COUT(\core/pcpi_div/n649_0_COUT ),
	.SUM(\core/pcpi_div/n649_3 )
);
defparam \core/pcpi_div/n649_s .ALU_MODE=1;
ALU \core/pcpi_div/n648_s  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/divisor [25]),
	.I3(GND),
	.CIN(\core/pcpi_div/n649_0_COUT ),
	.COUT(\core/pcpi_div/n648_0_COUT ),
	.SUM(\core/pcpi_div/n648_3 )
);
defparam \core/pcpi_div/n648_s .ALU_MODE=1;
ALU \core/pcpi_div/n647_s  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/divisor [26]),
	.I3(GND),
	.CIN(\core/pcpi_div/n648_0_COUT ),
	.COUT(\core/pcpi_div/n647_0_COUT ),
	.SUM(\core/pcpi_div/n647_3 )
);
defparam \core/pcpi_div/n647_s .ALU_MODE=1;
ALU \core/pcpi_div/n646_s  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/divisor [27]),
	.I3(GND),
	.CIN(\core/pcpi_div/n647_0_COUT ),
	.COUT(\core/pcpi_div/n646_0_COUT ),
	.SUM(\core/pcpi_div/n646_3 )
);
defparam \core/pcpi_div/n646_s .ALU_MODE=1;
ALU \core/pcpi_div/n645_s  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/divisor [28]),
	.I3(GND),
	.CIN(\core/pcpi_div/n646_0_COUT ),
	.COUT(\core/pcpi_div/n645_0_COUT ),
	.SUM(\core/pcpi_div/n645_3 )
);
defparam \core/pcpi_div/n645_s .ALU_MODE=1;
ALU \core/pcpi_div/n644_s  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/divisor [29]),
	.I3(GND),
	.CIN(\core/pcpi_div/n645_0_COUT ),
	.COUT(\core/pcpi_div/n644_0_COUT ),
	.SUM(\core/pcpi_div/n644_3 )
);
defparam \core/pcpi_div/n644_s .ALU_MODE=1;
ALU \core/pcpi_div/n643_s  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/divisor [30]),
	.I3(GND),
	.CIN(\core/pcpi_div/n644_0_COUT ),
	.COUT(\core/pcpi_div/n643_0_COUT ),
	.SUM(\core/pcpi_div/n643_3 )
);
defparam \core/pcpi_div/n643_s .ALU_MODE=1;
ALU \core/pcpi_div/n642_s  (
	.I0(\core/pcpi_div/dividend [31]),
	.I1(\core/pcpi_div/divisor [31]),
	.I3(GND),
	.CIN(\core/pcpi_div/n643_0_COUT ),
	.COUT(\core/pcpi_div/n642_0_COUT ),
	.SUM(\core/pcpi_div/n642_3 )
);
defparam \core/pcpi_div/n642_s .ALU_MODE=1;
LUT3 \core/pcpi_div/n33_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n33_3 )
);
defparam \core/pcpi_div/n33_s0 .INIT=8'h10;
LUT3 \core/pcpi_div/n34_s0  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n34_3 )
);
defparam \core/pcpi_div/n34_s0 .INIT=8'h40;
LUT3 \core/pcpi_div/n35_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n35_3 )
);
defparam \core/pcpi_div/n35_s0 .INIT=8'h40;
LUT3 \core/pcpi_div/n36_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n36_3 )
);
defparam \core/pcpi_div/n36_s0 .INIT=8'h80;
LUT4 \core/pcpi_div/n316_s0  (
	.I0(\core/pcpi_div/n316_4 ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/pcpi_div/n316_5 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n316_3 )
);
defparam \core/pcpi_div/n316_s0 .INIT=16'hDC0F;
LUT4 \core/pcpi_div/n318_s0  (
	.I0(\core/pcpi_div/quotient_msk [22]),
	.I1(\core/pcpi_div/quotient_msk [23]),
	.I2(\core/pcpi_div/n318_4 ),
	.I3(\core/pcpi_div/n318_5 ),
	.F(\core/pcpi_div/n318_3 )
);
defparam \core/pcpi_div/n318_s0 .INIT=16'h1000;
LUT4 \core/pcpi_div/n514_s0  (
	.I0(\core/pcpi_div/n514_4 ),
	.I1(\core/pcpi_div/quotient [31]),
	.I2(\core/pcpi_div/n514_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n514_3 )
);
defparam \core/pcpi_div/n514_s0 .INIT=16'h55C3;
LUT4 \core/pcpi_div/n515_s0  (
	.I0(\core/pcpi_div/n515_4 ),
	.I1(\core/pcpi_div/dividend [30]),
	.I2(\core/pcpi_div/n515_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n515_3 )
);
defparam \core/pcpi_div/n515_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n516_s0  (
	.I0(\core/pcpi_div/n516_4 ),
	.I1(\core/pcpi_div/quotient [29]),
	.I2(\core/pcpi_div/n516_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n516_3 )
);
defparam \core/pcpi_div/n516_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n517_s0  (
	.I0(\core/pcpi_div/n517_4 ),
	.I1(\core/pcpi_div/n517_5 ),
	.I2(\core/pcpi_div/dividend [28]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n517_3 )
);
defparam \core/pcpi_div/n517_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n518_s0  (
	.I0(\core/pcpi_div/n518_4 ),
	.I1(\core/pcpi_div/dividend [27]),
	.I2(\core/pcpi_div/n518_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n518_3 )
);
defparam \core/pcpi_div/n518_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n519_s0  (
	.I0(\core/pcpi_div/n519_4 ),
	.I1(\core/pcpi_div/quotient [26]),
	.I2(\core/pcpi_div/n519_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n519_3 )
);
defparam \core/pcpi_div/n519_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n520_s0  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/quotient [25]),
	.I2(\core/pcpi_div/n520_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n520_3 )
);
defparam \core/pcpi_div/n520_s0 .INIT=16'hA53C;
LUT4 \core/pcpi_div/n521_s0  (
	.I0(\core/pcpi_div/n521_4 ),
	.I1(\core/pcpi_div/dividend [24]),
	.I2(\core/pcpi_div/n521_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n521_3 )
);
defparam \core/pcpi_div/n521_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n522_s0  (
	.I0(\core/pcpi_div/n522_4 ),
	.I1(\core/pcpi_div/quotient [23]),
	.I2(\core/pcpi_div/n522_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n522_3 )
);
defparam \core/pcpi_div/n522_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n523_s0  (
	.I0(\core/pcpi_div/quotient [22]),
	.I1(\core/pcpi_div/dividend [22]),
	.I2(\core/pcpi_div/n523_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n523_3 )
);
defparam \core/pcpi_div/n523_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n524_s0  (
	.I0(\core/pcpi_div/n524_4 ),
	.I1(\core/pcpi_div/dividend [21]),
	.I2(\core/pcpi_div/n524_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n524_3 )
);
defparam \core/pcpi_div/n524_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n525_s0  (
	.I0(\core/pcpi_div/n525_4 ),
	.I1(\core/pcpi_div/quotient [20]),
	.I2(\core/pcpi_div/n525_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n525_3 )
);
defparam \core/pcpi_div/n525_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n526_s0  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/quotient [19]),
	.I2(\core/pcpi_div/n526_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n526_3 )
);
defparam \core/pcpi_div/n526_s0 .INIT=16'hA53C;
LUT4 \core/pcpi_div/n527_s0  (
	.I0(\core/pcpi_div/n527_4 ),
	.I1(\core/pcpi_div/dividend [18]),
	.I2(\core/pcpi_div/n527_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n527_3 )
);
defparam \core/pcpi_div/n527_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n528_s0  (
	.I0(\core/pcpi_div/n528_4 ),
	.I1(\core/pcpi_div/quotient [17]),
	.I2(\core/pcpi_div/n528_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n528_3 )
);
defparam \core/pcpi_div/n528_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n529_s0  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/quotient [16]),
	.I2(\core/pcpi_div/n529_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n529_3 )
);
defparam \core/pcpi_div/n529_s0 .INIT=16'hA53C;
LUT4 \core/pcpi_div/n530_s0  (
	.I0(\core/pcpi_div/n530_4 ),
	.I1(\core/pcpi_div/dividend [15]),
	.I2(\core/pcpi_div/n530_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n530_3 )
);
defparam \core/pcpi_div/n530_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n531_s0  (
	.I0(\core/pcpi_div/n531_4 ),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/n531_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n531_3 )
);
defparam \core/pcpi_div/n531_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n532_s0  (
	.I0(\core/pcpi_div/quotient [13]),
	.I1(\core/pcpi_div/dividend [13]),
	.I2(\core/pcpi_div/n532_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n532_3 )
);
defparam \core/pcpi_div/n532_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n533_s0  (
	.I0(\core/pcpi_div/n533_4 ),
	.I1(\core/pcpi_div/quotient [12]),
	.I2(\core/pcpi_div/n533_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n533_3 )
);
defparam \core/pcpi_div/n533_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n534_s0  (
	.I0(\core/pcpi_div/n534_4 ),
	.I1(\core/pcpi_div/dividend [11]),
	.I2(\core/pcpi_div/n534_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n534_3 )
);
defparam \core/pcpi_div/n534_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n535_s0  (
	.I0(\core/pcpi_div/quotient [10]),
	.I1(\core/pcpi_div/dividend [10]),
	.I2(\core/pcpi_div/n535_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n535_3 )
);
defparam \core/pcpi_div/n535_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n536_s0  (
	.I0(\core/pcpi_div/n536_4 ),
	.I1(\core/pcpi_div/quotient [9]),
	.I2(\core/pcpi_div/n536_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n536_3 )
);
defparam \core/pcpi_div/n536_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n537_s0  (
	.I0(\core/pcpi_div/n537_4 ),
	.I1(\core/pcpi_div/dividend [8]),
	.I2(\core/pcpi_div/n537_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n537_3 )
);
defparam \core/pcpi_div/n537_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n538_s0  (
	.I0(\core/pcpi_div/quotient [7]),
	.I1(\core/pcpi_div/dividend [7]),
	.I2(\core/pcpi_div/n538_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n538_3 )
);
defparam \core/pcpi_div/n538_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n539_s0  (
	.I0(\core/pcpi_div/n539_4 ),
	.I1(\core/pcpi_div/quotient [6]),
	.I2(\core/pcpi_div/n539_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n539_3 )
);
defparam \core/pcpi_div/n539_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n540_s0  (
	.I0(\core/pcpi_div/n540_4 ),
	.I1(\core/pcpi_div/dividend [5]),
	.I2(\core/pcpi_div/n540_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n540_3 )
);
defparam \core/pcpi_div/n540_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n541_s0  (
	.I0(\core/pcpi_div/quotient [4]),
	.I1(\core/pcpi_div/dividend [4]),
	.I2(\core/pcpi_div/n541_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n541_3 )
);
defparam \core/pcpi_div/n541_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n542_s0  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/quotient [3]),
	.I2(\core/pcpi_div/n542_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n542_3 )
);
defparam \core/pcpi_div/n542_s0 .INIT=16'hA53C;
LUT4 \core/pcpi_div/n543_s0  (
	.I0(\core/pcpi_div/n543_4 ),
	.I1(\core/pcpi_div/n543_5 ),
	.I2(\core/pcpi_div/quotient [2]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n543_3 )
);
defparam \core/pcpi_div/n543_s0 .INIT=16'h553C;
LUT3 \core/pcpi_div/n544_s0  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/n545_5 ),
	.I2(\core/pcpi_div/n544_6 ),
	.F(\core/pcpi_div/n544_3 )
);
defparam \core/pcpi_div/n544_s0 .INIT=8'h87;
LUT4 \core/pcpi_div/n773_s0  (
	.I0(\core/pcpi_div/n773_4 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/pcpi_div/n642_3 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n773_3 )
);
defparam \core/pcpi_div/n773_s0 .INIT=16'h44F0;
LUT4 \core/pcpi_div/n774_s0  (
	.I0(\core/pcpi_div/n643_3 ),
	.I1(\core/pcpi_div/n774_7 ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n774_3 )
);
defparam \core/pcpi_div/n774_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n775_s0  (
	.I0(\core/pcpi_div/n644_3 ),
	.I1(\core/pcpi_div/n775_4 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n775_3 )
);
defparam \core/pcpi_div/n775_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n776_s0  (
	.I0(\core/pcpi_div/n645_3 ),
	.I1(\core/pcpi_div/n776_4 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n776_3 )
);
defparam \core/pcpi_div/n776_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n777_s0  (
	.I0(\core/pcpi_div/n646_3 ),
	.I1(\core/pcpi_div/n777_4 ),
	.I2(\core/reg_op1 [27]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n777_3 )
);
defparam \core/pcpi_div/n777_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n778_s0  (
	.I0(\core/pcpi_div/n647_3 ),
	.I1(\core/pcpi_div/n778_4 ),
	.I2(\core/reg_op1 [26]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n778_3 )
);
defparam \core/pcpi_div/n778_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n779_s0  (
	.I0(\core/pcpi_div/n648_3 ),
	.I1(\core/pcpi_div/n779_6 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n779_3 )
);
defparam \core/pcpi_div/n779_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n780_s0  (
	.I0(\core/pcpi_div/n649_3 ),
	.I1(\core/pcpi_div/n780_4 ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n780_3 )
);
defparam \core/pcpi_div/n780_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n781_s0  (
	.I0(\core/pcpi_div/n650_3 ),
	.I1(\core/pcpi_div/n781_6 ),
	.I2(\core/reg_op1 [23]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n781_3 )
);
defparam \core/pcpi_div/n781_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n782_s0  (
	.I0(\core/pcpi_div/n651_3 ),
	.I1(\core/pcpi_div/n782_4 ),
	.I2(\core/reg_op1 [22]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n782_3 )
);
defparam \core/pcpi_div/n782_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n783_s0  (
	.I0(\core/pcpi_div/n652_3 ),
	.I1(\core/pcpi_div/n783_4 ),
	.I2(\core/reg_op1 [21]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n783_3 )
);
defparam \core/pcpi_div/n783_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n784_s0  (
	.I0(\core/pcpi_div/n653_3 ),
	.I1(\core/pcpi_div/n784_6 ),
	.I2(\core/reg_op1 [20]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n784_3 )
);
defparam \core/pcpi_div/n784_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n785_s0  (
	.I0(\core/pcpi_div/n654_3 ),
	.I1(\core/pcpi_div/n785_4 ),
	.I2(\core/reg_op1 [19]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n785_3 )
);
defparam \core/pcpi_div/n785_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n786_s0  (
	.I0(\core/pcpi_div/n655_3 ),
	.I1(\core/pcpi_div/n786_4 ),
	.I2(\core/reg_op1 [18]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n786_3 )
);
defparam \core/pcpi_div/n786_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n787_s0  (
	.I0(\core/pcpi_div/n656_3 ),
	.I1(\core/pcpi_div/n787_6 ),
	.I2(\core/reg_op1 [17]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n787_3 )
);
defparam \core/pcpi_div/n787_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n788_s0  (
	.I0(\core/pcpi_div/n657_3 ),
	.I1(\core/pcpi_div/n788_4 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n788_3 )
);
defparam \core/pcpi_div/n788_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n789_s0  (
	.I0(\core/pcpi_div/n658_3 ),
	.I1(\core/pcpi_div/n789_4 ),
	.I2(\core/reg_op1 [15]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n789_3 )
);
defparam \core/pcpi_div/n789_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n790_s0  (
	.I0(\core/pcpi_div/n659_3 ),
	.I1(\core/pcpi_div/n790_6 ),
	.I2(\core/reg_op1 [14]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n790_3 )
);
defparam \core/pcpi_div/n790_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n791_s0  (
	.I0(\core/pcpi_div/n660_3 ),
	.I1(\core/pcpi_div/n791_4 ),
	.I2(\core/reg_op1 [13]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n791_3 )
);
defparam \core/pcpi_div/n791_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n792_s0  (
	.I0(\core/pcpi_div/n661_3 ),
	.I1(\core/pcpi_div/n792_4 ),
	.I2(\core/reg_op1 [12]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n792_3 )
);
defparam \core/pcpi_div/n792_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n793_s0  (
	.I0(\core/pcpi_div/n662_3 ),
	.I1(\core/pcpi_div/n793_6 ),
	.I2(\core/reg_op1 [11]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n793_3 )
);
defparam \core/pcpi_div/n793_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n794_s0  (
	.I0(\core/pcpi_div/n663_3 ),
	.I1(\core/pcpi_div/n794_4 ),
	.I2(\core/reg_op1 [10]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n794_3 )
);
defparam \core/pcpi_div/n794_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n795_s0  (
	.I0(\core/pcpi_div/n664_3 ),
	.I1(\core/pcpi_div/n795_4 ),
	.I2(\core/reg_op1 [9]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n795_3 )
);
defparam \core/pcpi_div/n795_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n796_s0  (
	.I0(\core/pcpi_div/n665_3 ),
	.I1(\core/pcpi_div/n796_6 ),
	.I2(\core/reg_op1 [8]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n796_3 )
);
defparam \core/pcpi_div/n796_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n797_s0  (
	.I0(\core/pcpi_div/n666_3 ),
	.I1(\core/pcpi_div/n797_4 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n797_3 )
);
defparam \core/pcpi_div/n797_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n798_s0  (
	.I0(\core/pcpi_div/n667_3 ),
	.I1(\core/pcpi_div/n798_4 ),
	.I2(\core/reg_op1 [6]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n798_3 )
);
defparam \core/pcpi_div/n798_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n799_s0  (
	.I0(\core/pcpi_div/n668_3 ),
	.I1(\core/pcpi_div/n799_6 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n799_3 )
);
defparam \core/pcpi_div/n799_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n800_s0  (
	.I0(\core/pcpi_div/n669_3 ),
	.I1(\core/pcpi_div/n800_4 ),
	.I2(\core/reg_op1 [4]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n800_3 )
);
defparam \core/pcpi_div/n800_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n801_s0  (
	.I0(\core/pcpi_div/n670_3 ),
	.I1(\core/pcpi_div/n801_6 ),
	.I2(\core/reg_op1 [3]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n801_3 )
);
defparam \core/pcpi_div/n801_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n802_s0  (
	.I0(\core/pcpi_div/n671_3 ),
	.I1(\core/pcpi_div/n802_6 ),
	.I2(\core/reg_op1 [2]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n802_3 )
);
defparam \core/pcpi_div/n802_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n803_s0  (
	.I0(\core/pcpi_div/n672_3 ),
	.I1(\core/pcpi_div/n803_6 ),
	.I2(\core/reg_op1 [1]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n803_3 )
);
defparam \core/pcpi_div/n803_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n838_s0  (
	.I0(\core/pcpi_div/divisor [62]),
	.I1(\core/pcpi_div/n838_4 ),
	.I2(\core/reg_op2 [30]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n838_3 )
);
defparam \core/pcpi_div/n838_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n839_s0  (
	.I0(\core/pcpi_div/divisor [61]),
	.I1(\core/pcpi_div/n839_4 ),
	.I2(\core/reg_op2 [29]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n839_3 )
);
defparam \core/pcpi_div/n839_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n840_s0  (
	.I0(\core/pcpi_div/divisor [60]),
	.I1(\core/pcpi_div/n840_4 ),
	.I2(\core/reg_op2 [28]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n840_3 )
);
defparam \core/pcpi_div/n840_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n841_s0  (
	.I0(\core/pcpi_div/divisor [59]),
	.I1(\core/pcpi_div/n841_4 ),
	.I2(\core/reg_op2 [27]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n841_3 )
);
defparam \core/pcpi_div/n841_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n842_s0  (
	.I0(\core/pcpi_div/divisor [58]),
	.I1(\core/pcpi_div/n842_4 ),
	.I2(\core/reg_op2 [26]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n842_3 )
);
defparam \core/pcpi_div/n842_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n843_s0  (
	.I0(\core/pcpi_div/divisor [57]),
	.I1(\core/pcpi_div/n843_6 ),
	.I2(\core/reg_op2 [25]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n843_3 )
);
defparam \core/pcpi_div/n843_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n844_s0  (
	.I0(\core/pcpi_div/divisor [56]),
	.I1(\core/pcpi_div/n844_4 ),
	.I2(\core/reg_op2 [24]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n844_3 )
);
defparam \core/pcpi_div/n844_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n845_s0  (
	.I0(\core/pcpi_div/divisor [55]),
	.I1(\core/pcpi_div/n845_4 ),
	.I2(\core/reg_op2 [23]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n845_3 )
);
defparam \core/pcpi_div/n845_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n846_s0  (
	.I0(\core/pcpi_div/divisor [54]),
	.I1(\core/pcpi_div/n846_6 ),
	.I2(\core/reg_op2 [22]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n846_3 )
);
defparam \core/pcpi_div/n846_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n847_s0  (
	.I0(\core/pcpi_div/divisor [53]),
	.I1(\core/pcpi_div/n847_4 ),
	.I2(\core/reg_op2 [21]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n847_3 )
);
defparam \core/pcpi_div/n847_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n848_s0  (
	.I0(\core/pcpi_div/divisor [52]),
	.I1(\core/pcpi_div/n848_4 ),
	.I2(\core/reg_op2 [20]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n848_3 )
);
defparam \core/pcpi_div/n848_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n849_s0  (
	.I0(\core/pcpi_div/divisor [51]),
	.I1(\core/pcpi_div/n849_6 ),
	.I2(\core/reg_op2 [19]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n849_3 )
);
defparam \core/pcpi_div/n849_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n850_s0  (
	.I0(\core/pcpi_div/divisor [50]),
	.I1(\core/pcpi_div/n850_4 ),
	.I2(\core/reg_op2 [18]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n850_3 )
);
defparam \core/pcpi_div/n850_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n851_s0  (
	.I0(\core/pcpi_div/divisor [49]),
	.I1(\core/pcpi_div/n851_4 ),
	.I2(\core/reg_op2 [17]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n851_3 )
);
defparam \core/pcpi_div/n851_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n852_s0  (
	.I0(\core/pcpi_div/divisor [48]),
	.I1(\core/pcpi_div/n852_6 ),
	.I2(\core/reg_op2 [16]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n852_3 )
);
defparam \core/pcpi_div/n852_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n853_s0  (
	.I0(\core/pcpi_div/divisor [47]),
	.I1(\core/pcpi_div/n853_4 ),
	.I2(\core/reg_op2 [15]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n853_3 )
);
defparam \core/pcpi_div/n853_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n854_s0  (
	.I0(\core/pcpi_div/divisor [46]),
	.I1(\core/pcpi_div/n854_4 ),
	.I2(\core/reg_op2 [14]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n854_3 )
);
defparam \core/pcpi_div/n854_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n855_s0  (
	.I0(\core/pcpi_div/divisor [45]),
	.I1(\core/pcpi_div/n855_6 ),
	.I2(\core/reg_op2 [13]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n855_3 )
);
defparam \core/pcpi_div/n855_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n856_s0  (
	.I0(\core/pcpi_div/divisor [44]),
	.I1(\core/pcpi_div/n856_4 ),
	.I2(\core/reg_op2 [12]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n856_3 )
);
defparam \core/pcpi_div/n856_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n857_s0  (
	.I0(\core/pcpi_div/divisor [43]),
	.I1(\core/pcpi_div/n857_4 ),
	.I2(\core/reg_op2 [11]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n857_3 )
);
defparam \core/pcpi_div/n857_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n858_s0  (
	.I0(\core/pcpi_div/divisor [42]),
	.I1(\core/pcpi_div/n858_6 ),
	.I2(\core/reg_op2 [10]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n858_3 )
);
defparam \core/pcpi_div/n858_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n859_s0  (
	.I0(\core/pcpi_div/divisor [41]),
	.I1(\core/pcpi_div/n859_4 ),
	.I2(\core/reg_op2 [9]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n859_3 )
);
defparam \core/pcpi_div/n859_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n860_s0  (
	.I0(\core/pcpi_div/divisor [40]),
	.I1(\core/pcpi_div/n860_4 ),
	.I2(\core/reg_op2 [8]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n860_3 )
);
defparam \core/pcpi_div/n860_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n861_s0  (
	.I0(\core/pcpi_div/divisor [39]),
	.I1(\core/pcpi_div/n861_6 ),
	.I2(\core/reg_op2 [7]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n861_3 )
);
defparam \core/pcpi_div/n861_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n862_s0  (
	.I0(\core/pcpi_div/divisor [38]),
	.I1(\core/pcpi_div/n862_4 ),
	.I2(\core/reg_op2 [6]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n862_3 )
);
defparam \core/pcpi_div/n862_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n863_s0  (
	.I0(\core/pcpi_div/divisor [37]),
	.I1(\core/pcpi_div/n863_4 ),
	.I2(\core/reg_op2 [5]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n863_3 )
);
defparam \core/pcpi_div/n863_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n864_s0  (
	.I0(\core/pcpi_div/divisor [36]),
	.I1(\core/pcpi_div/n864_6 ),
	.I2(\core/reg_op2 [4]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n864_3 )
);
defparam \core/pcpi_div/n864_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n865_s0  (
	.I0(\core/pcpi_div/divisor [35]),
	.I1(\core/pcpi_div/n865_4 ),
	.I2(\core/reg_op2 [3]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n865_3 )
);
defparam \core/pcpi_div/n865_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n866_s0  (
	.I0(\core/pcpi_div/divisor [34]),
	.I1(\core/pcpi_div/n866_4 ),
	.I2(\core/reg_op2 [2]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n866_3 )
);
defparam \core/pcpi_div/n866_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n867_s0  (
	.I0(\core/pcpi_div/divisor [33]),
	.I1(\core/pcpi_div/n867_6 ),
	.I2(\core/reg_op2 [1]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n867_3 )
);
defparam \core/pcpi_div/n867_s0 .INIT=16'h3CAA;
LUT2 \core/pcpi_div/n38_s1  (
	.I0(\core/pcpi_ready ),
	.I1(\core/instr_any_mulh_4 ),
	.F(\core/pcpi_div/n38_4 )
);
defparam \core/pcpi_div/n38_s1 .INIT=4'hB;
LUT4 \core/pcpi_div/n837_s1  (
	.I0(\core/pcpi_div/n837_6 ),
	.I1(\core/pcpi_div/n316_4 ),
	.I2(\core/reg_op2 [31]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n837_5 )
);
defparam \core/pcpi_div/n837_s1 .INIT=16'hD000;
LUT2 \core/pcpi_div/instr_any_div_rem_s1  (
	.I0(\core/pcpi_div/instr_divu ),
	.I1(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/instr_any_div_rem_4 )
);
defparam \core/pcpi_div/instr_any_div_rem_s1 .INIT=4'h1;
LUT4 \core/pcpi_div/n316_s1  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/pcpi_div/n316_6 ),
	.I3(\core/pcpi_div/n316_7 ),
	.F(\core/pcpi_div/n316_4 )
);
defparam \core/pcpi_div/n316_s1 .INIT=16'h1000;
LUT3 \core/pcpi_div/n316_s2  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n316_5 )
);
defparam \core/pcpi_div/n316_s2 .INIT=8'h53;
LUT4 \core/pcpi_div/n318_s1  (
	.I0(\core/pcpi_div/quotient_msk [0]),
	.I1(\core/pcpi_div/quotient_msk [1]),
	.I2(\core/pcpi_div/quotient_msk [2]),
	.I3(\core/pcpi_div/n318_6 ),
	.F(\core/pcpi_div/n318_4 )
);
defparam \core/pcpi_div/n318_s1 .INIT=16'h0100;
LUT4 \core/pcpi_div/n318_s2  (
	.I0(\core/pcpi_div/quotient_msk [24]),
	.I1(\core/pcpi_div/quotient_msk [29]),
	.I2(\core/pcpi_div/n318_7 ),
	.I3(\core/pcpi_div/n318_8 ),
	.F(\core/pcpi_div/n318_5 )
);
defparam \core/pcpi_div/n318_s2 .INIT=16'h1000;
LUT4 \core/pcpi_div/n514_s1  (
	.I0(\core/pcpi_div/n514_6 ),
	.I1(\core/pcpi_div/n514_7 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [31]),
	.F(\core/pcpi_div/n514_4 )
);
defparam \core/pcpi_div/n514_s1 .INIT=16'h708F;
LUT4 \core/pcpi_div/n514_s2  (
	.I0(\core/pcpi_div/quotient [30]),
	.I1(\core/pcpi_div/quotient [29]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/n516_5 ),
	.F(\core/pcpi_div/n514_5 )
);
defparam \core/pcpi_div/n514_s2 .INIT=16'h001F;
LUT4 \core/pcpi_div/n515_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [29]),
	.I2(\core/pcpi_div/n516_5 ),
	.I3(\core/pcpi_div/quotient [30]),
	.F(\core/pcpi_div/n515_4 )
);
defparam \core/pcpi_div/n515_s1 .INIT=16'h07F8;
LUT4 \core/pcpi_div/n515_s2  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/n514_7 ),
	.I2(\core/pcpi_div/n515_8 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n515_5 )
);
defparam \core/pcpi_div/n515_s2 .INIT=16'hBF00;
LUT4 \core/pcpi_div/n516_s1  (
	.I0(\core/pcpi_div/n514_7 ),
	.I1(\core/pcpi_div/n515_8 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [29]),
	.F(\core/pcpi_div/n516_4 )
);
defparam \core/pcpi_div/n516_s1 .INIT=16'h8F70;
LUT4 \core/pcpi_div/n516_s2  (
	.I0(\core/pcpi_div/quotient [28]),
	.I1(\core/pcpi_div/n516_6 ),
	.I2(\core/pcpi_div/n516_7 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n516_5 )
);
defparam \core/pcpi_div/n516_s2 .INIT=16'hBF00;
LUT4 \core/pcpi_div/n517_s1  (
	.I0(\core/pcpi_div/n516_6 ),
	.I1(\core/pcpi_div/n516_7 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [28]),
	.F(\core/pcpi_div/n517_4 )
);
defparam \core/pcpi_div/n517_s1 .INIT=16'h708F;
LUT3 \core/pcpi_div/n517_s2  (
	.I0(\core/pcpi_div/n517_6 ),
	.I1(\core/pcpi_div/n514_7 ),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n517_5 )
);
defparam \core/pcpi_div/n517_s2 .INIT=8'h70;
LUT4 \core/pcpi_div/n518_s1  (
	.I0(\core/pcpi_div/quotient [26]),
	.I1(\core/pcpi_div/n519_5 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [27]),
	.F(\core/pcpi_div/n518_4 )
);
defparam \core/pcpi_div/n518_s1 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n518_s2  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/dividend [25]),
	.I2(\core/pcpi_div/n514_7 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n518_5 )
);
defparam \core/pcpi_div/n518_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n519_s1  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/n514_7 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [26]),
	.F(\core/pcpi_div/n519_4 )
);
defparam \core/pcpi_div/n519_s1 .INIT=16'h4FB0;
LUT4 \core/pcpi_div/n519_s2  (
	.I0(\core/pcpi_div/quotient [25]),
	.I1(\core/pcpi_div/n516_6 ),
	.I2(\core/pcpi_div/n519_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n519_5 )
);
defparam \core/pcpi_div/n519_s2 .INIT=16'hBF00;
LUT4 \core/pcpi_div/n520_s1  (
	.I0(\core/pcpi_div/n514_7 ),
	.I1(\core/pcpi_div/n520_7 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n520_4 )
);
defparam \core/pcpi_div/n520_s1 .INIT=16'hAF30;
LUT4 \core/pcpi_div/n521_s1  (
	.I0(\core/pcpi_div/quotient [23]),
	.I1(\core/pcpi_div/n522_5 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [24]),
	.F(\core/pcpi_div/n521_4 )
);
defparam \core/pcpi_div/n521_s1 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n521_s2  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/dividend [22]),
	.I2(\core/pcpi_div/n521_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n521_5 )
);
defparam \core/pcpi_div/n521_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n522_s1  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/n521_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [23]),
	.F(\core/pcpi_div/n522_4 )
);
defparam \core/pcpi_div/n522_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n522_s2  (
	.I0(\core/pcpi_div/n516_6 ),
	.I1(\core/pcpi_div/quotient [22]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n522_5 )
);
defparam \core/pcpi_div/n522_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n523_s1  (
	.I0(\core/pcpi_div/n516_6 ),
	.I1(\core/pcpi_div/n521_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n523_4 )
);
defparam \core/pcpi_div/n523_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n524_s1  (
	.I0(\core/pcpi_div/quotient [20]),
	.I1(\core/pcpi_div/n525_5 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [21]),
	.F(\core/pcpi_div/n524_4 )
);
defparam \core/pcpi_div/n524_s1 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n524_s2  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/dividend [19]),
	.I2(\core/pcpi_div/n524_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n524_5 )
);
defparam \core/pcpi_div/n524_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n525_s1  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/n524_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [20]),
	.F(\core/pcpi_div/n525_4 )
);
defparam \core/pcpi_div/n525_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n525_s2  (
	.I0(\core/pcpi_div/n525_6 ),
	.I1(\core/pcpi_div/quotient [19]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n525_5 )
);
defparam \core/pcpi_div/n525_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n526_s1  (
	.I0(\core/pcpi_div/n524_6 ),
	.I1(\core/pcpi_div/n525_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n526_4 )
);
defparam \core/pcpi_div/n526_s1 .INIT=16'hAF30;
LUT4 \core/pcpi_div/n527_s1  (
	.I0(\core/pcpi_div/quotient [17]),
	.I1(\core/pcpi_div/n528_5 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [18]),
	.F(\core/pcpi_div/n527_4 )
);
defparam \core/pcpi_div/n527_s1 .INIT=16'h1FE0;
LUT4 \core/pcpi_div/n527_s2  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/dividend [16]),
	.I2(\core/pcpi_div/n527_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n527_5 )
);
defparam \core/pcpi_div/n527_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n528_s1  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/n527_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [17]),
	.F(\core/pcpi_div/n528_4 )
);
defparam \core/pcpi_div/n528_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n528_s2  (
	.I0(\core/pcpi_div/n528_6 ),
	.I1(\core/pcpi_div/quotient [16]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n528_5 )
);
defparam \core/pcpi_div/n528_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n529_s1  (
	.I0(\core/pcpi_div/n527_6 ),
	.I1(\core/pcpi_div/n528_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n529_4 )
);
defparam \core/pcpi_div/n529_s1 .INIT=16'hAF30;
LUT4 \core/pcpi_div/n530_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/n531_5 ),
	.I3(\core/pcpi_div/quotient [15]),
	.F(\core/pcpi_div/n530_4 )
);
defparam \core/pcpi_div/n530_s1 .INIT=16'h07F8;
LUT4 \core/pcpi_div/n530_s2  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/dividend [13]),
	.I2(\core/pcpi_div/n530_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n530_5 )
);
defparam \core/pcpi_div/n530_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n531_s1  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/n530_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [14]),
	.F(\core/pcpi_div/n531_4 )
);
defparam \core/pcpi_div/n531_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n531_s2  (
	.I0(\core/pcpi_div/n531_6 ),
	.I1(\core/pcpi_div/quotient [13]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n531_5 )
);
defparam \core/pcpi_div/n531_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n532_s1  (
	.I0(\core/pcpi_div/n531_6 ),
	.I1(\core/pcpi_div/n530_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n532_4 )
);
defparam \core/pcpi_div/n532_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n533_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [11]),
	.I2(\core/pcpi_div/n534_5 ),
	.I3(\core/pcpi_div/dividend [12]),
	.F(\core/pcpi_div/n533_4 )
);
defparam \core/pcpi_div/n533_s1 .INIT=16'h07F8;
LUT4 \core/pcpi_div/n533_s2  (
	.I0(\core/pcpi_div/quotient [11]),
	.I1(\core/pcpi_div/quotient [10]),
	.I2(\core/pcpi_div/n533_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n533_5 )
);
defparam \core/pcpi_div/n533_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n534_s1  (
	.I0(\core/pcpi_div/quotient [10]),
	.I1(\core/pcpi_div/n533_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [11]),
	.F(\core/pcpi_div/n534_4 )
);
defparam \core/pcpi_div/n534_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n534_s2  (
	.I0(\core/pcpi_div/n534_6 ),
	.I1(\core/pcpi_div/dividend [10]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n534_5 )
);
defparam \core/pcpi_div/n534_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n535_s1  (
	.I0(\core/pcpi_div/n533_6 ),
	.I1(\core/pcpi_div/n534_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n535_4 )
);
defparam \core/pcpi_div/n535_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n536_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [8]),
	.I2(\core/pcpi_div/n537_5 ),
	.I3(\core/pcpi_div/dividend [9]),
	.F(\core/pcpi_div/n536_4 )
);
defparam \core/pcpi_div/n536_s1 .INIT=16'h07F8;
LUT4 \core/pcpi_div/n536_s2  (
	.I0(\core/pcpi_div/quotient [8]),
	.I1(\core/pcpi_div/quotient [7]),
	.I2(\core/pcpi_div/n536_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n536_5 )
);
defparam \core/pcpi_div/n536_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n537_s1  (
	.I0(\core/pcpi_div/quotient [7]),
	.I1(\core/pcpi_div/n536_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [8]),
	.F(\core/pcpi_div/n537_4 )
);
defparam \core/pcpi_div/n537_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n537_s2  (
	.I0(\core/pcpi_div/n537_6 ),
	.I1(\core/pcpi_div/dividend [7]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n537_5 )
);
defparam \core/pcpi_div/n537_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n538_s1  (
	.I0(\core/pcpi_div/n536_6 ),
	.I1(\core/pcpi_div/n537_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n538_4 )
);
defparam \core/pcpi_div/n538_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n539_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [5]),
	.I2(\core/pcpi_div/n540_5 ),
	.I3(\core/pcpi_div/dividend [6]),
	.F(\core/pcpi_div/n539_4 )
);
defparam \core/pcpi_div/n539_s1 .INIT=16'h07F8;
LUT4 \core/pcpi_div/n539_s2  (
	.I0(\core/pcpi_div/quotient [5]),
	.I1(\core/pcpi_div/quotient [4]),
	.I2(\core/pcpi_div/n539_6 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n539_5 )
);
defparam \core/pcpi_div/n539_s2 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n540_s1  (
	.I0(\core/pcpi_div/quotient [4]),
	.I1(\core/pcpi_div/n539_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [5]),
	.F(\core/pcpi_div/n540_4 )
);
defparam \core/pcpi_div/n540_s1 .INIT=16'h4FB0;
LUT3 \core/pcpi_div/n540_s2  (
	.I0(\core/pcpi_div/n540_6 ),
	.I1(\core/pcpi_div/dividend [4]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n540_5 )
);
defparam \core/pcpi_div/n540_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n541_s1  (
	.I0(\core/pcpi_div/n539_6 ),
	.I1(\core/pcpi_div/n540_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n541_4 )
);
defparam \core/pcpi_div/n541_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n542_s1  (
	.I0(\core/pcpi_div/n542_5 ),
	.I1(\core/pcpi_div/n542_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n542_4 )
);
defparam \core/pcpi_div/n542_s1 .INIT=16'hAF30;
LUT4 \core/pcpi_div/n543_s1  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [2]),
	.F(\core/pcpi_div/n543_4 )
);
defparam \core/pcpi_div/n543_s1 .INIT=16'hE01F;
LUT3 \core/pcpi_div/n543_s2  (
	.I0(\core/pcpi_div/quotient [0]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n543_5 )
);
defparam \core/pcpi_div/n543_s2 .INIT=8'hE0;
LUT4 \core/pcpi_div/n773_s1  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/pcpi_div/n773_5 ),
	.F(\core/pcpi_div/n773_4 )
);
defparam \core/pcpi_div/n773_s1 .INIT=16'hE0EE;
LUT4 \core/pcpi_div/n775_s1  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/pcpi_div/n775_5 ),
	.I2(\core/pcpi_div/n775_6 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n775_4 )
);
defparam \core/pcpi_div/n775_s1 .INIT=16'hBF00;
LUT3 \core/pcpi_div/n776_s1  (
	.I0(\core/pcpi_div/n775_5 ),
	.I1(\core/pcpi_div/n775_6 ),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n776_4 )
);
defparam \core/pcpi_div/n776_s1 .INIT=8'h70;
LUT3 \core/pcpi_div/n777_s1  (
	.I0(\core/pcpi_div/n777_8 ),
	.I1(\core/pcpi_div/n777_6 ),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n777_4 )
);
defparam \core/pcpi_div/n777_s1 .INIT=8'h70;
LUT4 \core/pcpi_div/n778_s1  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/pcpi_div/n778_5 ),
	.I2(\core/pcpi_div/n777_6 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n778_4 )
);
defparam \core/pcpi_div/n778_s1 .INIT=16'hBF00;
LUT3 \core/pcpi_div/n780_s1  (
	.I0(\core/pcpi_div/n777_6 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n780_4 )
);
defparam \core/pcpi_div/n780_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n782_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/pcpi_div/n775_6 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n782_4 )
);
defparam \core/pcpi_div/n782_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n783_s1  (
	.I0(\core/pcpi_div/n775_6 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n783_4 )
);
defparam \core/pcpi_div/n783_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n785_s1  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/pcpi_div/n785_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n785_4 )
);
defparam \core/pcpi_div/n785_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n786_s1  (
	.I0(\core/pcpi_div/n785_5 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n786_4 )
);
defparam \core/pcpi_div/n786_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n788_s1  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/pcpi_div/n788_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n788_4 )
);
defparam \core/pcpi_div/n788_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n789_s1  (
	.I0(\core/pcpi_div/n788_5 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n789_4 )
);
defparam \core/pcpi_div/n789_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n791_s1  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/pcpi_div/n791_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n791_4 )
);
defparam \core/pcpi_div/n791_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n792_s1  (
	.I0(\core/pcpi_div/n791_5 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n792_4 )
);
defparam \core/pcpi_div/n792_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n794_s1  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/pcpi_div/n794_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n794_4 )
);
defparam \core/pcpi_div/n794_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n795_s1  (
	.I0(\core/pcpi_div/n794_5 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n795_4 )
);
defparam \core/pcpi_div/n795_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n797_s1  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/pcpi_div/n797_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n797_4 )
);
defparam \core/pcpi_div/n797_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n798_s1  (
	.I0(\core/pcpi_div/n797_5 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n798_4 )
);
defparam \core/pcpi_div/n798_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n800_s1  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/pcpi_div/n800_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n800_4 )
);
defparam \core/pcpi_div/n800_s1 .INIT=16'hEF00;
LUT4 \core/pcpi_div/n838_s1  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/pcpi_div/n316_7 ),
	.I2(\core/pcpi_div/n316_6 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n838_4 )
);
defparam \core/pcpi_div/n838_s1 .INIT=16'hBF00;
LUT3 \core/pcpi_div/n839_s1  (
	.I0(\core/pcpi_div/n316_7 ),
	.I1(\core/pcpi_div/n316_6 ),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n839_4 )
);
defparam \core/pcpi_div/n839_s1 .INIT=8'h70;
LUT3 \core/pcpi_div/n840_s1  (
	.I0(\core/pcpi_div/n840_5 ),
	.I1(\core/pcpi_div/n316_6 ),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n840_4 )
);
defparam \core/pcpi_div/n840_s1 .INIT=8'h70;
LUT4 \core/pcpi_div/n841_s1  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op2 [25]),
	.I2(\core/pcpi_div/n316_6 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n841_4 )
);
defparam \core/pcpi_div/n841_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n842_s1  (
	.I0(\core/pcpi_div/n316_6 ),
	.I1(\core/reg_op2 [25]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n842_4 )
);
defparam \core/pcpi_div/n842_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n844_s1  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [22]),
	.I2(\core/pcpi_div/n844_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n844_4 )
);
defparam \core/pcpi_div/n844_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n845_s1  (
	.I0(\core/pcpi_div/n844_5 ),
	.I1(\core/reg_op2 [22]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n845_4 )
);
defparam \core/pcpi_div/n845_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n847_s1  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op2 [19]),
	.I2(\core/pcpi_div/n847_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n847_4 )
);
defparam \core/pcpi_div/n847_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n848_s1  (
	.I0(\core/pcpi_div/n847_5 ),
	.I1(\core/reg_op2 [19]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n848_4 )
);
defparam \core/pcpi_div/n848_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n850_s1  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op2 [16]),
	.I2(\core/pcpi_div/n850_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n850_4 )
);
defparam \core/pcpi_div/n850_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n851_s1  (
	.I0(\core/pcpi_div/n850_5 ),
	.I1(\core/reg_op2 [16]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n851_4 )
);
defparam \core/pcpi_div/n851_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n853_s1  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/pcpi_div/n853_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n853_4 )
);
defparam \core/pcpi_div/n853_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n854_s1  (
	.I0(\core/pcpi_div/n853_5 ),
	.I1(\core/reg_op2 [13]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n854_4 )
);
defparam \core/pcpi_div/n854_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n856_s1  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/pcpi_div/n856_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n856_4 )
);
defparam \core/pcpi_div/n856_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n857_s1  (
	.I0(\core/pcpi_div/n856_5 ),
	.I1(\core/reg_op2 [10]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n857_4 )
);
defparam \core/pcpi_div/n857_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n859_s1  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/pcpi_div/n859_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n859_4 )
);
defparam \core/pcpi_div/n859_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n860_s1  (
	.I0(\core/pcpi_div/n859_5 ),
	.I1(\core/reg_op2 [7]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n860_4 )
);
defparam \core/pcpi_div/n860_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n862_s1  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/pcpi_div/n862_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n862_4 )
);
defparam \core/pcpi_div/n862_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n863_s1  (
	.I0(\core/pcpi_div/n862_5 ),
	.I1(\core/reg_op2 [4]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n863_4 )
);
defparam \core/pcpi_div/n863_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n865_s1  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/reg_op2 [2]),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n865_4 )
);
defparam \core/pcpi_div/n865_s1 .INIT=16'hFE00;
LUT3 \core/pcpi_div/n866_s1  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n866_4 )
);
defparam \core/pcpi_div/n866_s1 .INIT=8'hE0;
LUT3 \core/pcpi_div/n837_s2  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n837_6 )
);
defparam \core/pcpi_div/n837_s2 .INIT=8'hE0;
LUT4 \core/pcpi_div/n316_s3  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op2 [23]),
	.I2(\core/reg_op2 [24]),
	.I3(\core/pcpi_div/n844_5 ),
	.F(\core/pcpi_div/n316_6 )
);
defparam \core/pcpi_div/n316_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n316_s4  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op2 [27]),
	.I3(\core/reg_op2 [28]),
	.F(\core/pcpi_div/n316_7 )
);
defparam \core/pcpi_div/n316_s4 .INIT=16'h0001;
LUT3 \core/pcpi_div/n318_s3  (
	.I0(\core/pcpi_div/quotient_msk [3]),
	.I1(\core/pcpi_div/quotient_msk [4]),
	.I2(\core/pcpi_div/quotient_msk [5]),
	.F(\core/pcpi_div/n318_6 )
);
defparam \core/pcpi_div/n318_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n318_s4  (
	.I0(\core/pcpi_div/quotient_msk [30]),
	.I1(\core/pcpi_div/quotient_msk [31]),
	.I2(\core/pcpi_div/running ),
	.I3(\core/pcpi_div/n318_9 ),
	.F(\core/pcpi_div/n318_7 )
);
defparam \core/pcpi_div/n318_s4 .INIT=16'h1000;
LUT4 \core/pcpi_div/n318_s5  (
	.I0(\core/pcpi_div/n318_10 ),
	.I1(\core/pcpi_div/n318_11 ),
	.I2(\core/pcpi_div/n318_12 ),
	.I3(\core/pcpi_div/n318_13 ),
	.F(\core/pcpi_div/n318_8 )
);
defparam \core/pcpi_div/n318_s5 .INIT=16'h8000;
LUT4 \core/pcpi_div/n514_s3  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/dividend [29]),
	.I2(\core/pcpi_div/dividend [28]),
	.I3(\core/pcpi_div/n517_6 ),
	.F(\core/pcpi_div/n514_6 )
);
defparam \core/pcpi_div/n514_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n514_s4  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/dividend [23]),
	.I2(\core/pcpi_div/dividend [22]),
	.I3(\core/pcpi_div/n521_6 ),
	.F(\core/pcpi_div/n514_7 )
);
defparam \core/pcpi_div/n514_s4 .INIT=16'h0100;
LUT4 \core/pcpi_div/n516_s3  (
	.I0(\core/pcpi_div/quotient [21]),
	.I1(\core/pcpi_div/quotient [20]),
	.I2(\core/pcpi_div/quotient [19]),
	.I3(\core/pcpi_div/n525_6 ),
	.F(\core/pcpi_div/n516_6 )
);
defparam \core/pcpi_div/n516_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n516_s4  (
	.I0(\core/pcpi_div/quotient [27]),
	.I1(\core/pcpi_div/quotient [26]),
	.I2(\core/pcpi_div/quotient [25]),
	.I3(\core/pcpi_div/n519_6 ),
	.F(\core/pcpi_div/n516_7 )
);
defparam \core/pcpi_div/n516_s4 .INIT=16'h0100;
LUT3 \core/pcpi_div/n517_s3  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/dividend [26]),
	.I2(\core/pcpi_div/dividend [25]),
	.F(\core/pcpi_div/n517_6 )
);
defparam \core/pcpi_div/n517_s3 .INIT=8'h01;
LUT3 \core/pcpi_div/n519_s3  (
	.I0(\core/pcpi_div/quotient [24]),
	.I1(\core/pcpi_div/quotient [23]),
	.I2(\core/pcpi_div/quotient [22]),
	.F(\core/pcpi_div/n519_6 )
);
defparam \core/pcpi_div/n519_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n521_s3  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/dividend [20]),
	.I2(\core/pcpi_div/dividend [19]),
	.I3(\core/pcpi_div/n524_6 ),
	.F(\core/pcpi_div/n521_6 )
);
defparam \core/pcpi_div/n521_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n524_s3  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/dividend [17]),
	.I2(\core/pcpi_div/dividend [16]),
	.I3(\core/pcpi_div/n527_6 ),
	.F(\core/pcpi_div/n524_6 )
);
defparam \core/pcpi_div/n524_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n525_s3  (
	.I0(\core/pcpi_div/quotient [18]),
	.I1(\core/pcpi_div/quotient [17]),
	.I2(\core/pcpi_div/quotient [16]),
	.I3(\core/pcpi_div/n528_6 ),
	.F(\core/pcpi_div/n525_6 )
);
defparam \core/pcpi_div/n525_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n527_s3  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/dividend [14]),
	.I2(\core/pcpi_div/dividend [13]),
	.I3(\core/pcpi_div/n530_6 ),
	.F(\core/pcpi_div/n527_6 )
);
defparam \core/pcpi_div/n527_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n528_s3  (
	.I0(\core/pcpi_div/quotient [15]),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/quotient [13]),
	.I3(\core/pcpi_div/n531_6 ),
	.F(\core/pcpi_div/n528_6 )
);
defparam \core/pcpi_div/n528_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n530_s3  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/dividend [11]),
	.I2(\core/pcpi_div/dividend [10]),
	.I3(\core/pcpi_div/n534_6 ),
	.F(\core/pcpi_div/n530_6 )
);
defparam \core/pcpi_div/n530_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n531_s3  (
	.I0(\core/pcpi_div/quotient [12]),
	.I1(\core/pcpi_div/quotient [11]),
	.I2(\core/pcpi_div/quotient [10]),
	.I3(\core/pcpi_div/n533_6 ),
	.F(\core/pcpi_div/n531_6 )
);
defparam \core/pcpi_div/n531_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n533_s3  (
	.I0(\core/pcpi_div/quotient [9]),
	.I1(\core/pcpi_div/quotient [8]),
	.I2(\core/pcpi_div/quotient [7]),
	.I3(\core/pcpi_div/n536_6 ),
	.F(\core/pcpi_div/n533_6 )
);
defparam \core/pcpi_div/n533_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n534_s3  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/dividend [8]),
	.I2(\core/pcpi_div/dividend [7]),
	.I3(\core/pcpi_div/n537_6 ),
	.F(\core/pcpi_div/n534_6 )
);
defparam \core/pcpi_div/n534_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n536_s3  (
	.I0(\core/pcpi_div/quotient [6]),
	.I1(\core/pcpi_div/quotient [5]),
	.I2(\core/pcpi_div/quotient [4]),
	.I3(\core/pcpi_div/n539_6 ),
	.F(\core/pcpi_div/n536_6 )
);
defparam \core/pcpi_div/n536_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n537_s3  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/dividend [5]),
	.I2(\core/pcpi_div/dividend [4]),
	.I3(\core/pcpi_div/n540_6 ),
	.F(\core/pcpi_div/n537_6 )
);
defparam \core/pcpi_div/n537_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n539_s3  (
	.I0(\core/pcpi_div/quotient [3]),
	.I1(\core/pcpi_div/quotient [2]),
	.I2(\core/pcpi_div/quotient [1]),
	.I3(\core/pcpi_div/quotient [0]),
	.F(\core/pcpi_div/n539_6 )
);
defparam \core/pcpi_div/n539_s3 .INIT=16'h0001;
LUT4 \core/pcpi_div/n540_s3  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/dividend [2]),
	.I2(\core/pcpi_div/dividend [1]),
	.I3(\core/pcpi_div/dividend [0]),
	.F(\core/pcpi_div/n540_6 )
);
defparam \core/pcpi_div/n540_s3 .INIT=16'h0001;
LUT3 \core/pcpi_div/n542_s2  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/dividend [1]),
	.I2(\core/pcpi_div/dividend [0]),
	.F(\core/pcpi_div/n542_5 )
);
defparam \core/pcpi_div/n542_s2 .INIT=8'h01;
LUT3 \core/pcpi_div/n542_s3  (
	.I0(\core/pcpi_div/quotient [2]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/quotient [0]),
	.F(\core/pcpi_div/n542_6 )
);
defparam \core/pcpi_div/n542_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n773_s2  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [28]),
	.I2(\core/pcpi_div/n775_6 ),
	.I3(\core/pcpi_div/n775_5 ),
	.F(\core/pcpi_div/n773_5 )
);
defparam \core/pcpi_div/n773_s2 .INIT=16'h1000;
LUT3 \core/pcpi_div/n774_s2  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n774_5 )
);
defparam \core/pcpi_div/n774_s2 .INIT=8'hE0;
LUT4 \core/pcpi_div/n775_s2  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/pcpi_div/n775_7 ),
	.I3(\core/pcpi_div/n778_5 ),
	.F(\core/pcpi_div/n775_5 )
);
defparam \core/pcpi_div/n775_s2 .INIT=16'h1000;
LUT4 \core/pcpi_div/n775_s3  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/reg_op1 [17]),
	.I3(\core/pcpi_div/n785_5 ),
	.F(\core/pcpi_div/n775_6 )
);
defparam \core/pcpi_div/n775_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n777_s3  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/reg_op1 [20]),
	.I3(\core/pcpi_div/n775_6 ),
	.F(\core/pcpi_div/n777_6 )
);
defparam \core/pcpi_div/n777_s3 .INIT=16'h0100;
LUT2 \core/pcpi_div/n778_s2  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [23]),
	.F(\core/pcpi_div/n778_5 )
);
defparam \core/pcpi_div/n778_s2 .INIT=4'h1;
LUT4 \core/pcpi_div/n785_s2  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/reg_op1 [14]),
	.I3(\core/pcpi_div/n788_5 ),
	.F(\core/pcpi_div/n785_5 )
);
defparam \core/pcpi_div/n785_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n788_s2  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/reg_op1 [11]),
	.I3(\core/pcpi_div/n791_5 ),
	.F(\core/pcpi_div/n788_5 )
);
defparam \core/pcpi_div/n788_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n791_s2  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/reg_op1 [8]),
	.I3(\core/pcpi_div/n794_5 ),
	.F(\core/pcpi_div/n791_5 )
);
defparam \core/pcpi_div/n791_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n794_s2  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/reg_op1 [5]),
	.I3(\core/pcpi_div/n797_5 ),
	.F(\core/pcpi_div/n794_5 )
);
defparam \core/pcpi_div/n794_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n797_s2  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/pcpi_div/n800_5 ),
	.F(\core/pcpi_div/n797_5 )
);
defparam \core/pcpi_div/n797_s2 .INIT=16'h0100;
LUT2 \core/pcpi_div/n800_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [1]),
	.F(\core/pcpi_div/n800_5 )
);
defparam \core/pcpi_div/n800_s2 .INIT=4'h1;
LUT3 \core/pcpi_div/n840_s2  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op2 [27]),
	.F(\core/pcpi_div/n840_5 )
);
defparam \core/pcpi_div/n840_s2 .INIT=8'h01;
LUT4 \core/pcpi_div/n844_s2  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [20]),
	.I2(\core/reg_op2 [21]),
	.I3(\core/pcpi_div/n847_5 ),
	.F(\core/pcpi_div/n844_5 )
);
defparam \core/pcpi_div/n844_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n847_s2  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op2 [17]),
	.I2(\core/reg_op2 [18]),
	.I3(\core/pcpi_div/n850_5 ),
	.F(\core/pcpi_div/n847_5 )
);
defparam \core/pcpi_div/n847_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n850_s2  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op2 [13]),
	.I3(\core/pcpi_div/n853_5 ),
	.F(\core/pcpi_div/n850_5 )
);
defparam \core/pcpi_div/n850_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n853_s2  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/reg_op2 [10]),
	.I3(\core/pcpi_div/n856_5 ),
	.F(\core/pcpi_div/n853_5 )
);
defparam \core/pcpi_div/n853_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n856_s2  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op2 [8]),
	.I3(\core/pcpi_div/n859_5 ),
	.F(\core/pcpi_div/n856_5 )
);
defparam \core/pcpi_div/n856_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n859_s2  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/reg_op2 [4]),
	.I3(\core/pcpi_div/n862_5 ),
	.F(\core/pcpi_div/n859_5 )
);
defparam \core/pcpi_div/n859_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n862_s2  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/reg_op2 [0]),
	.F(\core/pcpi_div/n862_5 )
);
defparam \core/pcpi_div/n862_s2 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s4  (
	.I0(\core/pcpi_div/dividend_31_10 ),
	.I1(\core/pcpi_div/dividend_31_11 ),
	.I2(\core/pcpi_div/dividend_31_12 ),
	.I3(\core/pcpi_div/dividend_31_13 ),
	.F(\core/pcpi_div/dividend_31_8 )
);
defparam \core/pcpi_div/dividend_31_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s5  (
	.I0(\core/pcpi_div/dividend_31_14 ),
	.I1(\core/pcpi_div/dividend_31_15 ),
	.I2(\core/pcpi_div/dividend_31_16 ),
	.I3(\core/pcpi_div/dividend_31_17 ),
	.F(\core/pcpi_div/dividend_31_9 )
);
defparam \core/pcpi_div/dividend_31_s5 .INIT=16'h8000;
LUT4 \core/pcpi_div/n318_s6  (
	.I0(\core/pcpi_div/quotient_msk [25]),
	.I1(\core/pcpi_div/quotient_msk [26]),
	.I2(\core/pcpi_div/quotient_msk [27]),
	.I3(\core/pcpi_div/quotient_msk [28]),
	.F(\core/pcpi_div/n318_9 )
);
defparam \core/pcpi_div/n318_s6 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s7  (
	.I0(\core/pcpi_div/quotient_msk [14]),
	.I1(\core/pcpi_div/quotient_msk [15]),
	.I2(\core/pcpi_div/quotient_msk [16]),
	.I3(\core/pcpi_div/quotient_msk [17]),
	.F(\core/pcpi_div/n318_10 )
);
defparam \core/pcpi_div/n318_s7 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s8  (
	.I0(\core/pcpi_div/quotient_msk [6]),
	.I1(\core/pcpi_div/quotient_msk [7]),
	.I2(\core/pcpi_div/quotient_msk [8]),
	.I3(\core/pcpi_div/quotient_msk [9]),
	.F(\core/pcpi_div/n318_11 )
);
defparam \core/pcpi_div/n318_s8 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s9  (
	.I0(\core/pcpi_div/quotient_msk [18]),
	.I1(\core/pcpi_div/quotient_msk [19]),
	.I2(\core/pcpi_div/quotient_msk [20]),
	.I3(\core/pcpi_div/quotient_msk [21]),
	.F(\core/pcpi_div/n318_12 )
);
defparam \core/pcpi_div/n318_s9 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s10  (
	.I0(\core/pcpi_div/quotient_msk [10]),
	.I1(\core/pcpi_div/quotient_msk [11]),
	.I2(\core/pcpi_div/quotient_msk [12]),
	.I3(\core/pcpi_div/quotient_msk [13]),
	.F(\core/pcpi_div/n318_13 )
);
defparam \core/pcpi_div/n318_s10 .INIT=16'h0001;
LUT4 \core/pcpi_div/n775_s4  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/reg_op1 [21]),
	.I3(\core/reg_op1 [20]),
	.F(\core/pcpi_div/n775_7 )
);
defparam \core/pcpi_div/n775_s4 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s6  (
	.I0(\core/pcpi_div/divisor [38]),
	.I1(\core/pcpi_div/divisor [37]),
	.I2(\core/pcpi_div/divisor [36]),
	.I3(\core/pcpi_div/divisor [35]),
	.F(\core/pcpi_div/dividend_31_10 )
);
defparam \core/pcpi_div/dividend_31_s6 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s7  (
	.I0(\core/pcpi_div/divisor [46]),
	.I1(\core/pcpi_div/divisor [45]),
	.I2(\core/pcpi_div/divisor [44]),
	.I3(\core/pcpi_div/divisor [43]),
	.F(\core/pcpi_div/dividend_31_11 )
);
defparam \core/pcpi_div/dividend_31_s7 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s8  (
	.I0(\core/pcpi_div/divisor [34]),
	.I1(\core/pcpi_div/divisor [33]),
	.I2(\core/pcpi_div/divisor [32]),
	.I3(\core/pcpi_div/n546_192 ),
	.F(\core/pcpi_div/dividend_31_12 )
);
defparam \core/pcpi_div/dividend_31_s8 .INIT=16'h0100;
LUT4 \core/pcpi_div/dividend_31_s9  (
	.I0(\core/pcpi_div/divisor [42]),
	.I1(\core/pcpi_div/divisor [41]),
	.I2(\core/pcpi_div/divisor [40]),
	.I3(\core/pcpi_div/divisor [39]),
	.F(\core/pcpi_div/dividend_31_13 )
);
defparam \core/pcpi_div/dividend_31_s9 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s10  (
	.I0(\core/pcpi_div/divisor [54]),
	.I1(\core/pcpi_div/divisor [53]),
	.I2(\core/pcpi_div/divisor [52]),
	.I3(\core/pcpi_div/divisor [51]),
	.F(\core/pcpi_div/dividend_31_14 )
);
defparam \core/pcpi_div/dividend_31_s10 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s11  (
	.I0(\core/pcpi_div/divisor [58]),
	.I1(\core/pcpi_div/divisor [57]),
	.I2(\core/pcpi_div/divisor [56]),
	.I3(\core/pcpi_div/divisor [55]),
	.F(\core/pcpi_div/dividend_31_15 )
);
defparam \core/pcpi_div/dividend_31_s11 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s12  (
	.I0(\core/pcpi_div/divisor [62]),
	.I1(\core/pcpi_div/divisor [61]),
	.I2(\core/pcpi_div/divisor [60]),
	.I3(\core/pcpi_div/divisor [59]),
	.F(\core/pcpi_div/dividend_31_16 )
);
defparam \core/pcpi_div/dividend_31_s12 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s13  (
	.I0(\core/pcpi_div/divisor [50]),
	.I1(\core/pcpi_div/divisor [49]),
	.I2(\core/pcpi_div/divisor [48]),
	.I3(\core/pcpi_div/divisor [47]),
	.F(\core/pcpi_div/dividend_31_17 )
);
defparam \core/pcpi_div/dividend_31_s13 .INIT=16'h0001;
LUT4 \core/pcpi_div/n515_s4  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/dividend [27]),
	.I2(\core/pcpi_div/dividend [26]),
	.I3(\core/pcpi_div/dividend [25]),
	.F(\core/pcpi_div/n515_8 )
);
defparam \core/pcpi_div/n515_s4 .INIT=16'h0001;
LUT4 \core/pcpi_div/n520_s3  (
	.I0(\core/pcpi_div/n516_6 ),
	.I1(\core/pcpi_div/quotient [24]),
	.I2(\core/pcpi_div/quotient [23]),
	.I3(\core/pcpi_div/quotient [22]),
	.F(\core/pcpi_div/n520_7 )
);
defparam \core/pcpi_div/n520_s3 .INIT=16'h0002;
LUT4 \core/pcpi_div/n777_s4  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/reg_op1 [24]),
	.I3(\core/reg_op1 [23]),
	.F(\core/pcpi_div/n777_8 )
);
defparam \core/pcpi_div/n777_s4 .INIT=16'h0001;
LUT4 \core/pcpi_div/n779_s2  (
	.I0(\core/pcpi_div/n777_6 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/reg_op1 [23]),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n779_6 )
);
defparam \core/pcpi_div/n779_s2 .INIT=16'hFD00;
LUT3 \core/pcpi_div/n802_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n802_6 )
);
defparam \core/pcpi_div/n802_s2 .INIT=8'hE0;
LUT4 \core/pcpi_div/n801_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n801_6 )
);
defparam \core/pcpi_div/n801_s2 .INIT=16'hFE00;
LUT4 \core/pcpi_div/n803_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n803_6 )
);
defparam \core/pcpi_div/n803_s2 .INIT=16'hA800;
LUT4 \core/pcpi_div/n799_s2  (
	.I0(\core/pcpi_div/n797_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n799_6 )
);
defparam \core/pcpi_div/n799_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n796_s2  (
	.I0(\core/pcpi_div/n794_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n796_6 )
);
defparam \core/pcpi_div/n796_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n793_s2  (
	.I0(\core/pcpi_div/n791_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n793_6 )
);
defparam \core/pcpi_div/n793_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n790_s2  (
	.I0(\core/pcpi_div/n788_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n790_6 )
);
defparam \core/pcpi_div/n790_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n787_s2  (
	.I0(\core/pcpi_div/n785_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n787_6 )
);
defparam \core/pcpi_div/n787_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n784_s2  (
	.I0(\core/pcpi_div/n775_6 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n784_6 )
);
defparam \core/pcpi_div/n784_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n781_s2  (
	.I0(\core/pcpi_div/n777_6 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n781_6 )
);
defparam \core/pcpi_div/n781_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n774_s3  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n774_7 )
);
defparam \core/pcpi_div/n774_s3 .INIT=16'h5400;
LUT4 \core/pcpi_div/n867_s2  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n867_6 )
);
defparam \core/pcpi_div/n867_s2 .INIT=16'hA800;
LUT4 \core/pcpi_div/n864_s2  (
	.I0(\core/pcpi_div/n862_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n864_6 )
);
defparam \core/pcpi_div/n864_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n861_s2  (
	.I0(\core/pcpi_div/n859_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n861_6 )
);
defparam \core/pcpi_div/n861_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n858_s2  (
	.I0(\core/pcpi_div/n856_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n858_6 )
);
defparam \core/pcpi_div/n858_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n855_s2  (
	.I0(\core/pcpi_div/n853_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n855_6 )
);
defparam \core/pcpi_div/n855_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n852_s2  (
	.I0(\core/pcpi_div/n850_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n852_6 )
);
defparam \core/pcpi_div/n852_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n849_s2  (
	.I0(\core/pcpi_div/n847_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n849_6 )
);
defparam \core/pcpi_div/n849_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n846_s2  (
	.I0(\core/pcpi_div/n844_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n846_6 )
);
defparam \core/pcpi_div/n846_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n843_s2  (
	.I0(\core/pcpi_div/n316_6 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n843_6 )
);
defparam \core/pcpi_div/n843_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n544_s2  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n544_6 )
);
defparam \core/pcpi_div/n544_s2 .INIT=16'h3335;
LUT4 \core/pcpi_div/n545_s1  (
	.I0(\core/pcpi_div/quotient [0]),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n545_5 )
);
defparam \core/pcpi_div/n545_s1 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/instr_any_div_rem_s2  (
	.I0(\core/pcpi_div/instr_remu ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/instr_any_div_rem )
);
defparam \core/pcpi_div/instr_any_div_rem_s2 .INIT=16'hFFFE;
LUT4 \core/pcpi_div/n868_s1  (
	.I0(\core/pcpi_div/divisor [32]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_wait ),
	.F(\core/pcpi_div/n868_5 )
);
defparam \core/pcpi_div/n868_s1 .INIT=16'hACAA;
LUT4 \core/pcpi_div/n804_s1  (
	.I0(\core/pcpi_div/n673_3 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_wait ),
	.F(\core/pcpi_div/n804_5 )
);
defparam \core/pcpi_div/n804_s1 .INIT=16'hACAA;
LUT4 \core/pcpi_div/n1784_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_wait ),
	.F(\core/pcpi_div/n1784_7 )
);
defparam \core/pcpi_div/n1784_s2 .INIT=16'h7F77;
LUT4 \core/pcpi_div/n1783_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_wait ),
	.F(\core/pcpi_div/n1783_7 )
);
defparam \core/pcpi_div/n1783_s2 .INIT=16'h0800;
LUT3 \core/pcpi_div/divisor_30_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/divisor_30_8 )
);
defparam \core/pcpi_div/divisor_30_s3 .INIT=8'h08;
LUT4 \core/pcpi_div/quotient_0_s4  (
	.I0(\core/pcpi_div/quotient_msk [0]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_0_9 )
);
defparam \core/pcpi_div/quotient_0_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_1_s4  (
	.I0(\core/pcpi_div/quotient_msk [1]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_1_9 )
);
defparam \core/pcpi_div/quotient_1_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_2_s4  (
	.I0(\core/pcpi_div/quotient_msk [2]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_2_9 )
);
defparam \core/pcpi_div/quotient_2_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_3_s4  (
	.I0(\core/pcpi_div/quotient_msk [3]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_3_9 )
);
defparam \core/pcpi_div/quotient_3_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_4_s4  (
	.I0(\core/pcpi_div/quotient_msk [4]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_4_9 )
);
defparam \core/pcpi_div/quotient_4_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_5_s4  (
	.I0(\core/pcpi_div/quotient_msk [5]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_5_9 )
);
defparam \core/pcpi_div/quotient_5_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_6_s4  (
	.I0(\core/pcpi_div/quotient_msk [6]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_6_9 )
);
defparam \core/pcpi_div/quotient_6_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_7_s4  (
	.I0(\core/pcpi_div/quotient_msk [7]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_7_9 )
);
defparam \core/pcpi_div/quotient_7_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_8_s4  (
	.I0(\core/pcpi_div/quotient_msk [8]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_8_9 )
);
defparam \core/pcpi_div/quotient_8_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_9_s4  (
	.I0(\core/pcpi_div/quotient_msk [9]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_9_9 )
);
defparam \core/pcpi_div/quotient_9_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_10_s4  (
	.I0(\core/pcpi_div/quotient_msk [10]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_10_9 )
);
defparam \core/pcpi_div/quotient_10_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_11_s4  (
	.I0(\core/pcpi_div/quotient_msk [11]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_11_9 )
);
defparam \core/pcpi_div/quotient_11_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_12_s4  (
	.I0(\core/pcpi_div/quotient_msk [12]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_12_9 )
);
defparam \core/pcpi_div/quotient_12_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_13_s4  (
	.I0(\core/pcpi_div/quotient_msk [13]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_13_9 )
);
defparam \core/pcpi_div/quotient_13_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_14_s4  (
	.I0(\core/pcpi_div/quotient_msk [14]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_14_9 )
);
defparam \core/pcpi_div/quotient_14_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_15_s4  (
	.I0(\core/pcpi_div/quotient_msk [15]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_15_9 )
);
defparam \core/pcpi_div/quotient_15_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_16_s4  (
	.I0(\core/pcpi_div/quotient_msk [16]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_16_9 )
);
defparam \core/pcpi_div/quotient_16_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_17_s4  (
	.I0(\core/pcpi_div/quotient_msk [17]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_17_9 )
);
defparam \core/pcpi_div/quotient_17_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_18_s4  (
	.I0(\core/pcpi_div/quotient_msk [18]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_18_9 )
);
defparam \core/pcpi_div/quotient_18_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_19_s4  (
	.I0(\core/pcpi_div/quotient_msk [19]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_19_9 )
);
defparam \core/pcpi_div/quotient_19_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_20_s4  (
	.I0(\core/pcpi_div/quotient_msk [20]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_20_9 )
);
defparam \core/pcpi_div/quotient_20_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_21_s4  (
	.I0(\core/pcpi_div/quotient_msk [21]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_21_9 )
);
defparam \core/pcpi_div/quotient_21_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_22_s4  (
	.I0(\core/pcpi_div/quotient_msk [22]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_22_9 )
);
defparam \core/pcpi_div/quotient_22_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_23_s4  (
	.I0(\core/pcpi_div/quotient_msk [23]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_23_9 )
);
defparam \core/pcpi_div/quotient_23_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_24_s4  (
	.I0(\core/pcpi_div/quotient_msk [24]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_24_9 )
);
defparam \core/pcpi_div/quotient_24_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_25_s4  (
	.I0(\core/pcpi_div/quotient_msk [25]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_25_9 )
);
defparam \core/pcpi_div/quotient_25_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_26_s4  (
	.I0(\core/pcpi_div/quotient_msk [26]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_26_9 )
);
defparam \core/pcpi_div/quotient_26_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_27_s4  (
	.I0(\core/pcpi_div/quotient_msk [27]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_27_9 )
);
defparam \core/pcpi_div/quotient_27_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_28_s4  (
	.I0(\core/pcpi_div/quotient_msk [28]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_28_9 )
);
defparam \core/pcpi_div/quotient_28_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_29_s4  (
	.I0(\core/pcpi_div/quotient_msk [29]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_29_9 )
);
defparam \core/pcpi_div/quotient_29_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_30_s4  (
	.I0(\core/pcpi_div/quotient_msk [30]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_30_9 )
);
defparam \core/pcpi_div/quotient_30_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_31_s4  (
	.I0(\core/pcpi_div/quotient_msk [31]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_31_9 )
);
defparam \core/pcpi_div/quotient_31_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s14  (
	.I0(\core/pcpi_div/n1783_7 ),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/dividend_31_19 )
);
defparam \core/pcpi_div/dividend_31_s14 .INIT=16'hEAAA;
LUT4 \core/pcpi_div/divisor_62_s3  (
	.I0(\core/pcpi_div/n1783_7 ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/divisor_62_8 )
);
defparam \core/pcpi_div/divisor_62_s3 .INIT=16'hAAEA;
DFFR \core/pcpi_div/running_s5  (
	.D(\core/pcpi_div/start_6 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\core/pcpi_div/running )
);
defparam \core/pcpi_div/running_s5 .INIT=1'b0;
LUT4 \core/pcpi_div/start_s2  (
	.I0(\core/pcpi_div/running ),
	.I1(\core/pcpi_div/pcpi_wait_q ),
	.I2(\core/pcpi_wait ),
	.I3(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/start_6 )
);
defparam \core/pcpi_div/start_s2 .INIT=16'h30BA;
LUT2 \core/pcpi_div/start_s3  (
	.I0(\core/pcpi_div/pcpi_wait_q ),
	.I1(\core/pcpi_wait ),
	.F(\core/pcpi_div/start )
);
defparam \core/pcpi_div/start_s3 .INIT=4'h4;
DFFR \itcm/mem_ready_s0  (
	.D(itcm_valid),
	.CLK(clk_in_d),
	.RESET(mem_ready),
	.Q(mem_ready)
);
defparam \itcm/mem_ready_s0 .INIT=1'b0;
SDPB \itcm/memory_0_memory_0_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_0_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_0_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[3:0]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_0_memory_0_0_0_0_DO31 , \itcm/memory_0_memory_0_0_0_0_DO30 , \itcm/memory_0_memory_0_0_0_0_DO29 , \itcm/memory_0_memory_0_0_0_0_DO28 , \itcm/memory_0_memory_0_0_0_0_DO27 , \itcm/memory_0_memory_0_0_0_0_DO26 , \itcm/memory_0_memory_0_0_0_0_DO25 , \itcm/memory_0_memory_0_0_0_0_DO24 , \itcm/memory_0_memory_0_0_0_0_DO23 , \itcm/memory_0_memory_0_0_0_0_DO22 , \itcm/memory_0_memory_0_0_0_0_DO21 , \itcm/memory_0_memory_0_0_0_0_DO20 , \itcm/memory_0_memory_0_0_0_0_DO19 , \itcm/memory_0_memory_0_0_0_0_DO18 , \itcm/memory_0_memory_0_0_0_0_DO17 , \itcm/memory_0_memory_0_0_0_0_DO16 , \itcm/memory_0_memory_0_0_0_0_DO15 , \itcm/memory_0_memory_0_0_0_0_DO14 , \itcm/memory_0_memory_0_0_0_0_DO13 , \itcm/memory_0_memory_0_0_0_0_DO12 , \itcm/memory_0_memory_0_0_0_0_DO11 , \itcm/memory_0_memory_0_0_0_0_DO10 , \itcm/memory_0_memory_0_0_0_0_DO9 , \itcm/memory_0_memory_0_0_0_0_DO8 , \itcm/memory_0_memory_0_0_0_0_DO7 , \itcm/memory_0_memory_0_0_0_0_DO6 , \itcm/memory_0_memory_0_0_0_0_DO5 , \itcm/memory_0_memory_0_0_0_0_DO4 , mem_rdata_130[3:0]})
);
defparam \itcm/memory_0_memory_0_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_0_memory_0_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_0_memory_0_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_0_memory_0_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_0_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_0_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[7:4]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_0_memory_0_0_1_0_DO31 , \itcm/memory_0_memory_0_0_1_0_DO30 , \itcm/memory_0_memory_0_0_1_0_DO29 , \itcm/memory_0_memory_0_0_1_0_DO28 , \itcm/memory_0_memory_0_0_1_0_DO27 , \itcm/memory_0_memory_0_0_1_0_DO26 , \itcm/memory_0_memory_0_0_1_0_DO25 , \itcm/memory_0_memory_0_0_1_0_DO24 , \itcm/memory_0_memory_0_0_1_0_DO23 , \itcm/memory_0_memory_0_0_1_0_DO22 , \itcm/memory_0_memory_0_0_1_0_DO21 , \itcm/memory_0_memory_0_0_1_0_DO20 , \itcm/memory_0_memory_0_0_1_0_DO19 , \itcm/memory_0_memory_0_0_1_0_DO18 , \itcm/memory_0_memory_0_0_1_0_DO17 , \itcm/memory_0_memory_0_0_1_0_DO16 , \itcm/memory_0_memory_0_0_1_0_DO15 , \itcm/memory_0_memory_0_0_1_0_DO14 , \itcm/memory_0_memory_0_0_1_0_DO13 , \itcm/memory_0_memory_0_0_1_0_DO12 , \itcm/memory_0_memory_0_0_1_0_DO11 , \itcm/memory_0_memory_0_0_1_0_DO10 , \itcm/memory_0_memory_0_0_1_0_DO9 , \itcm/memory_0_memory_0_0_1_0_DO8 , \itcm/memory_0_memory_0_0_1_0_DO7 , \itcm/memory_0_memory_0_0_1_0_DO6 , \itcm/memory_0_memory_0_0_1_0_DO5 , \itcm/memory_0_memory_0_0_1_0_DO4 , mem_rdata_130[7:4]})
);
defparam \itcm/memory_0_memory_0_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_0_memory_0_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_0_memory_0_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_1_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_1_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[11:8]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_1_memory_1_0_0_0_DO31 , \itcm/memory_1_memory_1_0_0_0_DO30 , \itcm/memory_1_memory_1_0_0_0_DO29 , \itcm/memory_1_memory_1_0_0_0_DO28 , \itcm/memory_1_memory_1_0_0_0_DO27 , \itcm/memory_1_memory_1_0_0_0_DO26 , \itcm/memory_1_memory_1_0_0_0_DO25 , \itcm/memory_1_memory_1_0_0_0_DO24 , \itcm/memory_1_memory_1_0_0_0_DO23 , \itcm/memory_1_memory_1_0_0_0_DO22 , \itcm/memory_1_memory_1_0_0_0_DO21 , \itcm/memory_1_memory_1_0_0_0_DO20 , \itcm/memory_1_memory_1_0_0_0_DO19 , \itcm/memory_1_memory_1_0_0_0_DO18 , \itcm/memory_1_memory_1_0_0_0_DO17 , \itcm/memory_1_memory_1_0_0_0_DO16 , \itcm/memory_1_memory_1_0_0_0_DO15 , \itcm/memory_1_memory_1_0_0_0_DO14 , \itcm/memory_1_memory_1_0_0_0_DO13 , \itcm/memory_1_memory_1_0_0_0_DO12 , \itcm/memory_1_memory_1_0_0_0_DO11 , \itcm/memory_1_memory_1_0_0_0_DO10 , \itcm/memory_1_memory_1_0_0_0_DO9 , \itcm/memory_1_memory_1_0_0_0_DO8 , \itcm/memory_1_memory_1_0_0_0_DO7 , \itcm/memory_1_memory_1_0_0_0_DO6 , \itcm/memory_1_memory_1_0_0_0_DO5 , \itcm/memory_1_memory_1_0_0_0_DO4 , mem_rdata_130[11:8]})
);
defparam \itcm/memory_1_memory_1_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_1_memory_1_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_1_memory_1_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_1_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_1_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[15:12]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_1_memory_1_0_1_0_DO31 , \itcm/memory_1_memory_1_0_1_0_DO30 , \itcm/memory_1_memory_1_0_1_0_DO29 , \itcm/memory_1_memory_1_0_1_0_DO28 , \itcm/memory_1_memory_1_0_1_0_DO27 , \itcm/memory_1_memory_1_0_1_0_DO26 , \itcm/memory_1_memory_1_0_1_0_DO25 , \itcm/memory_1_memory_1_0_1_0_DO24 , \itcm/memory_1_memory_1_0_1_0_DO23 , \itcm/memory_1_memory_1_0_1_0_DO22 , \itcm/memory_1_memory_1_0_1_0_DO21 , \itcm/memory_1_memory_1_0_1_0_DO20 , \itcm/memory_1_memory_1_0_1_0_DO19 , \itcm/memory_1_memory_1_0_1_0_DO18 , \itcm/memory_1_memory_1_0_1_0_DO17 , \itcm/memory_1_memory_1_0_1_0_DO16 , \itcm/memory_1_memory_1_0_1_0_DO15 , \itcm/memory_1_memory_1_0_1_0_DO14 , \itcm/memory_1_memory_1_0_1_0_DO13 , \itcm/memory_1_memory_1_0_1_0_DO12 , \itcm/memory_1_memory_1_0_1_0_DO11 , \itcm/memory_1_memory_1_0_1_0_DO10 , \itcm/memory_1_memory_1_0_1_0_DO9 , \itcm/memory_1_memory_1_0_1_0_DO8 , \itcm/memory_1_memory_1_0_1_0_DO7 , \itcm/memory_1_memory_1_0_1_0_DO6 , \itcm/memory_1_memory_1_0_1_0_DO5 , \itcm/memory_1_memory_1_0_1_0_DO4 , mem_rdata_130[15:12]})
);
defparam \itcm/memory_1_memory_1_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_1_memory_1_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_1_memory_1_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_2_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_2_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[19:16]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_2_memory_2_0_0_0_DO31 , \itcm/memory_2_memory_2_0_0_0_DO30 , \itcm/memory_2_memory_2_0_0_0_DO29 , \itcm/memory_2_memory_2_0_0_0_DO28 , \itcm/memory_2_memory_2_0_0_0_DO27 , \itcm/memory_2_memory_2_0_0_0_DO26 , \itcm/memory_2_memory_2_0_0_0_DO25 , \itcm/memory_2_memory_2_0_0_0_DO24 , \itcm/memory_2_memory_2_0_0_0_DO23 , \itcm/memory_2_memory_2_0_0_0_DO22 , \itcm/memory_2_memory_2_0_0_0_DO21 , \itcm/memory_2_memory_2_0_0_0_DO20 , \itcm/memory_2_memory_2_0_0_0_DO19 , \itcm/memory_2_memory_2_0_0_0_DO18 , \itcm/memory_2_memory_2_0_0_0_DO17 , \itcm/memory_2_memory_2_0_0_0_DO16 , \itcm/memory_2_memory_2_0_0_0_DO15 , \itcm/memory_2_memory_2_0_0_0_DO14 , \itcm/memory_2_memory_2_0_0_0_DO13 , \itcm/memory_2_memory_2_0_0_0_DO12 , \itcm/memory_2_memory_2_0_0_0_DO11 , \itcm/memory_2_memory_2_0_0_0_DO10 , \itcm/memory_2_memory_2_0_0_0_DO9 , \itcm/memory_2_memory_2_0_0_0_DO8 , \itcm/memory_2_memory_2_0_0_0_DO7 , \itcm/memory_2_memory_2_0_0_0_DO6 , \itcm/memory_2_memory_2_0_0_0_DO5 , \itcm/memory_2_memory_2_0_0_0_DO4 , mem_rdata_130[19:16]})
);
defparam \itcm/memory_2_memory_2_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_2_memory_2_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_2_memory_2_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_2_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_2_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[23:20]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_2_memory_2_0_1_0_DO31 , \itcm/memory_2_memory_2_0_1_0_DO30 , \itcm/memory_2_memory_2_0_1_0_DO29 , \itcm/memory_2_memory_2_0_1_0_DO28 , \itcm/memory_2_memory_2_0_1_0_DO27 , \itcm/memory_2_memory_2_0_1_0_DO26 , \itcm/memory_2_memory_2_0_1_0_DO25 , \itcm/memory_2_memory_2_0_1_0_DO24 , \itcm/memory_2_memory_2_0_1_0_DO23 , \itcm/memory_2_memory_2_0_1_0_DO22 , \itcm/memory_2_memory_2_0_1_0_DO21 , \itcm/memory_2_memory_2_0_1_0_DO20 , \itcm/memory_2_memory_2_0_1_0_DO19 , \itcm/memory_2_memory_2_0_1_0_DO18 , \itcm/memory_2_memory_2_0_1_0_DO17 , \itcm/memory_2_memory_2_0_1_0_DO16 , \itcm/memory_2_memory_2_0_1_0_DO15 , \itcm/memory_2_memory_2_0_1_0_DO14 , \itcm/memory_2_memory_2_0_1_0_DO13 , \itcm/memory_2_memory_2_0_1_0_DO12 , \itcm/memory_2_memory_2_0_1_0_DO11 , \itcm/memory_2_memory_2_0_1_0_DO10 , \itcm/memory_2_memory_2_0_1_0_DO9 , \itcm/memory_2_memory_2_0_1_0_DO8 , \itcm/memory_2_memory_2_0_1_0_DO7 , \itcm/memory_2_memory_2_0_1_0_DO6 , \itcm/memory_2_memory_2_0_1_0_DO5 , \itcm/memory_2_memory_2_0_1_0_DO4 , mem_rdata_130[23:20]})
);
defparam \itcm/memory_2_memory_2_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_2_memory_2_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_2_memory_2_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_3_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_3_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[27:24]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_3_memory_3_0_0_0_DO31 , \itcm/memory_3_memory_3_0_0_0_DO30 , \itcm/memory_3_memory_3_0_0_0_DO29 , \itcm/memory_3_memory_3_0_0_0_DO28 , \itcm/memory_3_memory_3_0_0_0_DO27 , \itcm/memory_3_memory_3_0_0_0_DO26 , \itcm/memory_3_memory_3_0_0_0_DO25 , \itcm/memory_3_memory_3_0_0_0_DO24 , \itcm/memory_3_memory_3_0_0_0_DO23 , \itcm/memory_3_memory_3_0_0_0_DO22 , \itcm/memory_3_memory_3_0_0_0_DO21 , \itcm/memory_3_memory_3_0_0_0_DO20 , \itcm/memory_3_memory_3_0_0_0_DO19 , \itcm/memory_3_memory_3_0_0_0_DO18 , \itcm/memory_3_memory_3_0_0_0_DO17 , \itcm/memory_3_memory_3_0_0_0_DO16 , \itcm/memory_3_memory_3_0_0_0_DO15 , \itcm/memory_3_memory_3_0_0_0_DO14 , \itcm/memory_3_memory_3_0_0_0_DO13 , \itcm/memory_3_memory_3_0_0_0_DO12 , \itcm/memory_3_memory_3_0_0_0_DO11 , \itcm/memory_3_memory_3_0_0_0_DO10 , \itcm/memory_3_memory_3_0_0_0_DO9 , \itcm/memory_3_memory_3_0_0_0_DO8 , \itcm/memory_3_memory_3_0_0_0_DO7 , \itcm/memory_3_memory_3_0_0_0_DO6 , \itcm/memory_3_memory_3_0_0_0_DO5 , \itcm/memory_3_memory_3_0_0_0_DO4 , mem_rdata_130[27:24]})
);
defparam \itcm/memory_3_memory_3_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_3_memory_3_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_3_memory_3_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_3_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_3_11 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[31:28]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\itcm/memory_3_memory_3_0_1_0_DO31 , \itcm/memory_3_memory_3_0_1_0_DO30 , \itcm/memory_3_memory_3_0_1_0_DO29 , \itcm/memory_3_memory_3_0_1_0_DO28 , \itcm/memory_3_memory_3_0_1_0_DO27 , \itcm/memory_3_memory_3_0_1_0_DO26 , \itcm/memory_3_memory_3_0_1_0_DO25 , \itcm/memory_3_memory_3_0_1_0_DO24 , \itcm/memory_3_memory_3_0_1_0_DO23 , \itcm/memory_3_memory_3_0_1_0_DO22 , \itcm/memory_3_memory_3_0_1_0_DO21 , \itcm/memory_3_memory_3_0_1_0_DO20 , \itcm/memory_3_memory_3_0_1_0_DO19 , \itcm/memory_3_memory_3_0_1_0_DO18 , \itcm/memory_3_memory_3_0_1_0_DO17 , \itcm/memory_3_memory_3_0_1_0_DO16 , \itcm/memory_3_memory_3_0_1_0_DO15 , \itcm/memory_3_memory_3_0_1_0_DO14 , \itcm/memory_3_memory_3_0_1_0_DO13 , \itcm/memory_3_memory_3_0_1_0_DO12 , \itcm/memory_3_memory_3_0_1_0_DO11 , \itcm/memory_3_memory_3_0_1_0_DO10 , \itcm/memory_3_memory_3_0_1_0_DO9 , \itcm/memory_3_memory_3_0_1_0_DO8 , \itcm/memory_3_memory_3_0_1_0_DO7 , \itcm/memory_3_memory_3_0_1_0_DO6 , \itcm/memory_3_memory_3_0_1_0_DO5 , \itcm/memory_3_memory_3_0_1_0_DO4 , mem_rdata_130[31:28]})
);
defparam \itcm/memory_3_memory_3_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_3_memory_3_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_3_memory_3_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_1_s .BLK_SEL_1=3'b000;
LUT3 \itcm/memory_0_s7  (
	.I0(mem_wstrb[0]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_0_9 )
);
defparam \itcm/memory_0_s7 .INIT=8'h80;
LUT3 \itcm/memory_1_s7  (
	.I0(mem_wstrb[1]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_1_9 )
);
defparam \itcm/memory_1_s7 .INIT=8'h80;
LUT3 \itcm/memory_2_s7  (
	.I0(mem_wstrb[2]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_2_9 )
);
defparam \itcm/memory_2_s7 .INIT=8'h80;
LUT3 \itcm/memory_3_s7  (
	.I0(mem_wstrb[3]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_3_9 )
);
defparam \itcm/memory_3_s7 .INIT=8'h80;
LUT3 \itcm/memory_3_s8  (
	.I0(mem_wstrb[3]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_3_11 )
);
defparam \itcm/memory_3_s8 .INIT=8'h40;
LUT3 \itcm/memory_2_s8  (
	.I0(mem_wstrb[2]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_2_11 )
);
defparam \itcm/memory_2_s8 .INIT=8'h40;
LUT3 \itcm/memory_1_s8  (
	.I0(mem_wstrb[1]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_1_11 )
);
defparam \itcm/memory_1_s8 .INIT=8'h40;
LUT3 \itcm/memory_0_s8  (
	.I0(mem_wstrb[0]),
	.I1(\itcm/memory_0_17 ),
	.I2(memory_0_13),
	.F(\itcm/memory_0_11 )
);
defparam \itcm/memory_0_s8 .INIT=8'h40;
LUT4 \itcm/memory_0_s10  (
	.I0(mem_addr[14]),
	.I1(mem_addr[15]),
	.I2(memory_0_14),
	.I3(memory_0_15),
	.F(memory_0_13)
);
defparam \itcm/memory_0_s10 .INIT=16'h1000;
LUT4 \itcm/memory_0_s11  (
	.I0(mem_addr[20]),
	.I1(mem_addr[21]),
	.I2(mem_addr[22]),
	.I3(mem_addr[23]),
	.F(memory_0_14)
);
defparam \itcm/memory_0_s11 .INIT=16'h0001;
LUT4 \itcm/memory_0_s12  (
	.I0(mem_addr[16]),
	.I1(mem_addr[17]),
	.I2(mem_addr[18]),
	.I3(mem_addr[19]),
	.F(memory_0_15)
);
defparam \itcm/memory_0_s12 .INIT=16'h0001;
LUT4 \itcm/memory_0_s13  (
	.I0(mem_ready),
	.I1(mem_addr[24]),
	.I2(mem_addr[25]),
	.I3(itcm_valid_9),
	.F(\itcm/memory_0_17 )
);
defparam \itcm/memory_0_s13 .INIT=16'h1000;
DFFR \dtcm/mem_ready_s0  (
	.D(dtcm_valid),
	.CLK(clk_in_d),
	.RESET(mem_ready_127),
	.Q(mem_ready_127)
);
defparam \dtcm/mem_ready_s0 .INIT=1'b0;
SDPB \dtcm/mem_0_mem_0_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_0_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[3:0]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_0_mem_0_0_0_0_DO31 , \dtcm/mem_0_mem_0_0_0_0_DO30 , \dtcm/mem_0_mem_0_0_0_0_DO29 , \dtcm/mem_0_mem_0_0_0_0_DO28 , \dtcm/mem_0_mem_0_0_0_0_DO27 , \dtcm/mem_0_mem_0_0_0_0_DO26 , \dtcm/mem_0_mem_0_0_0_0_DO25 , \dtcm/mem_0_mem_0_0_0_0_DO24 , \dtcm/mem_0_mem_0_0_0_0_DO23 , \dtcm/mem_0_mem_0_0_0_0_DO22 , \dtcm/mem_0_mem_0_0_0_0_DO21 , \dtcm/mem_0_mem_0_0_0_0_DO20 , \dtcm/mem_0_mem_0_0_0_0_DO19 , \dtcm/mem_0_mem_0_0_0_0_DO18 , \dtcm/mem_0_mem_0_0_0_0_DO17 , \dtcm/mem_0_mem_0_0_0_0_DO16 , \dtcm/mem_0_mem_0_0_0_0_DO15 , \dtcm/mem_0_mem_0_0_0_0_DO14 , \dtcm/mem_0_mem_0_0_0_0_DO13 , \dtcm/mem_0_mem_0_0_0_0_DO12 , \dtcm/mem_0_mem_0_0_0_0_DO11 , \dtcm/mem_0_mem_0_0_0_0_DO10 , \dtcm/mem_0_mem_0_0_0_0_DO9 , \dtcm/mem_0_mem_0_0_0_0_DO8 , \dtcm/mem_0_mem_0_0_0_0_DO7 , \dtcm/mem_0_mem_0_0_0_0_DO6 , \dtcm/mem_0_mem_0_0_0_0_DO5 , \dtcm/mem_0_mem_0_0_0_0_DO4 , mem_rdata_131[3:0]})
);
defparam \dtcm/mem_0_mem_0_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_0_mem_0_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_0_mem_0_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_0_mem_0_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_0_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[7:4]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_0_mem_0_0_1_0_DO31 , \dtcm/mem_0_mem_0_0_1_0_DO30 , \dtcm/mem_0_mem_0_0_1_0_DO29 , \dtcm/mem_0_mem_0_0_1_0_DO28 , \dtcm/mem_0_mem_0_0_1_0_DO27 , \dtcm/mem_0_mem_0_0_1_0_DO26 , \dtcm/mem_0_mem_0_0_1_0_DO25 , \dtcm/mem_0_mem_0_0_1_0_DO24 , \dtcm/mem_0_mem_0_0_1_0_DO23 , \dtcm/mem_0_mem_0_0_1_0_DO22 , \dtcm/mem_0_mem_0_0_1_0_DO21 , \dtcm/mem_0_mem_0_0_1_0_DO20 , \dtcm/mem_0_mem_0_0_1_0_DO19 , \dtcm/mem_0_mem_0_0_1_0_DO18 , \dtcm/mem_0_mem_0_0_1_0_DO17 , \dtcm/mem_0_mem_0_0_1_0_DO16 , \dtcm/mem_0_mem_0_0_1_0_DO15 , \dtcm/mem_0_mem_0_0_1_0_DO14 , \dtcm/mem_0_mem_0_0_1_0_DO13 , \dtcm/mem_0_mem_0_0_1_0_DO12 , \dtcm/mem_0_mem_0_0_1_0_DO11 , \dtcm/mem_0_mem_0_0_1_0_DO10 , \dtcm/mem_0_mem_0_0_1_0_DO9 , \dtcm/mem_0_mem_0_0_1_0_DO8 , \dtcm/mem_0_mem_0_0_1_0_DO7 , \dtcm/mem_0_mem_0_0_1_0_DO6 , \dtcm/mem_0_mem_0_0_1_0_DO5 , \dtcm/mem_0_mem_0_0_1_0_DO4 , mem_rdata_131[7:4]})
);
defparam \dtcm/mem_0_mem_0_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_0_mem_0_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_0_mem_0_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_1_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[11:8]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_1_mem_1_0_0_0_DO31 , \dtcm/mem_1_mem_1_0_0_0_DO30 , \dtcm/mem_1_mem_1_0_0_0_DO29 , \dtcm/mem_1_mem_1_0_0_0_DO28 , \dtcm/mem_1_mem_1_0_0_0_DO27 , \dtcm/mem_1_mem_1_0_0_0_DO26 , \dtcm/mem_1_mem_1_0_0_0_DO25 , \dtcm/mem_1_mem_1_0_0_0_DO24 , \dtcm/mem_1_mem_1_0_0_0_DO23 , \dtcm/mem_1_mem_1_0_0_0_DO22 , \dtcm/mem_1_mem_1_0_0_0_DO21 , \dtcm/mem_1_mem_1_0_0_0_DO20 , \dtcm/mem_1_mem_1_0_0_0_DO19 , \dtcm/mem_1_mem_1_0_0_0_DO18 , \dtcm/mem_1_mem_1_0_0_0_DO17 , \dtcm/mem_1_mem_1_0_0_0_DO16 , \dtcm/mem_1_mem_1_0_0_0_DO15 , \dtcm/mem_1_mem_1_0_0_0_DO14 , \dtcm/mem_1_mem_1_0_0_0_DO13 , \dtcm/mem_1_mem_1_0_0_0_DO12 , \dtcm/mem_1_mem_1_0_0_0_DO11 , \dtcm/mem_1_mem_1_0_0_0_DO10 , \dtcm/mem_1_mem_1_0_0_0_DO9 , \dtcm/mem_1_mem_1_0_0_0_DO8 , \dtcm/mem_1_mem_1_0_0_0_DO7 , \dtcm/mem_1_mem_1_0_0_0_DO6 , \dtcm/mem_1_mem_1_0_0_0_DO5 , \dtcm/mem_1_mem_1_0_0_0_DO4 , mem_rdata_131[11:8]})
);
defparam \dtcm/mem_1_mem_1_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_1_mem_1_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_1_mem_1_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_1_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[15:12]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_1_mem_1_0_1_0_DO31 , \dtcm/mem_1_mem_1_0_1_0_DO30 , \dtcm/mem_1_mem_1_0_1_0_DO29 , \dtcm/mem_1_mem_1_0_1_0_DO28 , \dtcm/mem_1_mem_1_0_1_0_DO27 , \dtcm/mem_1_mem_1_0_1_0_DO26 , \dtcm/mem_1_mem_1_0_1_0_DO25 , \dtcm/mem_1_mem_1_0_1_0_DO24 , \dtcm/mem_1_mem_1_0_1_0_DO23 , \dtcm/mem_1_mem_1_0_1_0_DO22 , \dtcm/mem_1_mem_1_0_1_0_DO21 , \dtcm/mem_1_mem_1_0_1_0_DO20 , \dtcm/mem_1_mem_1_0_1_0_DO19 , \dtcm/mem_1_mem_1_0_1_0_DO18 , \dtcm/mem_1_mem_1_0_1_0_DO17 , \dtcm/mem_1_mem_1_0_1_0_DO16 , \dtcm/mem_1_mem_1_0_1_0_DO15 , \dtcm/mem_1_mem_1_0_1_0_DO14 , \dtcm/mem_1_mem_1_0_1_0_DO13 , \dtcm/mem_1_mem_1_0_1_0_DO12 , \dtcm/mem_1_mem_1_0_1_0_DO11 , \dtcm/mem_1_mem_1_0_1_0_DO10 , \dtcm/mem_1_mem_1_0_1_0_DO9 , \dtcm/mem_1_mem_1_0_1_0_DO8 , \dtcm/mem_1_mem_1_0_1_0_DO7 , \dtcm/mem_1_mem_1_0_1_0_DO6 , \dtcm/mem_1_mem_1_0_1_0_DO5 , \dtcm/mem_1_mem_1_0_1_0_DO4 , mem_rdata_131[15:12]})
);
defparam \dtcm/mem_1_mem_1_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_1_mem_1_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_1_mem_1_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_2_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[19:16]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_2_mem_2_0_0_0_DO31 , \dtcm/mem_2_mem_2_0_0_0_DO30 , \dtcm/mem_2_mem_2_0_0_0_DO29 , \dtcm/mem_2_mem_2_0_0_0_DO28 , \dtcm/mem_2_mem_2_0_0_0_DO27 , \dtcm/mem_2_mem_2_0_0_0_DO26 , \dtcm/mem_2_mem_2_0_0_0_DO25 , \dtcm/mem_2_mem_2_0_0_0_DO24 , \dtcm/mem_2_mem_2_0_0_0_DO23 , \dtcm/mem_2_mem_2_0_0_0_DO22 , \dtcm/mem_2_mem_2_0_0_0_DO21 , \dtcm/mem_2_mem_2_0_0_0_DO20 , \dtcm/mem_2_mem_2_0_0_0_DO19 , \dtcm/mem_2_mem_2_0_0_0_DO18 , \dtcm/mem_2_mem_2_0_0_0_DO17 , \dtcm/mem_2_mem_2_0_0_0_DO16 , \dtcm/mem_2_mem_2_0_0_0_DO15 , \dtcm/mem_2_mem_2_0_0_0_DO14 , \dtcm/mem_2_mem_2_0_0_0_DO13 , \dtcm/mem_2_mem_2_0_0_0_DO12 , \dtcm/mem_2_mem_2_0_0_0_DO11 , \dtcm/mem_2_mem_2_0_0_0_DO10 , \dtcm/mem_2_mem_2_0_0_0_DO9 , \dtcm/mem_2_mem_2_0_0_0_DO8 , \dtcm/mem_2_mem_2_0_0_0_DO7 , \dtcm/mem_2_mem_2_0_0_0_DO6 , \dtcm/mem_2_mem_2_0_0_0_DO5 , \dtcm/mem_2_mem_2_0_0_0_DO4 , mem_rdata_131[19:16]})
);
defparam \dtcm/mem_2_mem_2_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_2_mem_2_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_2_mem_2_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_2_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[23:20]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_2_mem_2_0_1_0_DO31 , \dtcm/mem_2_mem_2_0_1_0_DO30 , \dtcm/mem_2_mem_2_0_1_0_DO29 , \dtcm/mem_2_mem_2_0_1_0_DO28 , \dtcm/mem_2_mem_2_0_1_0_DO27 , \dtcm/mem_2_mem_2_0_1_0_DO26 , \dtcm/mem_2_mem_2_0_1_0_DO25 , \dtcm/mem_2_mem_2_0_1_0_DO24 , \dtcm/mem_2_mem_2_0_1_0_DO23 , \dtcm/mem_2_mem_2_0_1_0_DO22 , \dtcm/mem_2_mem_2_0_1_0_DO21 , \dtcm/mem_2_mem_2_0_1_0_DO20 , \dtcm/mem_2_mem_2_0_1_0_DO19 , \dtcm/mem_2_mem_2_0_1_0_DO18 , \dtcm/mem_2_mem_2_0_1_0_DO17 , \dtcm/mem_2_mem_2_0_1_0_DO16 , \dtcm/mem_2_mem_2_0_1_0_DO15 , \dtcm/mem_2_mem_2_0_1_0_DO14 , \dtcm/mem_2_mem_2_0_1_0_DO13 , \dtcm/mem_2_mem_2_0_1_0_DO12 , \dtcm/mem_2_mem_2_0_1_0_DO11 , \dtcm/mem_2_mem_2_0_1_0_DO10 , \dtcm/mem_2_mem_2_0_1_0_DO9 , \dtcm/mem_2_mem_2_0_1_0_DO8 , \dtcm/mem_2_mem_2_0_1_0_DO7 , \dtcm/mem_2_mem_2_0_1_0_DO6 , \dtcm/mem_2_mem_2_0_1_0_DO5 , \dtcm/mem_2_mem_2_0_1_0_DO4 , mem_rdata_131[23:20]})
);
defparam \dtcm/mem_2_mem_2_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_2_mem_2_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_2_mem_2_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_3_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[27:24]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_3_mem_3_0_0_0_DO31 , \dtcm/mem_3_mem_3_0_0_0_DO30 , \dtcm/mem_3_mem_3_0_0_0_DO29 , \dtcm/mem_3_mem_3_0_0_0_DO28 , \dtcm/mem_3_mem_3_0_0_0_DO27 , \dtcm/mem_3_mem_3_0_0_0_DO26 , \dtcm/mem_3_mem_3_0_0_0_DO25 , \dtcm/mem_3_mem_3_0_0_0_DO24 , \dtcm/mem_3_mem_3_0_0_0_DO23 , \dtcm/mem_3_mem_3_0_0_0_DO22 , \dtcm/mem_3_mem_3_0_0_0_DO21 , \dtcm/mem_3_mem_3_0_0_0_DO20 , \dtcm/mem_3_mem_3_0_0_0_DO19 , \dtcm/mem_3_mem_3_0_0_0_DO18 , \dtcm/mem_3_mem_3_0_0_0_DO17 , \dtcm/mem_3_mem_3_0_0_0_DO16 , \dtcm/mem_3_mem_3_0_0_0_DO15 , \dtcm/mem_3_mem_3_0_0_0_DO14 , \dtcm/mem_3_mem_3_0_0_0_DO13 , \dtcm/mem_3_mem_3_0_0_0_DO12 , \dtcm/mem_3_mem_3_0_0_0_DO11 , \dtcm/mem_3_mem_3_0_0_0_DO10 , \dtcm/mem_3_mem_3_0_0_0_DO9 , \dtcm/mem_3_mem_3_0_0_0_DO8 , \dtcm/mem_3_mem_3_0_0_0_DO7 , \dtcm/mem_3_mem_3_0_0_0_DO6 , \dtcm/mem_3_mem_3_0_0_0_DO5 , \dtcm/mem_3_mem_3_0_0_0_DO4 , mem_rdata_131[27:24]})
);
defparam \dtcm/mem_3_mem_3_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_3_mem_3_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_3_mem_3_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_3_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_4 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata[31:28]}),
	.ADA({mem_addr[13:2], GND, GND}),
	.ADB({mem_addr[13:2], GND, GND}),
	.DO({\dtcm/mem_3_mem_3_0_1_0_DO31 , \dtcm/mem_3_mem_3_0_1_0_DO30 , \dtcm/mem_3_mem_3_0_1_0_DO29 , \dtcm/mem_3_mem_3_0_1_0_DO28 , \dtcm/mem_3_mem_3_0_1_0_DO27 , \dtcm/mem_3_mem_3_0_1_0_DO26 , \dtcm/mem_3_mem_3_0_1_0_DO25 , \dtcm/mem_3_mem_3_0_1_0_DO24 , \dtcm/mem_3_mem_3_0_1_0_DO23 , \dtcm/mem_3_mem_3_0_1_0_DO22 , \dtcm/mem_3_mem_3_0_1_0_DO21 , \dtcm/mem_3_mem_3_0_1_0_DO20 , \dtcm/mem_3_mem_3_0_1_0_DO19 , \dtcm/mem_3_mem_3_0_1_0_DO18 , \dtcm/mem_3_mem_3_0_1_0_DO17 , \dtcm/mem_3_mem_3_0_1_0_DO16 , \dtcm/mem_3_mem_3_0_1_0_DO15 , \dtcm/mem_3_mem_3_0_1_0_DO14 , \dtcm/mem_3_mem_3_0_1_0_DO13 , \dtcm/mem_3_mem_3_0_1_0_DO12 , \dtcm/mem_3_mem_3_0_1_0_DO11 , \dtcm/mem_3_mem_3_0_1_0_DO10 , \dtcm/mem_3_mem_3_0_1_0_DO9 , \dtcm/mem_3_mem_3_0_1_0_DO8 , \dtcm/mem_3_mem_3_0_1_0_DO7 , \dtcm/mem_3_mem_3_0_1_0_DO6 , \dtcm/mem_3_mem_3_0_1_0_DO5 , \dtcm/mem_3_mem_3_0_1_0_DO4 , mem_rdata_131[31:28]})
);
defparam \dtcm/mem_3_mem_3_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_3_mem_3_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_3_mem_3_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_1_s .BLK_SEL_1=3'b000;
LUT2 \dtcm/n6_s1  (
	.I0(mem_ready_127),
	.I1(dtcm_valid),
	.F(\dtcm/n6_4 )
);
defparam \dtcm/n6_s1 .INIT=4'h4;
LUT4 \dtcm/mem_3_s6  (
	.I0(mem_wstrb[3]),
	.I1(mem_ready_127),
	.I2(dtcm_valid),
	.I3(memory_0_13),
	.F(\dtcm/mem_3_9 )
);
defparam \dtcm/mem_3_s6 .INIT=16'h2000;
LUT4 \dtcm/mem_2_s6  (
	.I0(mem_wstrb[2]),
	.I1(mem_ready_127),
	.I2(dtcm_valid),
	.I3(memory_0_13),
	.F(\dtcm/mem_2_9 )
);
defparam \dtcm/mem_2_s6 .INIT=16'h2000;
LUT4 \dtcm/mem_1_s6  (
	.I0(mem_wstrb[1]),
	.I1(mem_ready_127),
	.I2(dtcm_valid),
	.I3(memory_0_13),
	.F(\dtcm/mem_1_9 )
);
defparam \dtcm/mem_1_s6 .INIT=16'h2000;
LUT4 \dtcm/mem_0_s6  (
	.I0(mem_wstrb[0]),
	.I1(mem_ready_127),
	.I2(dtcm_valid),
	.I3(memory_0_13),
	.F(\dtcm/mem_0_9 )
);
defparam \dtcm/mem_0_s6 .INIT=16'h2000;
DFFRE \simpleuart/cfg_divider_30_s0  (
	.D(mem_wdata[30]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[30])
);
defparam \simpleuart/cfg_divider_30_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_29_s0  (
	.D(mem_wdata[29]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[29])
);
defparam \simpleuart/cfg_divider_29_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_28_s0  (
	.D(mem_wdata[28]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[28])
);
defparam \simpleuart/cfg_divider_28_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_27_s0  (
	.D(mem_wdata[27]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[27])
);
defparam \simpleuart/cfg_divider_27_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_26_s0  (
	.D(mem_wdata[26]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[26])
);
defparam \simpleuart/cfg_divider_26_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_25_s0  (
	.D(mem_wdata[25]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[25])
);
defparam \simpleuart/cfg_divider_25_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_24_s0  (
	.D(mem_wdata[24]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[24])
);
defparam \simpleuart/cfg_divider_24_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_23_s0  (
	.D(mem_wdata[23]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[23])
);
defparam \simpleuart/cfg_divider_23_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_22_s0  (
	.D(mem_wdata[22]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[22])
);
defparam \simpleuart/cfg_divider_22_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_21_s0  (
	.D(mem_wdata[21]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[21])
);
defparam \simpleuart/cfg_divider_21_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_20_s0  (
	.D(mem_wdata[20]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[20])
);
defparam \simpleuart/cfg_divider_20_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_19_s0  (
	.D(mem_wdata[19]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[19])
);
defparam \simpleuart/cfg_divider_19_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_18_s0  (
	.D(mem_wdata[18]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[18])
);
defparam \simpleuart/cfg_divider_18_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_17_s0  (
	.D(mem_wdata[17]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[17])
);
defparam \simpleuart/cfg_divider_17_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_16_s0  (
	.D(mem_wdata[16]),
	.CLK(clk_in_d),
	.CE(n1235_5),
	.RESET(n624_5),
	.Q(cfg_divider[16])
);
defparam \simpleuart/cfg_divider_16_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_15_s0  (
	.D(mem_wdata[15]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[15])
);
defparam \simpleuart/cfg_divider_15_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_14_s0  (
	.D(mem_wdata[14]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[14])
);
defparam \simpleuart/cfg_divider_14_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_13_s0  (
	.D(mem_wdata[13]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[13])
);
defparam \simpleuart/cfg_divider_13_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_12_s0  (
	.D(mem_wdata[12]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[12])
);
defparam \simpleuart/cfg_divider_12_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_11_s0  (
	.D(mem_wdata[11]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[11])
);
defparam \simpleuart/cfg_divider_11_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_10_s0  (
	.D(mem_wdata[10]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[10])
);
defparam \simpleuart/cfg_divider_10_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_9_s0  (
	.D(mem_wdata[9]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[9])
);
defparam \simpleuart/cfg_divider_9_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_8_s0  (
	.D(mem_wdata[8]),
	.CLK(clk_in_d),
	.CE(n1236_5),
	.RESET(n624_5),
	.Q(cfg_divider[8])
);
defparam \simpleuart/cfg_divider_8_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_7_s0  (
	.D(mem_wdata[7]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[7])
);
defparam \simpleuart/cfg_divider_7_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_6_s0  (
	.D(mem_wdata[6]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[6])
);
defparam \simpleuart/cfg_divider_6_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_5_s0  (
	.D(mem_wdata[5]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[5])
);
defparam \simpleuart/cfg_divider_5_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_4_s0  (
	.D(mem_wdata[4]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[4])
);
defparam \simpleuart/cfg_divider_4_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_3_s0  (
	.D(mem_wdata[3]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[3])
);
defparam \simpleuart/cfg_divider_3_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_2_s0  (
	.D(mem_wdata[2]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[2])
);
defparam \simpleuart/cfg_divider_2_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_1_s0  (
	.D(mem_wdata[1]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.RESET(n624_5),
	.Q(cfg_divider[1])
);
defparam \simpleuart/cfg_divider_1_s0 .INIT=1'b0;
DFFSE \simpleuart/cfg_divider_0_s0  (
	.D(mem_wdata[0]),
	.CLK(clk_in_d),
	.CE(n1237_5),
	.SET(n624_5),
	.Q(cfg_divider[0])
);
defparam \simpleuart/cfg_divider_0_s0 .INIT=1'b1;
DFFR \simpleuart/recv_state_3_s0  (
	.D(\simpleuart/n318_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_state [3])
);
defparam \simpleuart/recv_state_3_s0 .INIT=1'b0;
DFFR \simpleuart/recv_state_2_s0  (
	.D(\simpleuart/n319_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_state [2])
);
defparam \simpleuart/recv_state_2_s0 .INIT=1'b0;
DFFR \simpleuart/recv_state_1_s0  (
	.D(\simpleuart/n320_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_state [1])
);
defparam \simpleuart/recv_state_1_s0 .INIT=1'b0;
DFFR \simpleuart/recv_state_0_s0  (
	.D(\simpleuart/n321_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_state [0])
);
defparam \simpleuart/recv_state_0_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_31_s0  (
	.D(\simpleuart/n322_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [31])
);
defparam \simpleuart/recv_divcnt_31_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_30_s0  (
	.D(\simpleuart/n323_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [30])
);
defparam \simpleuart/recv_divcnt_30_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_29_s0  (
	.D(\simpleuart/n324_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [29])
);
defparam \simpleuart/recv_divcnt_29_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_28_s0  (
	.D(\simpleuart/n325_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [28])
);
defparam \simpleuart/recv_divcnt_28_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_27_s0  (
	.D(\simpleuart/n326_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [27])
);
defparam \simpleuart/recv_divcnt_27_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_26_s0  (
	.D(\simpleuart/n327_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [26])
);
defparam \simpleuart/recv_divcnt_26_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_25_s0  (
	.D(\simpleuart/n328_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [25])
);
defparam \simpleuart/recv_divcnt_25_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_24_s0  (
	.D(\simpleuart/n329_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [24])
);
defparam \simpleuart/recv_divcnt_24_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_23_s0  (
	.D(\simpleuart/n330_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [23])
);
defparam \simpleuart/recv_divcnt_23_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_22_s0  (
	.D(\simpleuart/n331_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [22])
);
defparam \simpleuart/recv_divcnt_22_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_21_s0  (
	.D(\simpleuart/n332_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [21])
);
defparam \simpleuart/recv_divcnt_21_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_20_s0  (
	.D(\simpleuart/n333_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [20])
);
defparam \simpleuart/recv_divcnt_20_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_19_s0  (
	.D(\simpleuart/n334_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [19])
);
defparam \simpleuart/recv_divcnt_19_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_18_s0  (
	.D(\simpleuart/n335_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [18])
);
defparam \simpleuart/recv_divcnt_18_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_17_s0  (
	.D(\simpleuart/n336_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [17])
);
defparam \simpleuart/recv_divcnt_17_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_16_s0  (
	.D(\simpleuart/n337_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [16])
);
defparam \simpleuart/recv_divcnt_16_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_15_s0  (
	.D(\simpleuart/n338_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [15])
);
defparam \simpleuart/recv_divcnt_15_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_14_s0  (
	.D(\simpleuart/n339_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [14])
);
defparam \simpleuart/recv_divcnt_14_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_13_s0  (
	.D(\simpleuart/n340_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [13])
);
defparam \simpleuart/recv_divcnt_13_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_12_s0  (
	.D(\simpleuart/n341_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [12])
);
defparam \simpleuart/recv_divcnt_12_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_11_s0  (
	.D(\simpleuart/n342_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [11])
);
defparam \simpleuart/recv_divcnt_11_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_10_s0  (
	.D(\simpleuart/n343_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [10])
);
defparam \simpleuart/recv_divcnt_10_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_9_s0  (
	.D(\simpleuart/n344_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [9])
);
defparam \simpleuart/recv_divcnt_9_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_8_s0  (
	.D(\simpleuart/n345_11 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [8])
);
defparam \simpleuart/recv_divcnt_8_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_7_s0  (
	.D(\simpleuart/n346_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [7])
);
defparam \simpleuart/recv_divcnt_7_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_6_s0  (
	.D(\simpleuart/n347_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [6])
);
defparam \simpleuart/recv_divcnt_6_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_5_s0  (
	.D(\simpleuart/n348_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [5])
);
defparam \simpleuart/recv_divcnt_5_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_4_s0  (
	.D(\simpleuart/n349_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [4])
);
defparam \simpleuart/recv_divcnt_4_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_3_s0  (
	.D(\simpleuart/n350_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [3])
);
defparam \simpleuart/recv_divcnt_3_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_2_s0  (
	.D(\simpleuart/n351_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [2])
);
defparam \simpleuart/recv_divcnt_2_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_1_s0  (
	.D(\simpleuart/n352_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [1])
);
defparam \simpleuart/recv_divcnt_1_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_0_s0  (
	.D(\simpleuart/n353_9 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\simpleuart/recv_divcnt [0])
);
defparam \simpleuart/recv_divcnt_0_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_7_s0  (
	.D(ser_rx_d),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [7])
);
defparam \simpleuart/recv_pattern_7_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_6_s0  (
	.D(\simpleuart/recv_pattern [7]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [6])
);
defparam \simpleuart/recv_pattern_6_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_5_s0  (
	.D(\simpleuart/recv_pattern [6]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [5])
);
defparam \simpleuart/recv_pattern_5_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_4_s0  (
	.D(\simpleuart/recv_pattern [5]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [4])
);
defparam \simpleuart/recv_pattern_4_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_3_s0  (
	.D(\simpleuart/recv_pattern [4]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [3])
);
defparam \simpleuart/recv_pattern_3_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_2_s0  (
	.D(\simpleuart/recv_pattern [3]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [2])
);
defparam \simpleuart/recv_pattern_2_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_1_s0  (
	.D(\simpleuart/recv_pattern [2]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [1])
);
defparam \simpleuart/recv_pattern_1_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_0_s0  (
	.D(\simpleuart/recv_pattern [1]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n624_5),
	.Q(\simpleuart/recv_pattern [0])
);
defparam \simpleuart/recv_pattern_0_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_7_s0  (
	.D(\simpleuart/recv_pattern [7]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[7])
);
defparam \simpleuart/recv_buf_data_7_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_6_s0  (
	.D(\simpleuart/recv_pattern [6]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[6])
);
defparam \simpleuart/recv_buf_data_6_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_5_s0  (
	.D(\simpleuart/recv_pattern [5]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[5])
);
defparam \simpleuart/recv_buf_data_5_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_4_s0  (
	.D(\simpleuart/recv_pattern [4]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[4])
);
defparam \simpleuart/recv_buf_data_4_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_3_s0  (
	.D(\simpleuart/recv_pattern [3]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[3])
);
defparam \simpleuart/recv_buf_data_3_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_2_s0  (
	.D(\simpleuart/recv_pattern [2]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[2])
);
defparam \simpleuart/recv_buf_data_2_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_1_s0  (
	.D(\simpleuart/recv_pattern [1]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[1])
);
defparam \simpleuart/recv_buf_data_1_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_0_s0  (
	.D(\simpleuart/recv_pattern [0]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n624_5),
	.Q(recv_buf_data[0])
);
defparam \simpleuart/recv_buf_data_0_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_31_s0  (
	.D(\simpleuart/n482_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [31])
);
defparam \simpleuart/send_divcnt_31_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_30_s0  (
	.D(\simpleuart/n483_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [30])
);
defparam \simpleuart/send_divcnt_30_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_29_s0  (
	.D(\simpleuart/n484_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [29])
);
defparam \simpleuart/send_divcnt_29_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_28_s0  (
	.D(\simpleuart/n485_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [28])
);
defparam \simpleuart/send_divcnt_28_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_27_s0  (
	.D(\simpleuart/n486_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [27])
);
defparam \simpleuart/send_divcnt_27_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_26_s0  (
	.D(\simpleuart/n487_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [26])
);
defparam \simpleuart/send_divcnt_26_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_25_s0  (
	.D(\simpleuart/n488_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [25])
);
defparam \simpleuart/send_divcnt_25_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_24_s0  (
	.D(\simpleuart/n489_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [24])
);
defparam \simpleuart/send_divcnt_24_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_23_s0  (
	.D(\simpleuart/n490_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [23])
);
defparam \simpleuart/send_divcnt_23_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_22_s0  (
	.D(\simpleuart/n491_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [22])
);
defparam \simpleuart/send_divcnt_22_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_21_s0  (
	.D(\simpleuart/n492_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [21])
);
defparam \simpleuart/send_divcnt_21_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_20_s0  (
	.D(\simpleuart/n493_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [20])
);
defparam \simpleuart/send_divcnt_20_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_19_s0  (
	.D(\simpleuart/n494_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [19])
);
defparam \simpleuart/send_divcnt_19_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_18_s0  (
	.D(\simpleuart/n495_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [18])
);
defparam \simpleuart/send_divcnt_18_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_17_s0  (
	.D(\simpleuart/n496_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [17])
);
defparam \simpleuart/send_divcnt_17_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_16_s0  (
	.D(\simpleuart/n497_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [16])
);
defparam \simpleuart/send_divcnt_16_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_15_s0  (
	.D(\simpleuart/n498_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [15])
);
defparam \simpleuart/send_divcnt_15_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_14_s0  (
	.D(\simpleuart/n499_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [14])
);
defparam \simpleuart/send_divcnt_14_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_13_s0  (
	.D(\simpleuart/n500_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [13])
);
defparam \simpleuart/send_divcnt_13_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_12_s0  (
	.D(\simpleuart/n501_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [12])
);
defparam \simpleuart/send_divcnt_12_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_11_s0  (
	.D(\simpleuart/n502_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [11])
);
defparam \simpleuart/send_divcnt_11_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_10_s0  (
	.D(\simpleuart/n503_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [10])
);
defparam \simpleuart/send_divcnt_10_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_9_s0  (
	.D(\simpleuart/n504_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [9])
);
defparam \simpleuart/send_divcnt_9_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_8_s0  (
	.D(\simpleuart/n505_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [8])
);
defparam \simpleuart/send_divcnt_8_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_7_s0  (
	.D(\simpleuart/n506_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [7])
);
defparam \simpleuart/send_divcnt_7_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_6_s0  (
	.D(\simpleuart/n507_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [6])
);
defparam \simpleuart/send_divcnt_6_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_5_s0  (
	.D(\simpleuart/n508_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [5])
);
defparam \simpleuart/send_divcnt_5_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_4_s0  (
	.D(\simpleuart/n509_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [4])
);
defparam \simpleuart/send_divcnt_4_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_3_s0  (
	.D(\simpleuart/n510_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [3])
);
defparam \simpleuart/send_divcnt_3_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_2_s0  (
	.D(\simpleuart/n511_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [2])
);
defparam \simpleuart/send_divcnt_2_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_1_s0  (
	.D(\simpleuart/n512_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [1])
);
defparam \simpleuart/send_divcnt_1_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_0_s0  (
	.D(\simpleuart/n513_5 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [0])
);
defparam \simpleuart/send_divcnt_0_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_31_s0  (
	.D(mem_wdata[31]),
	.CLK(clk_in_d),
	.CE(n1234_5),
	.RESET(n624_5),
	.Q(cfg_divider[31])
);
defparam \simpleuart/cfg_divider_31_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_valid_s1  (
	.D(\simpleuart/n958_7 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/recv_buf_valid_8 ),
	.RESET(n624_5),
	.Q(recv_buf_valid)
);
defparam \simpleuart/recv_buf_valid_s1 .INIT=1'b0;
DFFSE \simpleuart/send_pattern_8_s1  (
	.D(\simpleuart/n556_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [8])
);
defparam \simpleuart/send_pattern_8_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_7_s1  (
	.D(\simpleuart/n557_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [7])
);
defparam \simpleuart/send_pattern_7_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_6_s1  (
	.D(\simpleuart/n558_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [6])
);
defparam \simpleuart/send_pattern_6_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_5_s1  (
	.D(\simpleuart/n559_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [5])
);
defparam \simpleuart/send_pattern_5_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_4_s1  (
	.D(\simpleuart/n560_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [4])
);
defparam \simpleuart/send_pattern_4_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_3_s1  (
	.D(\simpleuart/n561_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [3])
);
defparam \simpleuart/send_pattern_3_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_2_s1  (
	.D(\simpleuart/n562_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [2])
);
defparam \simpleuart/send_pattern_2_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_1_s1  (
	.D(\simpleuart/n563_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [1])
);
defparam \simpleuart/send_pattern_1_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_0_s1  (
	.D(\simpleuart/n564_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(ser_tx_d)
);
defparam \simpleuart/send_pattern_0_s1 .INIT=1'b1;
DFFRE \simpleuart/send_bitcnt_3_s1  (
	.D(\simpleuart/n565_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n624_5),
	.Q(\simpleuart/send_bitcnt [3])
);
defparam \simpleuart/send_bitcnt_3_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_2_s1  (
	.D(\simpleuart/n612_6 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n624_5),
	.Q(\simpleuart/send_bitcnt [2])
);
defparam \simpleuart/send_bitcnt_2_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_1_s1  (
	.D(\simpleuart/n567_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n624_5),
	.Q(\simpleuart/send_bitcnt [1])
);
defparam \simpleuart/send_bitcnt_1_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_0_s1  (
	.D(\simpleuart/n614_8 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n624_5),
	.Q(\simpleuart/send_bitcnt [0])
);
defparam \simpleuart/send_bitcnt_0_s1 .INIT=1'b0;
ALU \simpleuart/n210_s64  (
	.I0(GND),
	.I1(cfg_divider[1]),
	.I3(GND),
	.CIN(\simpleuart/recv_divcnt [0]),
	.COUT(\simpleuart/n210_68 ),
	.SUM(\simpleuart/n210_67 )
);
defparam \simpleuart/n210_s64 .ALU_MODE=1;
ALU \simpleuart/n210_s65  (
	.I0(\simpleuart/recv_divcnt [1]),
	.I1(cfg_divider[2]),
	.I3(GND),
	.CIN(\simpleuart/n210_68 ),
	.COUT(\simpleuart/n210_70 ),
	.SUM(\simpleuart/n210_69 )
);
defparam \simpleuart/n210_s65 .ALU_MODE=1;
ALU \simpleuart/n210_s66  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(cfg_divider[3]),
	.I3(GND),
	.CIN(\simpleuart/n210_70 ),
	.COUT(\simpleuart/n210_72 ),
	.SUM(\simpleuart/n210_71 )
);
defparam \simpleuart/n210_s66 .ALU_MODE=1;
ALU \simpleuart/n210_s67  (
	.I0(\simpleuart/recv_divcnt [3]),
	.I1(cfg_divider[4]),
	.I3(GND),
	.CIN(\simpleuart/n210_72 ),
	.COUT(\simpleuart/n210_74 ),
	.SUM(\simpleuart/n210_73 )
);
defparam \simpleuart/n210_s67 .ALU_MODE=1;
ALU \simpleuart/n210_s68  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(cfg_divider[5]),
	.I3(GND),
	.CIN(\simpleuart/n210_74 ),
	.COUT(\simpleuart/n210_76 ),
	.SUM(\simpleuart/n210_75 )
);
defparam \simpleuart/n210_s68 .ALU_MODE=1;
ALU \simpleuart/n210_s69  (
	.I0(\simpleuart/recv_divcnt [5]),
	.I1(cfg_divider[6]),
	.I3(GND),
	.CIN(\simpleuart/n210_76 ),
	.COUT(\simpleuart/n210_78 ),
	.SUM(\simpleuart/n210_77 )
);
defparam \simpleuart/n210_s69 .ALU_MODE=1;
ALU \simpleuart/n210_s70  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(cfg_divider[7]),
	.I3(GND),
	.CIN(\simpleuart/n210_78 ),
	.COUT(\simpleuart/n210_80 ),
	.SUM(\simpleuart/n210_79 )
);
defparam \simpleuart/n210_s70 .ALU_MODE=1;
ALU \simpleuart/n210_s71  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(cfg_divider[8]),
	.I3(GND),
	.CIN(\simpleuart/n210_80 ),
	.COUT(\simpleuart/n210_82 ),
	.SUM(\simpleuart/n210_81 )
);
defparam \simpleuart/n210_s71 .ALU_MODE=1;
ALU \simpleuart/n210_s72  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(cfg_divider[9]),
	.I3(GND),
	.CIN(\simpleuart/n210_82 ),
	.COUT(\simpleuart/n210_84 ),
	.SUM(\simpleuart/n210_83 )
);
defparam \simpleuart/n210_s72 .ALU_MODE=1;
ALU \simpleuart/n210_s73  (
	.I0(\simpleuart/recv_divcnt [9]),
	.I1(cfg_divider[10]),
	.I3(GND),
	.CIN(\simpleuart/n210_84 ),
	.COUT(\simpleuart/n210_86 ),
	.SUM(\simpleuart/n210_85 )
);
defparam \simpleuart/n210_s73 .ALU_MODE=1;
ALU \simpleuart/n210_s74  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(cfg_divider[11]),
	.I3(GND),
	.CIN(\simpleuart/n210_86 ),
	.COUT(\simpleuart/n210_88 ),
	.SUM(\simpleuart/n210_87 )
);
defparam \simpleuart/n210_s74 .ALU_MODE=1;
ALU \simpleuart/n210_s75  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(cfg_divider[12]),
	.I3(GND),
	.CIN(\simpleuart/n210_88 ),
	.COUT(\simpleuart/n210_90 ),
	.SUM(\simpleuart/n210_89 )
);
defparam \simpleuart/n210_s75 .ALU_MODE=1;
ALU \simpleuart/n210_s76  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(cfg_divider[13]),
	.I3(GND),
	.CIN(\simpleuart/n210_90 ),
	.COUT(\simpleuart/n210_92 ),
	.SUM(\simpleuart/n210_91 )
);
defparam \simpleuart/n210_s76 .ALU_MODE=1;
ALU \simpleuart/n210_s77  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(cfg_divider[14]),
	.I3(GND),
	.CIN(\simpleuart/n210_92 ),
	.COUT(\simpleuart/n210_94 ),
	.SUM(\simpleuart/n210_93 )
);
defparam \simpleuart/n210_s77 .ALU_MODE=1;
ALU \simpleuart/n210_s78  (
	.I0(\simpleuart/recv_divcnt [14]),
	.I1(cfg_divider[15]),
	.I3(GND),
	.CIN(\simpleuart/n210_94 ),
	.COUT(\simpleuart/n210_96 ),
	.SUM(\simpleuart/n210_95 )
);
defparam \simpleuart/n210_s78 .ALU_MODE=1;
ALU \simpleuart/n210_s79  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(cfg_divider[16]),
	.I3(GND),
	.CIN(\simpleuart/n210_96 ),
	.COUT(\simpleuart/n210_98 ),
	.SUM(\simpleuart/n210_97 )
);
defparam \simpleuart/n210_s79 .ALU_MODE=1;
ALU \simpleuart/n210_s80  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(cfg_divider[17]),
	.I3(GND),
	.CIN(\simpleuart/n210_98 ),
	.COUT(\simpleuart/n210_100 ),
	.SUM(\simpleuart/n210_99 )
);
defparam \simpleuart/n210_s80 .ALU_MODE=1;
ALU \simpleuart/n210_s81  (
	.I0(\simpleuart/recv_divcnt [17]),
	.I1(cfg_divider[18]),
	.I3(GND),
	.CIN(\simpleuart/n210_100 ),
	.COUT(\simpleuart/n210_102 ),
	.SUM(\simpleuart/n210_101 )
);
defparam \simpleuart/n210_s81 .ALU_MODE=1;
ALU \simpleuart/n210_s82  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(cfg_divider[19]),
	.I3(GND),
	.CIN(\simpleuart/n210_102 ),
	.COUT(\simpleuart/n210_104 ),
	.SUM(\simpleuart/n210_103 )
);
defparam \simpleuart/n210_s82 .ALU_MODE=1;
ALU \simpleuart/n210_s83  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(cfg_divider[20]),
	.I3(GND),
	.CIN(\simpleuart/n210_104 ),
	.COUT(\simpleuart/n210_106 ),
	.SUM(\simpleuart/n210_105 )
);
defparam \simpleuart/n210_s83 .ALU_MODE=1;
ALU \simpleuart/n210_s84  (
	.I0(\simpleuart/recv_divcnt [20]),
	.I1(cfg_divider[21]),
	.I3(GND),
	.CIN(\simpleuart/n210_106 ),
	.COUT(\simpleuart/n210_108 ),
	.SUM(\simpleuart/n210_107 )
);
defparam \simpleuart/n210_s84 .ALU_MODE=1;
ALU \simpleuart/n210_s85  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(cfg_divider[22]),
	.I3(GND),
	.CIN(\simpleuart/n210_108 ),
	.COUT(\simpleuart/n210_110 ),
	.SUM(\simpleuart/n210_109 )
);
defparam \simpleuart/n210_s85 .ALU_MODE=1;
ALU \simpleuart/n210_s86  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(cfg_divider[23]),
	.I3(GND),
	.CIN(\simpleuart/n210_110 ),
	.COUT(\simpleuart/n210_112 ),
	.SUM(\simpleuart/n210_111 )
);
defparam \simpleuart/n210_s86 .ALU_MODE=1;
ALU \simpleuart/n210_s87  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(cfg_divider[24]),
	.I3(GND),
	.CIN(\simpleuart/n210_112 ),
	.COUT(\simpleuart/n210_114 ),
	.SUM(\simpleuart/n210_113 )
);
defparam \simpleuart/n210_s87 .ALU_MODE=1;
ALU \simpleuart/n210_s88  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(cfg_divider[25]),
	.I3(GND),
	.CIN(\simpleuart/n210_114 ),
	.COUT(\simpleuart/n210_116 ),
	.SUM(\simpleuart/n210_115 )
);
defparam \simpleuart/n210_s88 .ALU_MODE=1;
ALU \simpleuart/n210_s89  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(cfg_divider[26]),
	.I3(GND),
	.CIN(\simpleuart/n210_116 ),
	.COUT(\simpleuart/n210_118 ),
	.SUM(\simpleuart/n210_117 )
);
defparam \simpleuart/n210_s89 .ALU_MODE=1;
ALU \simpleuart/n210_s90  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(cfg_divider[27]),
	.I3(GND),
	.CIN(\simpleuart/n210_118 ),
	.COUT(\simpleuart/n210_120 ),
	.SUM(\simpleuart/n210_119 )
);
defparam \simpleuart/n210_s90 .ALU_MODE=1;
ALU \simpleuart/n210_s91  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(cfg_divider[28]),
	.I3(GND),
	.CIN(\simpleuart/n210_120 ),
	.COUT(\simpleuart/n210_122 ),
	.SUM(\simpleuart/n210_121 )
);
defparam \simpleuart/n210_s91 .ALU_MODE=1;
ALU \simpleuart/n210_s92  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(cfg_divider[29]),
	.I3(GND),
	.CIN(\simpleuart/n210_122 ),
	.COUT(\simpleuart/n210_124 ),
	.SUM(\simpleuart/n210_123 )
);
defparam \simpleuart/n210_s92 .ALU_MODE=1;
ALU \simpleuart/n210_s93  (
	.I0(\simpleuart/recv_divcnt [29]),
	.I1(cfg_divider[30]),
	.I3(GND),
	.CIN(\simpleuart/n210_124 ),
	.COUT(\simpleuart/n210_126 ),
	.SUM(\simpleuart/n210_125 )
);
defparam \simpleuart/n210_s93 .ALU_MODE=1;
ALU \simpleuart/n261_s64  (
	.I0(GND),
	.I1(cfg_divider[0]),
	.I3(GND),
	.CIN(\simpleuart/recv_divcnt [0]),
	.COUT(\simpleuart/n261_68 ),
	.SUM(\simpleuart/n261_67 )
);
defparam \simpleuart/n261_s64 .ALU_MODE=1;
ALU \simpleuart/n261_s65  (
	.I0(\simpleuart/recv_divcnt [1]),
	.I1(cfg_divider[1]),
	.I3(GND),
	.CIN(\simpleuart/n261_68 ),
	.COUT(\simpleuart/n261_70 ),
	.SUM(\simpleuart/n261_69 )
);
defparam \simpleuart/n261_s65 .ALU_MODE=1;
ALU \simpleuart/n261_s66  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(cfg_divider[2]),
	.I3(GND),
	.CIN(\simpleuart/n261_70 ),
	.COUT(\simpleuart/n261_72 ),
	.SUM(\simpleuart/n261_71 )
);
defparam \simpleuart/n261_s66 .ALU_MODE=1;
ALU \simpleuart/n261_s67  (
	.I0(\simpleuart/recv_divcnt [3]),
	.I1(cfg_divider[3]),
	.I3(GND),
	.CIN(\simpleuart/n261_72 ),
	.COUT(\simpleuart/n261_74 ),
	.SUM(\simpleuart/n261_73 )
);
defparam \simpleuart/n261_s67 .ALU_MODE=1;
ALU \simpleuart/n261_s68  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(cfg_divider[4]),
	.I3(GND),
	.CIN(\simpleuart/n261_74 ),
	.COUT(\simpleuart/n261_76 ),
	.SUM(\simpleuart/n261_75 )
);
defparam \simpleuart/n261_s68 .ALU_MODE=1;
ALU \simpleuart/n261_s69  (
	.I0(\simpleuart/recv_divcnt [5]),
	.I1(cfg_divider[5]),
	.I3(GND),
	.CIN(\simpleuart/n261_76 ),
	.COUT(\simpleuart/n261_78 ),
	.SUM(\simpleuart/n261_77 )
);
defparam \simpleuart/n261_s69 .ALU_MODE=1;
ALU \simpleuart/n261_s70  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(cfg_divider[6]),
	.I3(GND),
	.CIN(\simpleuart/n261_78 ),
	.COUT(\simpleuart/n261_80 ),
	.SUM(\simpleuart/n261_79 )
);
defparam \simpleuart/n261_s70 .ALU_MODE=1;
ALU \simpleuart/n261_s71  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(cfg_divider[7]),
	.I3(GND),
	.CIN(\simpleuart/n261_80 ),
	.COUT(\simpleuart/n261_82 ),
	.SUM(\simpleuart/n261_81 )
);
defparam \simpleuart/n261_s71 .ALU_MODE=1;
ALU \simpleuart/n261_s72  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(cfg_divider[8]),
	.I3(GND),
	.CIN(\simpleuart/n261_82 ),
	.COUT(\simpleuart/n261_84 ),
	.SUM(\simpleuart/n261_83 )
);
defparam \simpleuart/n261_s72 .ALU_MODE=1;
ALU \simpleuart/n261_s73  (
	.I0(\simpleuart/recv_divcnt [9]),
	.I1(cfg_divider[9]),
	.I3(GND),
	.CIN(\simpleuart/n261_84 ),
	.COUT(\simpleuart/n261_86 ),
	.SUM(\simpleuart/n261_85 )
);
defparam \simpleuart/n261_s73 .ALU_MODE=1;
ALU \simpleuart/n261_s74  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(cfg_divider[10]),
	.I3(GND),
	.CIN(\simpleuart/n261_86 ),
	.COUT(\simpleuart/n261_88 ),
	.SUM(\simpleuart/n261_87 )
);
defparam \simpleuart/n261_s74 .ALU_MODE=1;
ALU \simpleuart/n261_s75  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(cfg_divider[11]),
	.I3(GND),
	.CIN(\simpleuart/n261_88 ),
	.COUT(\simpleuart/n261_90 ),
	.SUM(\simpleuart/n261_89 )
);
defparam \simpleuart/n261_s75 .ALU_MODE=1;
ALU \simpleuart/n261_s76  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(cfg_divider[12]),
	.I3(GND),
	.CIN(\simpleuart/n261_90 ),
	.COUT(\simpleuart/n261_92 ),
	.SUM(\simpleuart/n261_91 )
);
defparam \simpleuart/n261_s76 .ALU_MODE=1;
ALU \simpleuart/n261_s77  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(cfg_divider[13]),
	.I3(GND),
	.CIN(\simpleuart/n261_92 ),
	.COUT(\simpleuart/n261_94 ),
	.SUM(\simpleuart/n261_93 )
);
defparam \simpleuart/n261_s77 .ALU_MODE=1;
ALU \simpleuart/n261_s78  (
	.I0(\simpleuart/recv_divcnt [14]),
	.I1(cfg_divider[14]),
	.I3(GND),
	.CIN(\simpleuart/n261_94 ),
	.COUT(\simpleuart/n261_96 ),
	.SUM(\simpleuart/n261_95 )
);
defparam \simpleuart/n261_s78 .ALU_MODE=1;
ALU \simpleuart/n261_s79  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(cfg_divider[15]),
	.I3(GND),
	.CIN(\simpleuart/n261_96 ),
	.COUT(\simpleuart/n261_98 ),
	.SUM(\simpleuart/n261_97 )
);
defparam \simpleuart/n261_s79 .ALU_MODE=1;
ALU \simpleuart/n261_s80  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(cfg_divider[16]),
	.I3(GND),
	.CIN(\simpleuart/n261_98 ),
	.COUT(\simpleuart/n261_100 ),
	.SUM(\simpleuart/n261_99 )
);
defparam \simpleuart/n261_s80 .ALU_MODE=1;
ALU \simpleuart/n261_s81  (
	.I0(\simpleuart/recv_divcnt [17]),
	.I1(cfg_divider[17]),
	.I3(GND),
	.CIN(\simpleuart/n261_100 ),
	.COUT(\simpleuart/n261_102 ),
	.SUM(\simpleuart/n261_101 )
);
defparam \simpleuart/n261_s81 .ALU_MODE=1;
ALU \simpleuart/n261_s82  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(cfg_divider[18]),
	.I3(GND),
	.CIN(\simpleuart/n261_102 ),
	.COUT(\simpleuart/n261_104 ),
	.SUM(\simpleuart/n261_103 )
);
defparam \simpleuart/n261_s82 .ALU_MODE=1;
ALU \simpleuart/n261_s83  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(cfg_divider[19]),
	.I3(GND),
	.CIN(\simpleuart/n261_104 ),
	.COUT(\simpleuart/n261_106 ),
	.SUM(\simpleuart/n261_105 )
);
defparam \simpleuart/n261_s83 .ALU_MODE=1;
ALU \simpleuart/n261_s84  (
	.I0(\simpleuart/recv_divcnt [20]),
	.I1(cfg_divider[20]),
	.I3(GND),
	.CIN(\simpleuart/n261_106 ),
	.COUT(\simpleuart/n261_108 ),
	.SUM(\simpleuart/n261_107 )
);
defparam \simpleuart/n261_s84 .ALU_MODE=1;
ALU \simpleuart/n261_s85  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(cfg_divider[21]),
	.I3(GND),
	.CIN(\simpleuart/n261_108 ),
	.COUT(\simpleuart/n261_110 ),
	.SUM(\simpleuart/n261_109 )
);
defparam \simpleuart/n261_s85 .ALU_MODE=1;
ALU \simpleuart/n261_s86  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(cfg_divider[22]),
	.I3(GND),
	.CIN(\simpleuart/n261_110 ),
	.COUT(\simpleuart/n261_112 ),
	.SUM(\simpleuart/n261_111 )
);
defparam \simpleuart/n261_s86 .ALU_MODE=1;
ALU \simpleuart/n261_s87  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(cfg_divider[23]),
	.I3(GND),
	.CIN(\simpleuart/n261_112 ),
	.COUT(\simpleuart/n261_114 ),
	.SUM(\simpleuart/n261_113 )
);
defparam \simpleuart/n261_s87 .ALU_MODE=1;
ALU \simpleuart/n261_s88  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(cfg_divider[24]),
	.I3(GND),
	.CIN(\simpleuart/n261_114 ),
	.COUT(\simpleuart/n261_116 ),
	.SUM(\simpleuart/n261_115 )
);
defparam \simpleuart/n261_s88 .ALU_MODE=1;
ALU \simpleuart/n261_s89  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(cfg_divider[25]),
	.I3(GND),
	.CIN(\simpleuart/n261_116 ),
	.COUT(\simpleuart/n261_118 ),
	.SUM(\simpleuart/n261_117 )
);
defparam \simpleuart/n261_s89 .ALU_MODE=1;
ALU \simpleuart/n261_s90  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(cfg_divider[26]),
	.I3(GND),
	.CIN(\simpleuart/n261_118 ),
	.COUT(\simpleuart/n261_120 ),
	.SUM(\simpleuart/n261_119 )
);
defparam \simpleuart/n261_s90 .ALU_MODE=1;
ALU \simpleuart/n261_s91  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(cfg_divider[27]),
	.I3(GND),
	.CIN(\simpleuart/n261_120 ),
	.COUT(\simpleuart/n261_122 ),
	.SUM(\simpleuart/n261_121 )
);
defparam \simpleuart/n261_s91 .ALU_MODE=1;
ALU \simpleuart/n261_s92  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(cfg_divider[28]),
	.I3(GND),
	.CIN(\simpleuart/n261_122 ),
	.COUT(\simpleuart/n261_124 ),
	.SUM(\simpleuart/n261_123 )
);
defparam \simpleuart/n261_s92 .ALU_MODE=1;
ALU \simpleuart/n261_s93  (
	.I0(\simpleuart/recv_divcnt [29]),
	.I1(cfg_divider[29]),
	.I3(GND),
	.CIN(\simpleuart/n261_124 ),
	.COUT(\simpleuart/n261_126 ),
	.SUM(\simpleuart/n261_125 )
);
defparam \simpleuart/n261_s93 .ALU_MODE=1;
ALU \simpleuart/n261_s94  (
	.I0(\simpleuart/recv_divcnt [30]),
	.I1(cfg_divider[30]),
	.I3(GND),
	.CIN(\simpleuart/n261_126 ),
	.COUT(\simpleuart/n261_128 ),
	.SUM(\simpleuart/n261_127 )
);
defparam \simpleuart/n261_s94 .ALU_MODE=1;
ALU \simpleuart/n519_s64  (
	.I0(GND),
	.I1(cfg_divider[0]),
	.I3(GND),
	.CIN(\simpleuart/send_divcnt [0]),
	.COUT(\simpleuart/n519_68 ),
	.SUM(\simpleuart/n519_67 )
);
defparam \simpleuart/n519_s64 .ALU_MODE=1;
ALU \simpleuart/n519_s65  (
	.I0(\simpleuart/send_divcnt [1]),
	.I1(cfg_divider[1]),
	.I3(GND),
	.CIN(\simpleuart/n519_68 ),
	.COUT(\simpleuart/n519_70 ),
	.SUM(\simpleuart/n519_69 )
);
defparam \simpleuart/n519_s65 .ALU_MODE=1;
ALU \simpleuart/n519_s66  (
	.I0(\simpleuart/send_divcnt [2]),
	.I1(cfg_divider[2]),
	.I3(GND),
	.CIN(\simpleuart/n519_70 ),
	.COUT(\simpleuart/n519_72 ),
	.SUM(\simpleuart/n519_71 )
);
defparam \simpleuart/n519_s66 .ALU_MODE=1;
ALU \simpleuart/n519_s67  (
	.I0(\simpleuart/send_divcnt [3]),
	.I1(cfg_divider[3]),
	.I3(GND),
	.CIN(\simpleuart/n519_72 ),
	.COUT(\simpleuart/n519_74 ),
	.SUM(\simpleuart/n519_73 )
);
defparam \simpleuart/n519_s67 .ALU_MODE=1;
ALU \simpleuart/n519_s68  (
	.I0(\simpleuart/send_divcnt [4]),
	.I1(cfg_divider[4]),
	.I3(GND),
	.CIN(\simpleuart/n519_74 ),
	.COUT(\simpleuart/n519_76 ),
	.SUM(\simpleuart/n519_75 )
);
defparam \simpleuart/n519_s68 .ALU_MODE=1;
ALU \simpleuart/n519_s69  (
	.I0(\simpleuart/send_divcnt [5]),
	.I1(cfg_divider[5]),
	.I3(GND),
	.CIN(\simpleuart/n519_76 ),
	.COUT(\simpleuart/n519_78 ),
	.SUM(\simpleuart/n519_77 )
);
defparam \simpleuart/n519_s69 .ALU_MODE=1;
ALU \simpleuart/n519_s70  (
	.I0(\simpleuart/send_divcnt [6]),
	.I1(cfg_divider[6]),
	.I3(GND),
	.CIN(\simpleuart/n519_78 ),
	.COUT(\simpleuart/n519_80 ),
	.SUM(\simpleuart/n519_79 )
);
defparam \simpleuart/n519_s70 .ALU_MODE=1;
ALU \simpleuart/n519_s71  (
	.I0(\simpleuart/send_divcnt [7]),
	.I1(cfg_divider[7]),
	.I3(GND),
	.CIN(\simpleuart/n519_80 ),
	.COUT(\simpleuart/n519_82 ),
	.SUM(\simpleuart/n519_81 )
);
defparam \simpleuart/n519_s71 .ALU_MODE=1;
ALU \simpleuart/n519_s72  (
	.I0(\simpleuart/send_divcnt [8]),
	.I1(cfg_divider[8]),
	.I3(GND),
	.CIN(\simpleuart/n519_82 ),
	.COUT(\simpleuart/n519_84 ),
	.SUM(\simpleuart/n519_83 )
);
defparam \simpleuart/n519_s72 .ALU_MODE=1;
ALU \simpleuart/n519_s73  (
	.I0(\simpleuart/send_divcnt [9]),
	.I1(cfg_divider[9]),
	.I3(GND),
	.CIN(\simpleuart/n519_84 ),
	.COUT(\simpleuart/n519_86 ),
	.SUM(\simpleuart/n519_85 )
);
defparam \simpleuart/n519_s73 .ALU_MODE=1;
ALU \simpleuart/n519_s74  (
	.I0(\simpleuart/send_divcnt [10]),
	.I1(cfg_divider[10]),
	.I3(GND),
	.CIN(\simpleuart/n519_86 ),
	.COUT(\simpleuart/n519_88 ),
	.SUM(\simpleuart/n519_87 )
);
defparam \simpleuart/n519_s74 .ALU_MODE=1;
ALU \simpleuart/n519_s75  (
	.I0(\simpleuart/send_divcnt [11]),
	.I1(cfg_divider[11]),
	.I3(GND),
	.CIN(\simpleuart/n519_88 ),
	.COUT(\simpleuart/n519_90 ),
	.SUM(\simpleuart/n519_89 )
);
defparam \simpleuart/n519_s75 .ALU_MODE=1;
ALU \simpleuart/n519_s76  (
	.I0(\simpleuart/send_divcnt [12]),
	.I1(cfg_divider[12]),
	.I3(GND),
	.CIN(\simpleuart/n519_90 ),
	.COUT(\simpleuart/n519_92 ),
	.SUM(\simpleuart/n519_91 )
);
defparam \simpleuart/n519_s76 .ALU_MODE=1;
ALU \simpleuart/n519_s77  (
	.I0(\simpleuart/send_divcnt [13]),
	.I1(cfg_divider[13]),
	.I3(GND),
	.CIN(\simpleuart/n519_92 ),
	.COUT(\simpleuart/n519_94 ),
	.SUM(\simpleuart/n519_93 )
);
defparam \simpleuart/n519_s77 .ALU_MODE=1;
ALU \simpleuart/n519_s78  (
	.I0(\simpleuart/send_divcnt [14]),
	.I1(cfg_divider[14]),
	.I3(GND),
	.CIN(\simpleuart/n519_94 ),
	.COUT(\simpleuart/n519_96 ),
	.SUM(\simpleuart/n519_95 )
);
defparam \simpleuart/n519_s78 .ALU_MODE=1;
ALU \simpleuart/n519_s79  (
	.I0(\simpleuart/send_divcnt [15]),
	.I1(cfg_divider[15]),
	.I3(GND),
	.CIN(\simpleuart/n519_96 ),
	.COUT(\simpleuart/n519_98 ),
	.SUM(\simpleuart/n519_97 )
);
defparam \simpleuart/n519_s79 .ALU_MODE=1;
ALU \simpleuart/n519_s80  (
	.I0(\simpleuart/send_divcnt [16]),
	.I1(cfg_divider[16]),
	.I3(GND),
	.CIN(\simpleuart/n519_98 ),
	.COUT(\simpleuart/n519_100 ),
	.SUM(\simpleuart/n519_99 )
);
defparam \simpleuart/n519_s80 .ALU_MODE=1;
ALU \simpleuart/n519_s81  (
	.I0(\simpleuart/send_divcnt [17]),
	.I1(cfg_divider[17]),
	.I3(GND),
	.CIN(\simpleuart/n519_100 ),
	.COUT(\simpleuart/n519_102 ),
	.SUM(\simpleuart/n519_101 )
);
defparam \simpleuart/n519_s81 .ALU_MODE=1;
ALU \simpleuart/n519_s82  (
	.I0(\simpleuart/send_divcnt [18]),
	.I1(cfg_divider[18]),
	.I3(GND),
	.CIN(\simpleuart/n519_102 ),
	.COUT(\simpleuart/n519_104 ),
	.SUM(\simpleuart/n519_103 )
);
defparam \simpleuart/n519_s82 .ALU_MODE=1;
ALU \simpleuart/n519_s83  (
	.I0(\simpleuart/send_divcnt [19]),
	.I1(cfg_divider[19]),
	.I3(GND),
	.CIN(\simpleuart/n519_104 ),
	.COUT(\simpleuart/n519_106 ),
	.SUM(\simpleuart/n519_105 )
);
defparam \simpleuart/n519_s83 .ALU_MODE=1;
ALU \simpleuart/n519_s84  (
	.I0(\simpleuart/send_divcnt [20]),
	.I1(cfg_divider[20]),
	.I3(GND),
	.CIN(\simpleuart/n519_106 ),
	.COUT(\simpleuart/n519_108 ),
	.SUM(\simpleuart/n519_107 )
);
defparam \simpleuart/n519_s84 .ALU_MODE=1;
ALU \simpleuart/n519_s85  (
	.I0(\simpleuart/send_divcnt [21]),
	.I1(cfg_divider[21]),
	.I3(GND),
	.CIN(\simpleuart/n519_108 ),
	.COUT(\simpleuart/n519_110 ),
	.SUM(\simpleuart/n519_109 )
);
defparam \simpleuart/n519_s85 .ALU_MODE=1;
ALU \simpleuart/n519_s86  (
	.I0(\simpleuart/send_divcnt [22]),
	.I1(cfg_divider[22]),
	.I3(GND),
	.CIN(\simpleuart/n519_110 ),
	.COUT(\simpleuart/n519_112 ),
	.SUM(\simpleuart/n519_111 )
);
defparam \simpleuart/n519_s86 .ALU_MODE=1;
ALU \simpleuart/n519_s87  (
	.I0(\simpleuart/send_divcnt [23]),
	.I1(cfg_divider[23]),
	.I3(GND),
	.CIN(\simpleuart/n519_112 ),
	.COUT(\simpleuart/n519_114 ),
	.SUM(\simpleuart/n519_113 )
);
defparam \simpleuart/n519_s87 .ALU_MODE=1;
ALU \simpleuart/n519_s88  (
	.I0(\simpleuart/send_divcnt [24]),
	.I1(cfg_divider[24]),
	.I3(GND),
	.CIN(\simpleuart/n519_114 ),
	.COUT(\simpleuart/n519_116 ),
	.SUM(\simpleuart/n519_115 )
);
defparam \simpleuart/n519_s88 .ALU_MODE=1;
ALU \simpleuart/n519_s89  (
	.I0(\simpleuart/send_divcnt [25]),
	.I1(cfg_divider[25]),
	.I3(GND),
	.CIN(\simpleuart/n519_116 ),
	.COUT(\simpleuart/n519_118 ),
	.SUM(\simpleuart/n519_117 )
);
defparam \simpleuart/n519_s89 .ALU_MODE=1;
ALU \simpleuart/n519_s90  (
	.I0(\simpleuart/send_divcnt [26]),
	.I1(cfg_divider[26]),
	.I3(GND),
	.CIN(\simpleuart/n519_118 ),
	.COUT(\simpleuart/n519_120 ),
	.SUM(\simpleuart/n519_119 )
);
defparam \simpleuart/n519_s90 .ALU_MODE=1;
ALU \simpleuart/n519_s91  (
	.I0(\simpleuart/send_divcnt [27]),
	.I1(cfg_divider[27]),
	.I3(GND),
	.CIN(\simpleuart/n519_120 ),
	.COUT(\simpleuart/n519_122 ),
	.SUM(\simpleuart/n519_121 )
);
defparam \simpleuart/n519_s91 .ALU_MODE=1;
ALU \simpleuart/n519_s92  (
	.I0(\simpleuart/send_divcnt [28]),
	.I1(cfg_divider[28]),
	.I3(GND),
	.CIN(\simpleuart/n519_122 ),
	.COUT(\simpleuart/n519_124 ),
	.SUM(\simpleuart/n519_123 )
);
defparam \simpleuart/n519_s92 .ALU_MODE=1;
ALU \simpleuart/n519_s93  (
	.I0(\simpleuart/send_divcnt [29]),
	.I1(cfg_divider[29]),
	.I3(GND),
	.CIN(\simpleuart/n519_124 ),
	.COUT(\simpleuart/n519_126 ),
	.SUM(\simpleuart/n519_125 )
);
defparam \simpleuart/n519_s93 .ALU_MODE=1;
ALU \simpleuart/n519_s94  (
	.I0(\simpleuart/send_divcnt [30]),
	.I1(cfg_divider[30]),
	.I3(GND),
	.CIN(\simpleuart/n519_126 ),
	.COUT(\simpleuart/n519_128 ),
	.SUM(\simpleuart/n519_127 )
);
defparam \simpleuart/n519_s94 .ALU_MODE=1;
ALU \simpleuart/n519_s95  (
	.I0(\simpleuart/send_divcnt [31]),
	.I1(cfg_divider[31]),
	.I3(GND),
	.CIN(\simpleuart/n519_128 ),
	.COUT(\simpleuart/n519_130 ),
	.SUM(\simpleuart/n519_129 )
);
defparam \simpleuart/n519_s95 .ALU_MODE=1;
ALU \simpleuart/n512_s  (
	.I0(\simpleuart/send_divcnt [1]),
	.I1(\simpleuart/send_divcnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\simpleuart/n512_0_COUT ),
	.SUM(\simpleuart/n512_1 )
);
defparam \simpleuart/n512_s .ALU_MODE=0;
ALU \simpleuart/n511_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [2]),
	.I3(GND),
	.CIN(\simpleuart/n512_0_COUT ),
	.COUT(\simpleuart/n511_0_COUT ),
	.SUM(\simpleuart/n511_1 )
);
defparam \simpleuart/n511_s .ALU_MODE=0;
ALU \simpleuart/n510_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [3]),
	.I3(GND),
	.CIN(\simpleuart/n511_0_COUT ),
	.COUT(\simpleuart/n510_0_COUT ),
	.SUM(\simpleuart/n510_1 )
);
defparam \simpleuart/n510_s .ALU_MODE=0;
ALU \simpleuart/n509_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [4]),
	.I3(GND),
	.CIN(\simpleuart/n510_0_COUT ),
	.COUT(\simpleuart/n509_0_COUT ),
	.SUM(\simpleuart/n509_1 )
);
defparam \simpleuart/n509_s .ALU_MODE=0;
ALU \simpleuart/n508_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [5]),
	.I3(GND),
	.CIN(\simpleuart/n509_0_COUT ),
	.COUT(\simpleuart/n508_0_COUT ),
	.SUM(\simpleuart/n508_1 )
);
defparam \simpleuart/n508_s .ALU_MODE=0;
ALU \simpleuart/n507_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [6]),
	.I3(GND),
	.CIN(\simpleuart/n508_0_COUT ),
	.COUT(\simpleuart/n507_0_COUT ),
	.SUM(\simpleuart/n507_1 )
);
defparam \simpleuart/n507_s .ALU_MODE=0;
ALU \simpleuart/n506_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [7]),
	.I3(GND),
	.CIN(\simpleuart/n507_0_COUT ),
	.COUT(\simpleuart/n506_0_COUT ),
	.SUM(\simpleuart/n506_1 )
);
defparam \simpleuart/n506_s .ALU_MODE=0;
ALU \simpleuart/n505_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [8]),
	.I3(GND),
	.CIN(\simpleuart/n506_0_COUT ),
	.COUT(\simpleuart/n505_0_COUT ),
	.SUM(\simpleuart/n505_1 )
);
defparam \simpleuart/n505_s .ALU_MODE=0;
ALU \simpleuart/n504_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [9]),
	.I3(GND),
	.CIN(\simpleuart/n505_0_COUT ),
	.COUT(\simpleuart/n504_0_COUT ),
	.SUM(\simpleuart/n504_1 )
);
defparam \simpleuart/n504_s .ALU_MODE=0;
ALU \simpleuart/n503_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [10]),
	.I3(GND),
	.CIN(\simpleuart/n504_0_COUT ),
	.COUT(\simpleuart/n503_0_COUT ),
	.SUM(\simpleuart/n503_1 )
);
defparam \simpleuart/n503_s .ALU_MODE=0;
ALU \simpleuart/n502_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [11]),
	.I3(GND),
	.CIN(\simpleuart/n503_0_COUT ),
	.COUT(\simpleuart/n502_0_COUT ),
	.SUM(\simpleuart/n502_1 )
);
defparam \simpleuart/n502_s .ALU_MODE=0;
ALU \simpleuart/n501_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [12]),
	.I3(GND),
	.CIN(\simpleuart/n502_0_COUT ),
	.COUT(\simpleuart/n501_0_COUT ),
	.SUM(\simpleuart/n501_1 )
);
defparam \simpleuart/n501_s .ALU_MODE=0;
ALU \simpleuart/n500_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [13]),
	.I3(GND),
	.CIN(\simpleuart/n501_0_COUT ),
	.COUT(\simpleuart/n500_0_COUT ),
	.SUM(\simpleuart/n500_1 )
);
defparam \simpleuart/n500_s .ALU_MODE=0;
ALU \simpleuart/n499_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [14]),
	.I3(GND),
	.CIN(\simpleuart/n500_0_COUT ),
	.COUT(\simpleuart/n499_0_COUT ),
	.SUM(\simpleuart/n499_1 )
);
defparam \simpleuart/n499_s .ALU_MODE=0;
ALU \simpleuart/n498_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [15]),
	.I3(GND),
	.CIN(\simpleuart/n499_0_COUT ),
	.COUT(\simpleuart/n498_0_COUT ),
	.SUM(\simpleuart/n498_1 )
);
defparam \simpleuart/n498_s .ALU_MODE=0;
ALU \simpleuart/n497_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [16]),
	.I3(GND),
	.CIN(\simpleuart/n498_0_COUT ),
	.COUT(\simpleuart/n497_0_COUT ),
	.SUM(\simpleuart/n497_1 )
);
defparam \simpleuart/n497_s .ALU_MODE=0;
ALU \simpleuart/n496_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [17]),
	.I3(GND),
	.CIN(\simpleuart/n497_0_COUT ),
	.COUT(\simpleuart/n496_0_COUT ),
	.SUM(\simpleuart/n496_1 )
);
defparam \simpleuart/n496_s .ALU_MODE=0;
ALU \simpleuart/n495_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [18]),
	.I3(GND),
	.CIN(\simpleuart/n496_0_COUT ),
	.COUT(\simpleuart/n495_0_COUT ),
	.SUM(\simpleuart/n495_1 )
);
defparam \simpleuart/n495_s .ALU_MODE=0;
ALU \simpleuart/n494_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [19]),
	.I3(GND),
	.CIN(\simpleuart/n495_0_COUT ),
	.COUT(\simpleuart/n494_0_COUT ),
	.SUM(\simpleuart/n494_1 )
);
defparam \simpleuart/n494_s .ALU_MODE=0;
ALU \simpleuart/n493_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [20]),
	.I3(GND),
	.CIN(\simpleuart/n494_0_COUT ),
	.COUT(\simpleuart/n493_0_COUT ),
	.SUM(\simpleuart/n493_1 )
);
defparam \simpleuart/n493_s .ALU_MODE=0;
ALU \simpleuart/n492_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [21]),
	.I3(GND),
	.CIN(\simpleuart/n493_0_COUT ),
	.COUT(\simpleuart/n492_0_COUT ),
	.SUM(\simpleuart/n492_1 )
);
defparam \simpleuart/n492_s .ALU_MODE=0;
ALU \simpleuart/n491_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [22]),
	.I3(GND),
	.CIN(\simpleuart/n492_0_COUT ),
	.COUT(\simpleuart/n491_0_COUT ),
	.SUM(\simpleuart/n491_1 )
);
defparam \simpleuart/n491_s .ALU_MODE=0;
ALU \simpleuart/n490_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [23]),
	.I3(GND),
	.CIN(\simpleuart/n491_0_COUT ),
	.COUT(\simpleuart/n490_0_COUT ),
	.SUM(\simpleuart/n490_1 )
);
defparam \simpleuart/n490_s .ALU_MODE=0;
ALU \simpleuart/n489_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [24]),
	.I3(GND),
	.CIN(\simpleuart/n490_0_COUT ),
	.COUT(\simpleuart/n489_0_COUT ),
	.SUM(\simpleuart/n489_1 )
);
defparam \simpleuart/n489_s .ALU_MODE=0;
ALU \simpleuart/n488_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [25]),
	.I3(GND),
	.CIN(\simpleuart/n489_0_COUT ),
	.COUT(\simpleuart/n488_0_COUT ),
	.SUM(\simpleuart/n488_1 )
);
defparam \simpleuart/n488_s .ALU_MODE=0;
ALU \simpleuart/n487_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [26]),
	.I3(GND),
	.CIN(\simpleuart/n488_0_COUT ),
	.COUT(\simpleuart/n487_0_COUT ),
	.SUM(\simpleuart/n487_1 )
);
defparam \simpleuart/n487_s .ALU_MODE=0;
ALU \simpleuart/n486_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [27]),
	.I3(GND),
	.CIN(\simpleuart/n487_0_COUT ),
	.COUT(\simpleuart/n486_0_COUT ),
	.SUM(\simpleuart/n486_1 )
);
defparam \simpleuart/n486_s .ALU_MODE=0;
ALU \simpleuart/n485_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [28]),
	.I3(GND),
	.CIN(\simpleuart/n486_0_COUT ),
	.COUT(\simpleuart/n485_0_COUT ),
	.SUM(\simpleuart/n485_1 )
);
defparam \simpleuart/n485_s .ALU_MODE=0;
ALU \simpleuart/n484_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [29]),
	.I3(GND),
	.CIN(\simpleuart/n485_0_COUT ),
	.COUT(\simpleuart/n484_0_COUT ),
	.SUM(\simpleuart/n484_1 )
);
defparam \simpleuart/n484_s .ALU_MODE=0;
ALU \simpleuart/n483_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [30]),
	.I3(GND),
	.CIN(\simpleuart/n484_0_COUT ),
	.COUT(\simpleuart/n483_0_COUT ),
	.SUM(\simpleuart/n483_1 )
);
defparam \simpleuart/n483_s .ALU_MODE=0;
ALU \simpleuart/n482_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [31]),
	.I3(GND),
	.CIN(\simpleuart/n483_0_COUT ),
	.COUT(\simpleuart/n482_0_COUT ),
	.SUM(\simpleuart/n482_1 )
);
defparam \simpleuart/n482_s .ALU_MODE=0;
LUT3 \simpleuart/n966_s0  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/n958_4 ),
	.I2(\simpleuart/n966_4 ),
	.F(\simpleuart/n966_3 )
);
defparam \simpleuart/n966_s0 .INIT=8'h04;
LUT3 \simpleuart/n557_s0  (
	.I0(\simpleuart/send_pattern [8]),
	.I1(mem_wdata[6]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n557_3 )
);
defparam \simpleuart/n557_s0 .INIT=8'hCA;
LUT3 \simpleuart/n558_s0  (
	.I0(\simpleuart/send_pattern [7]),
	.I1(mem_wdata[5]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n558_3 )
);
defparam \simpleuart/n558_s0 .INIT=8'hCA;
LUT3 \simpleuart/n559_s0  (
	.I0(\simpleuart/send_pattern [6]),
	.I1(mem_wdata[4]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n559_3 )
);
defparam \simpleuart/n559_s0 .INIT=8'hCA;
LUT3 \simpleuart/n560_s0  (
	.I0(\simpleuart/send_pattern [5]),
	.I1(mem_wdata[3]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n560_3 )
);
defparam \simpleuart/n560_s0 .INIT=8'hCA;
LUT3 \simpleuart/n561_s0  (
	.I0(\simpleuart/send_pattern [4]),
	.I1(mem_wdata[2]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n561_3 )
);
defparam \simpleuart/n561_s0 .INIT=8'hCA;
LUT3 \simpleuart/n562_s0  (
	.I0(\simpleuart/send_pattern [3]),
	.I1(mem_wdata[1]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n562_3 )
);
defparam \simpleuart/n562_s0 .INIT=8'hCA;
LUT3 \simpleuart/n563_s0  (
	.I0(\simpleuart/send_pattern [2]),
	.I1(mem_wdata[0]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n563_3 )
);
defparam \simpleuart/n563_s0 .INIT=8'hCA;
LUT3 \simpleuart/recv_buf_valid_s3  (
	.I0(recv_buf_valid_9),
	.I1(\simpleuart/recv_buf_valid_10 ),
	.I2(\simpleuart/n958_7 ),
	.F(\simpleuart/recv_buf_valid_8 )
);
defparam \simpleuart/recv_buf_valid_s3 .INIT=8'hF8;
LUT3 \simpleuart/send_pattern_8_s3  (
	.I0(send_pattern_8_9),
	.I1(\simpleuart/n519_130 ),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/send_pattern_8_8 )
);
defparam \simpleuart/send_pattern_8_s3 .INIT=8'hF4;
LUT4 \simpleuart/n318_s5  (
	.I0(\simpleuart/n318_10 ),
	.I1(\simpleuart/recv_state [3]),
	.I2(\simpleuart/n958_4 ),
	.I3(\simpleuart/recv_state [1]),
	.F(\simpleuart/n318_9 )
);
defparam \simpleuart/n318_s5 .INIT=16'h5CCC;
LUT4 \simpleuart/n319_s5  (
	.I0(\simpleuart/n958_4 ),
	.I1(\simpleuart/recv_state [1]),
	.I2(\simpleuart/recv_state [0]),
	.I3(\simpleuart/recv_state [2]),
	.F(\simpleuart/n319_9 )
);
defparam \simpleuart/n319_s5 .INIT=16'h7F80;
LUT4 \simpleuart/n320_s5  (
	.I0(\simpleuart/recv_state [1]),
	.I1(\simpleuart/n320_10 ),
	.I2(\simpleuart/n320_11 ),
	.I3(\simpleuart/n958_4 ),
	.F(\simpleuart/n320_9 )
);
defparam \simpleuart/n320_s5 .INIT=16'hFCFA;
LUT4 \simpleuart/n321_s5  (
	.I0(\simpleuart/n966_4 ),
	.I1(ser_rx_d),
	.I2(\simpleuart/n321_10 ),
	.I3(\simpleuart/n321_11 ),
	.F(\simpleuart/n321_9 )
);
defparam \simpleuart/n321_s5 .INIT=16'hFF07;
LUT4 \simpleuart/n322_s5  (
	.I0(\simpleuart/n322_10 ),
	.I1(\simpleuart/n322_11 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n322_9 )
);
defparam \simpleuart/n322_s5 .INIT=16'h0708;
LUT4 \simpleuart/n323_s5  (
	.I0(\simpleuart/n322_11 ),
	.I1(\simpleuart/n323_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [30]),
	.F(\simpleuart/n323_9 )
);
defparam \simpleuart/n323_s5 .INIT=16'h0708;
LUT4 \simpleuart/n324_s5  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(\simpleuart/n324_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [29]),
	.F(\simpleuart/n324_9 )
);
defparam \simpleuart/n324_s5 .INIT=16'h0708;
LUT3 \simpleuart/n325_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [28]),
	.I2(\simpleuart/n324_10 ),
	.F(\simpleuart/n325_9 )
);
defparam \simpleuart/n325_s5 .INIT=8'h14;
LUT4 \simpleuart/n326_s5  (
	.I0(\simpleuart/n326_10 ),
	.I1(\simpleuart/n322_11 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [27]),
	.F(\simpleuart/n326_9 )
);
defparam \simpleuart/n326_s5 .INIT=16'h0708;
LUT4 \simpleuart/n327_s5  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(\simpleuart/n322_11 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [26]),
	.F(\simpleuart/n327_9 )
);
defparam \simpleuart/n327_s5 .INIT=16'h0708;
LUT3 \simpleuart/n328_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [25]),
	.I2(\simpleuart/n322_11 ),
	.F(\simpleuart/n328_9 )
);
defparam \simpleuart/n328_s5 .INIT=8'h14;
LUT3 \simpleuart/n329_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/n329_10 ),
	.I2(\simpleuart/recv_divcnt [24]),
	.F(\simpleuart/n329_9 )
);
defparam \simpleuart/n329_s5 .INIT=8'h14;
LUT4 \simpleuart/n330_s5  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(\simpleuart/n330_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [23]),
	.F(\simpleuart/n330_9 )
);
defparam \simpleuart/n330_s5 .INIT=16'h0708;
LUT3 \simpleuart/n331_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [22]),
	.I2(\simpleuart/n330_10 ),
	.F(\simpleuart/n331_9 )
);
defparam \simpleuart/n331_s5 .INIT=8'h14;
LUT3 \simpleuart/n332_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [21]),
	.I2(\simpleuart/n332_10 ),
	.F(\simpleuart/n332_9 )
);
defparam \simpleuart/n332_s5 .INIT=8'h14;
LUT4 \simpleuart/n333_s5  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(\simpleuart/n333_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [20]),
	.F(\simpleuart/n333_9 )
);
defparam \simpleuart/n333_s5 .INIT=16'h0708;
LUT3 \simpleuart/n334_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [19]),
	.I2(\simpleuart/n333_10 ),
	.F(\simpleuart/n334_9 )
);
defparam \simpleuart/n334_s5 .INIT=8'h14;
LUT3 \simpleuart/n335_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/n335_10 ),
	.I2(\simpleuart/recv_divcnt [18]),
	.F(\simpleuart/n335_9 )
);
defparam \simpleuart/n335_s5 .INIT=8'h14;
LUT4 \simpleuart/n336_s5  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/n336_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [17]),
	.F(\simpleuart/n336_9 )
);
defparam \simpleuart/n336_s5 .INIT=16'h0708;
LUT3 \simpleuart/n337_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [16]),
	.I2(\simpleuart/n336_10 ),
	.F(\simpleuart/n337_9 )
);
defparam \simpleuart/n337_s5 .INIT=8'h14;
LUT3 \simpleuart/n338_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/n338_10 ),
	.I2(\simpleuart/recv_divcnt [15]),
	.F(\simpleuart/n338_9 )
);
defparam \simpleuart/n338_s5 .INIT=8'h14;
LUT4 \simpleuart/n339_s5  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/n339_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [14]),
	.F(\simpleuart/n339_9 )
);
defparam \simpleuart/n339_s5 .INIT=16'h0708;
LUT3 \simpleuart/n340_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [13]),
	.I2(\simpleuart/n339_10 ),
	.F(\simpleuart/n340_9 )
);
defparam \simpleuart/n340_s5 .INIT=8'h14;
LUT3 \simpleuart/n341_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/n341_10 ),
	.I2(\simpleuart/recv_divcnt [12]),
	.F(\simpleuart/n341_9 )
);
defparam \simpleuart/n341_s5 .INIT=8'h14;
LUT4 \simpleuart/n342_s5  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/n342_12 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [11]),
	.F(\simpleuart/n342_9 )
);
defparam \simpleuart/n342_s5 .INIT=16'h0708;
LUT3 \simpleuart/n343_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [10]),
	.I2(\simpleuart/n342_12 ),
	.F(\simpleuart/n343_9 )
);
defparam \simpleuart/n343_s5 .INIT=8'h14;
LUT4 \simpleuart/n344_s5  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(\simpleuart/n344_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [9]),
	.F(\simpleuart/n344_9 )
);
defparam \simpleuart/n344_s5 .INIT=16'h0708;
LUT3 \simpleuart/n346_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [7]),
	.I2(\simpleuart/n346_10 ),
	.F(\simpleuart/n346_9 )
);
defparam \simpleuart/n346_s5 .INIT=8'h14;
LUT3 \simpleuart/n347_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/n347_10 ),
	.I2(\simpleuart/recv_divcnt [6]),
	.F(\simpleuart/n347_9 )
);
defparam \simpleuart/n347_s5 .INIT=8'h14;
LUT4 \simpleuart/n348_s5  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/n348_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [5]),
	.F(\simpleuart/n348_9 )
);
defparam \simpleuart/n348_s5 .INIT=16'h0708;
LUT3 \simpleuart/n349_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [4]),
	.I2(\simpleuart/n348_10 ),
	.F(\simpleuart/n349_9 )
);
defparam \simpleuart/n349_s5 .INIT=8'h14;
LUT3 \simpleuart/n350_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/n350_10 ),
	.I2(\simpleuart/recv_divcnt [3]),
	.F(\simpleuart/n350_9 )
);
defparam \simpleuart/n350_s5 .INIT=8'h14;
LUT4 \simpleuart/n351_s5  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [2]),
	.F(\simpleuart/n351_9 )
);
defparam \simpleuart/n351_s5 .INIT=16'h0708;
LUT3 \simpleuart/n352_s5  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [0]),
	.I2(\simpleuart/recv_divcnt [1]),
	.F(\simpleuart/n352_9 )
);
defparam \simpleuart/n352_s5 .INIT=8'h14;
LUT2 \simpleuart/n353_s5  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/n322_12 ),
	.F(\simpleuart/n353_9 )
);
defparam \simpleuart/n353_s5 .INIT=4'h1;
LUT2 \simpleuart/n564_s1  (
	.I0(\simpleuart/n557_4 ),
	.I1(\simpleuart/send_pattern [1]),
	.F(\simpleuart/n564_5 )
);
defparam \simpleuart/n564_s1 .INIT=4'h4;
LUT4 \simpleuart/n556_s1  (
	.I0(mem_wdata[7]),
	.I1(mem_wstrb[0]),
	.I2(send_pattern_8_9),
	.I3(\simpleuart/recv_buf_valid_10 ),
	.F(\simpleuart/n556_5 )
);
defparam \simpleuart/n556_s1 .INIT=16'hBFFF;
LUT2 \simpleuart/n567_s1  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.F(\simpleuart/n567_5 )
);
defparam \simpleuart/n567_s1 .INIT=4'h9;
LUT4 \simpleuart/n612_s2  (
	.I0(\simpleuart/n480_11 ),
	.I1(\simpleuart/n557_4 ),
	.I2(\simpleuart/n612_7 ),
	.I3(\simpleuart/send_bitcnt [2]),
	.F(\simpleuart/n612_6 )
);
defparam \simpleuart/n612_s2 .INIT=16'h5775;
LUT4 \simpleuart/n565_s1  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.I2(\simpleuart/send_bitcnt [2]),
	.I3(\simpleuart/send_bitcnt [3]),
	.F(\simpleuart/n565_5 )
);
defparam \simpleuart/n565_s1 .INIT=16'hFE01;
LUT3 \simpleuart/n958_s1  (
	.I0(cfg_divider[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n958_4 )
);
defparam \simpleuart/n958_s1 .INIT=8'hD4;
LUT4 \simpleuart/n958_s2  (
	.I0(\simpleuart/recv_state [2]),
	.I1(\simpleuart/recv_state [0]),
	.I2(\simpleuart/recv_state [1]),
	.I3(\simpleuart/recv_state [3]),
	.F(\simpleuart/n958_5 )
);
defparam \simpleuart/n958_s2 .INIT=16'h1000;
LUT3 \simpleuart/n966_s1  (
	.I0(\simpleuart/recv_state [3]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [1]),
	.F(\simpleuart/n966_4 )
);
defparam \simpleuart/n966_s1 .INIT=8'h01;
LUT4 \simpleuart/n557_s1  (
	.I0(\simpleuart/n557_5 ),
	.I1(mem_wstrb[0]),
	.I2(dtcm_valid_4),
	.I3(mem_rdata_24_12),
	.F(\simpleuart/n557_4 )
);
defparam \simpleuart/n557_s1 .INIT=16'h8000;
LUT4 \simpleuart/recv_buf_valid_s4  (
	.I0(mem_wstrb[0]),
	.I1(mem_wstrb[1]),
	.I2(mem_wstrb[2]),
	.I3(mem_wstrb[3]),
	.F(recv_buf_valid_9)
);
defparam \simpleuart/recv_buf_valid_s4 .INIT=16'h0001;
LUT4 \simpleuart/recv_buf_valid_s5  (
	.I0(dtcm_valid_4),
	.I1(recv_buf_valid_11),
	.I2(mem_rdata_24_12),
	.I3(recv_buf_valid_12),
	.F(\simpleuart/recv_buf_valid_10 )
);
defparam \simpleuart/recv_buf_valid_s5 .INIT=16'h8000;
LUT4 \simpleuart/send_pattern_8_s4  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.I2(\simpleuart/send_bitcnt [2]),
	.I3(\simpleuart/send_bitcnt [3]),
	.F(send_pattern_8_9)
);
defparam \simpleuart/send_pattern_8_s4 .INIT=16'h0001;
LUT3 \simpleuart/n318_s6  (
	.I0(\simpleuart/recv_state [3]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [0]),
	.F(\simpleuart/n318_10 )
);
defparam \simpleuart/n318_s6 .INIT=8'h97;
LUT4 \simpleuart/n320_s6  (
	.I0(\simpleuart/recv_state [3]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [1]),
	.I3(\simpleuart/recv_state [0]),
	.F(\simpleuart/n320_10 )
);
defparam \simpleuart/n320_s6 .INIT=16'h0ED0;
LUT4 \simpleuart/n320_s7  (
	.I0(cfg_divider[31]),
	.I1(\simpleuart/n210_126 ),
	.I2(\simpleuart/recv_divcnt [30]),
	.I3(\simpleuart/n320_14 ),
	.F(\simpleuart/n320_11 )
);
defparam \simpleuart/n320_s7 .INIT=16'hD400;
LUT4 \simpleuart/n321_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/n966_4 ),
	.I2(\simpleuart/n958_4 ),
	.I3(\simpleuart/recv_state [0]),
	.F(\simpleuart/n321_10 )
);
defparam \simpleuart/n321_s6 .INIT=16'hFC23;
LUT4 \simpleuart/n321_s7  (
	.I0(cfg_divider[31]),
	.I1(\simpleuart/n210_126 ),
	.I2(\simpleuart/recv_divcnt [30]),
	.I3(\simpleuart/n320_14 ),
	.F(\simpleuart/n321_11 )
);
defparam \simpleuart/n321_s7 .INIT=16'h2B00;
LUT4 \simpleuart/n322_s6  (
	.I0(\simpleuart/recv_divcnt [30]),
	.I1(\simpleuart/recv_divcnt [28]),
	.I2(\simpleuart/recv_divcnt [29]),
	.I3(\simpleuart/n322_15 ),
	.F(\simpleuart/n322_10 )
);
defparam \simpleuart/n322_s6 .INIT=16'h8000;
LUT4 \simpleuart/n322_s7  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(\simpleuart/recv_divcnt [23]),
	.I2(\simpleuart/recv_divcnt [24]),
	.I3(\simpleuart/n330_10 ),
	.F(\simpleuart/n322_11 )
);
defparam \simpleuart/n322_s7 .INIT=16'h8000;
LUT4 \simpleuart/n322_s8  (
	.I0(\simpleuart/n966_4 ),
	.I1(\simpleuart/n958_4 ),
	.I2(\simpleuart/n958_5 ),
	.I3(\simpleuart/n321_11 ),
	.F(\simpleuart/n322_12 )
);
defparam \simpleuart/n322_s8 .INIT=16'h000E;
LUT3 \simpleuart/n323_s6  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(\simpleuart/recv_divcnt [29]),
	.I2(\simpleuart/n322_15 ),
	.F(\simpleuart/n323_10 )
);
defparam \simpleuart/n323_s6 .INIT=8'h80;
LUT4 \simpleuart/n324_s6  (
	.I0(\simpleuart/n324_13 ),
	.I1(\simpleuart/recv_divcnt [22]),
	.I2(\simpleuart/recv_divcnt [23]),
	.I3(\simpleuart/n330_10 ),
	.F(\simpleuart/n324_10 )
);
defparam \simpleuart/n324_s6 .INIT=16'h8000;
LUT2 \simpleuart/n326_s6  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(\simpleuart/recv_divcnt [26]),
	.F(\simpleuart/n326_10 )
);
defparam \simpleuart/n326_s6 .INIT=4'h8;
LUT4 \simpleuart/n329_s6  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(\simpleuart/recv_divcnt [22]),
	.I2(\simpleuart/recv_divcnt [23]),
	.I3(\simpleuart/n332_10 ),
	.F(\simpleuart/n329_10 )
);
defparam \simpleuart/n329_s6 .INIT=16'h8000;
LUT4 \simpleuart/n330_s6  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(\simpleuart/recv_divcnt [20]),
	.I2(\simpleuart/recv_divcnt [21]),
	.I3(\simpleuart/n333_10 ),
	.F(\simpleuart/n330_10 )
);
defparam \simpleuart/n330_s6 .INIT=16'h8000;
LUT3 \simpleuart/n332_s6  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(\simpleuart/recv_divcnt [20]),
	.I2(\simpleuart/n333_10 ),
	.F(\simpleuart/n332_10 )
);
defparam \simpleuart/n332_s6 .INIT=8'h80;
LUT4 \simpleuart/n333_s6  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/recv_divcnt [17]),
	.I2(\simpleuart/recv_divcnt [18]),
	.I3(\simpleuart/n336_10 ),
	.F(\simpleuart/n333_10 )
);
defparam \simpleuart/n333_s6 .INIT=16'h8000;
LUT3 \simpleuart/n335_s6  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/recv_divcnt [17]),
	.I2(\simpleuart/n336_10 ),
	.F(\simpleuart/n335_10 )
);
defparam \simpleuart/n335_s6 .INIT=8'h80;
LUT4 \simpleuart/n336_s6  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/recv_divcnt [14]),
	.I2(\simpleuart/recv_divcnt [15]),
	.I3(\simpleuart/n339_10 ),
	.F(\simpleuart/n336_10 )
);
defparam \simpleuart/n336_s6 .INIT=16'h8000;
LUT3 \simpleuart/n338_s6  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/recv_divcnt [14]),
	.I2(\simpleuart/n339_10 ),
	.F(\simpleuart/n338_10 )
);
defparam \simpleuart/n338_s6 .INIT=8'h80;
LUT4 \simpleuart/n339_s6  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/recv_divcnt [11]),
	.I2(\simpleuart/recv_divcnt [12]),
	.I3(\simpleuart/n342_12 ),
	.F(\simpleuart/n339_10 )
);
defparam \simpleuart/n339_s6 .INIT=16'h8000;
LUT3 \simpleuart/n341_s6  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/recv_divcnt [11]),
	.I2(\simpleuart/n342_12 ),
	.F(\simpleuart/n341_10 )
);
defparam \simpleuart/n341_s6 .INIT=8'h80;
LUT2 \simpleuart/n344_s6  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(\simpleuart/n346_10 ),
	.F(\simpleuart/n344_10 )
);
defparam \simpleuart/n344_s6 .INIT=4'h8;
LUT4 \simpleuart/n346_s6  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/recv_divcnt [5]),
	.I2(\simpleuart/recv_divcnt [6]),
	.I3(\simpleuart/n348_10 ),
	.F(\simpleuart/n346_10 )
);
defparam \simpleuart/n346_s6 .INIT=16'h8000;
LUT3 \simpleuart/n347_s6  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/recv_divcnt [5]),
	.I2(\simpleuart/n348_10 ),
	.F(\simpleuart/n347_10 )
);
defparam \simpleuart/n347_s6 .INIT=8'h80;
LUT4 \simpleuart/n348_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.I2(\simpleuart/recv_divcnt [2]),
	.I3(\simpleuart/recv_divcnt [3]),
	.F(\simpleuart/n348_10 )
);
defparam \simpleuart/n348_s6 .INIT=16'h8000;
LUT3 \simpleuart/n350_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.I2(\simpleuart/recv_divcnt [2]),
	.F(\simpleuart/n350_10 )
);
defparam \simpleuart/n350_s6 .INIT=8'h80;
LUT2 \simpleuart/n612_s3  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.F(\simpleuart/n612_7 )
);
defparam \simpleuart/n612_s3 .INIT=4'h1;
LUT4 \simpleuart/n557_s2  (
	.I0(memory_0_14),
	.I1(recv_buf_valid_11),
	.I2(mem_rdata_24_20),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n557_5 )
);
defparam \simpleuart/n557_s2 .INIT=16'h8000;
LUT4 \simpleuart/recv_buf_valid_s6  (
	.I0(mem_addr[2]),
	.I1(mem_addr[4]),
	.I2(mem_addr[5]),
	.I3(mem_addr[3]),
	.F(recv_buf_valid_11)
);
defparam \simpleuart/recv_buf_valid_s6 .INIT=16'h0100;
LUT2 \simpleuart/recv_buf_valid_s7  (
	.I0(memory_0_14),
	.I1(mem_rdata_24_20),
	.F(recv_buf_valid_12)
);
defparam \simpleuart/recv_buf_valid_s7 .INIT=4'h8;
LUT3 \simpleuart/n322_s10  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(\simpleuart/recv_divcnt [25]),
	.I2(\simpleuart/recv_divcnt [26]),
	.F(\simpleuart/n322_15 )
);
defparam \simpleuart/n322_s10 .INIT=8'h80;
LUT4 \simpleuart/n342_s7  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(\simpleuart/recv_divcnt [9]),
	.I2(\simpleuart/recv_divcnt [7]),
	.I3(\simpleuart/n346_10 ),
	.F(\simpleuart/n342_12 )
);
defparam \simpleuart/n342_s7 .INIT=16'h8000;
LUT4 \simpleuart/n345_s6  (
	.I0(\simpleuart/n322_12 ),
	.I1(\simpleuart/recv_divcnt [8]),
	.I2(\simpleuart/recv_divcnt [7]),
	.I3(\simpleuart/n346_10 ),
	.F(\simpleuart/n345_11 )
);
defparam \simpleuart/n345_s6 .INIT=16'h1444;
LUT4 \simpleuart/n320_s9  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/recv_state [3]),
	.I2(\simpleuart/recv_state [2]),
	.I3(\simpleuart/recv_state [1]),
	.F(\simpleuart/n320_14 )
);
defparam \simpleuart/n320_s9 .INIT=16'h0002;
LUT4 \simpleuart/n614_s3  (
	.I0(\simpleuart/n557_4 ),
	.I1(\simpleuart/send_bitcnt [0]),
	.I2(send_dummy),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n614_8 )
);
defparam \simpleuart/n614_s3 .INIT=16'hF111;
LUT3 \simpleuart/send_bitcnt_2_s3  (
	.I0(\simpleuart/send_pattern_8_8 ),
	.I1(send_dummy),
	.I2(send_pattern_8_9),
	.F(\simpleuart/send_bitcnt_2_9 )
);
defparam \simpleuart/send_bitcnt_2_s3 .INIT=8'hEA;
LUT4 \simpleuart/n958_s3  (
	.I0(cfg_divider[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.I3(\simpleuart/n958_5 ),
	.F(\simpleuart/n958_7 )
);
defparam \simpleuart/n958_s3 .INIT=16'hD400;
LUT4 \simpleuart/send_dummy_s6  (
	.I0(dtcm_valid_4),
	.I1(memory_0_14),
	.I2(mem_rdata_24_20),
	.I3(mem_rdata_29_14),
	.F(send_dummy_13)
);
defparam \simpleuart/send_dummy_s6 .INIT=16'h8000;
LUT4 \simpleuart/n1042_s1  (
	.I0(send_pattern_8_9),
	.I1(\simpleuart/n519_130 ),
	.I2(\simpleuart/n557_4 ),
	.I3(\simpleuart/n1043_7 ),
	.F(\simpleuart/n1042_5 )
);
defparam \simpleuart/n1042_s1 .INIT=16'hFFF4;
LUT4 \simpleuart/n1043_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(send_dummy),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n1043_7 )
);
defparam \simpleuart/n1043_s2 .INIT=16'hF777;
LUT4 \simpleuart/n324_s8  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(\simpleuart/recv_divcnt [27]),
	.I2(\simpleuart/recv_divcnt [25]),
	.I3(\simpleuart/recv_divcnt [26]),
	.F(\simpleuart/n324_13 )
);
defparam \simpleuart/n324_s8 .INIT=16'h8000;
DFFS \simpleuart/send_dummy_s7  (
	.D(\simpleuart/n480_9 ),
	.CLK(clk_in_d),
	.SET(n624_5),
	.Q(send_dummy)
);
defparam \simpleuart/send_dummy_s7 .INIT=1'b1;
LUT4 \simpleuart/n480_s4  (
	.I0(send_dummy),
	.I1(send_pattern_8_9),
	.I2(recv_buf_valid_9),
	.I3(send_dummy_13),
	.F(\simpleuart/n480_9 )
);
defparam \simpleuart/n480_s4 .INIT=16'h2722;
LUT2 \simpleuart/n480_s5  (
	.I0(send_dummy),
	.I1(send_pattern_8_9),
	.F(\simpleuart/n480_11 )
);
defparam \simpleuart/n480_s5 .INIT=4'h7;
INV \simpleuart/n513_s2  (
	.I(\simpleuart/send_divcnt [0]),
	.O(\simpleuart/n513_5 )
);
DFFRE \wb/wbm_adr_o_30_s0  (
	.D(mem_addr[30]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[30])
);
defparam \wb/wbm_adr_o_30_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_29_s0  (
	.D(mem_addr[29]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[29])
);
defparam \wb/wbm_adr_o_29_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_28_s0  (
	.D(mem_addr[28]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[28])
);
defparam \wb/wbm_adr_o_28_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_27_s0  (
	.D(mem_addr[27]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[27])
);
defparam \wb/wbm_adr_o_27_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_26_s0  (
	.D(mem_addr[26]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[26])
);
defparam \wb/wbm_adr_o_26_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_25_s0  (
	.D(mem_addr[25]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[25])
);
defparam \wb/wbm_adr_o_25_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_24_s0  (
	.D(mem_addr[24]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[24])
);
defparam \wb/wbm_adr_o_24_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_23_s0  (
	.D(mem_addr[23]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[23])
);
defparam \wb/wbm_adr_o_23_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_22_s0  (
	.D(mem_addr[22]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[22])
);
defparam \wb/wbm_adr_o_22_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_21_s0  (
	.D(mem_addr[21]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[21])
);
defparam \wb/wbm_adr_o_21_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_20_s0  (
	.D(mem_addr[20]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[20])
);
defparam \wb/wbm_adr_o_20_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_19_s0  (
	.D(mem_addr[19]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[19])
);
defparam \wb/wbm_adr_o_19_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_18_s0  (
	.D(mem_addr[18]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[18])
);
defparam \wb/wbm_adr_o_18_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_17_s0  (
	.D(mem_addr[17]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[17])
);
defparam \wb/wbm_adr_o_17_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_16_s0  (
	.D(mem_addr[16]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[16])
);
defparam \wb/wbm_adr_o_16_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_15_s0  (
	.D(mem_addr[15]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[15])
);
defparam \wb/wbm_adr_o_15_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_14_s0  (
	.D(mem_addr[14]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[14])
);
defparam \wb/wbm_adr_o_14_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_13_s0  (
	.D(mem_addr[13]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[13])
);
defparam \wb/wbm_adr_o_13_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_12_s0  (
	.D(mem_addr[12]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[12])
);
defparam \wb/wbm_adr_o_12_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_11_s0  (
	.D(mem_addr[11]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[11])
);
defparam \wb/wbm_adr_o_11_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_10_s0  (
	.D(mem_addr[10]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[10])
);
defparam \wb/wbm_adr_o_10_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_9_s0  (
	.D(mem_addr[9]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[9])
);
defparam \wb/wbm_adr_o_9_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_8_s0  (
	.D(mem_addr[8]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[8])
);
defparam \wb/wbm_adr_o_8_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_7_s0  (
	.D(mem_addr[7]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[7])
);
defparam \wb/wbm_adr_o_7_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_6_s0  (
	.D(mem_addr[6]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[6])
);
defparam \wb/wbm_adr_o_6_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_5_s0  (
	.D(mem_addr[5]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[5])
);
defparam \wb/wbm_adr_o_5_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_4_s0  (
	.D(mem_addr[4]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[4])
);
defparam \wb/wbm_adr_o_4_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_3_s0  (
	.D(mem_addr[3]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[3])
);
defparam \wb/wbm_adr_o_3_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_2_s0  (
	.D(mem_addr[2]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[2])
);
defparam \wb/wbm_adr_o_2_s0 .INIT=1'b0;
DFFRE \wb/wbm_we_o_s0  (
	.D(\wb/n157_9 ),
	.CLK(clk_in_d),
	.CE(\wb/wbm_stb_o_6 ),
	.RESET(n624_5),
	.Q(wbm_we_o)
);
defparam \wb/wbm_we_o_s0 .INIT=1'b0;
DFFRE \wb/wbm_stb_o_s0  (
	.D(\wb/n117_7 ),
	.CLK(clk_in_d),
	.CE(\wb/wbm_stb_o_6 ),
	.RESET(n624_5),
	.Q(wbm_stb_o)
);
defparam \wb/wbm_stb_o_s0 .INIT=1'b0;
DFFE \wb/mem_ready_s0  (
	.D(\wb/n79_10 ),
	.CLK(clk_in_d),
	.CE(\wb/mem_ready_6 ),
	.Q(mem_ready_128)
);
defparam \wb/mem_ready_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_31_s0  (
	.D(rd_data[31]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[31])
);
defparam \wb/mem_rdata_31_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_30_s0  (
	.D(rd_data[30]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[30])
);
defparam \wb/mem_rdata_30_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_29_s0  (
	.D(rd_data[29]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[29])
);
defparam \wb/mem_rdata_29_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_28_s0  (
	.D(rd_data[28]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[28])
);
defparam \wb/mem_rdata_28_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_27_s0  (
	.D(rd_data[27]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[27])
);
defparam \wb/mem_rdata_27_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_26_s0  (
	.D(rd_data[26]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[26])
);
defparam \wb/mem_rdata_26_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_25_s0  (
	.D(rd_data[25]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[25])
);
defparam \wb/mem_rdata_25_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_24_s0  (
	.D(rd_data[24]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[24])
);
defparam \wb/mem_rdata_24_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_23_s0  (
	.D(rd_data[23]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[23])
);
defparam \wb/mem_rdata_23_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_22_s0  (
	.D(rd_data[22]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[22])
);
defparam \wb/mem_rdata_22_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_21_s0  (
	.D(rd_data[21]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[21])
);
defparam \wb/mem_rdata_21_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_20_s0  (
	.D(rd_data[20]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[20])
);
defparam \wb/mem_rdata_20_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_19_s0  (
	.D(rd_data[19]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[19])
);
defparam \wb/mem_rdata_19_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_18_s0  (
	.D(rd_data[18]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[18])
);
defparam \wb/mem_rdata_18_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_17_s0  (
	.D(rd_data[17]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[17])
);
defparam \wb/mem_rdata_17_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_16_s0  (
	.D(rd_data[16]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[16])
);
defparam \wb/mem_rdata_16_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_15_s0  (
	.D(rd_data[15]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[15])
);
defparam \wb/mem_rdata_15_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_14_s0  (
	.D(rd_data[14]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[14])
);
defparam \wb/mem_rdata_14_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_13_s0  (
	.D(rd_data[13]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[13])
);
defparam \wb/mem_rdata_13_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_12_s0  (
	.D(rd_data[12]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[12])
);
defparam \wb/mem_rdata_12_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_11_s0  (
	.D(rd_data[11]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[11])
);
defparam \wb/mem_rdata_11_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_10_s0  (
	.D(rd_data[10]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[10])
);
defparam \wb/mem_rdata_10_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_9_s0  (
	.D(rd_data[9]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[9])
);
defparam \wb/mem_rdata_9_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_8_s0  (
	.D(rd_data[8]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[8])
);
defparam \wb/mem_rdata_8_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_7_s0  (
	.D(rd_data[7]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[7])
);
defparam \wb/mem_rdata_7_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_6_s0  (
	.D(rd_data[6]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[6])
);
defparam \wb/mem_rdata_6_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_5_s0  (
	.D(rd_data[5]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[5])
);
defparam \wb/mem_rdata_5_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_4_s0  (
	.D(rd_data[4]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[4])
);
defparam \wb/mem_rdata_4_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_3_s0  (
	.D(rd_data[3]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[3])
);
defparam \wb/mem_rdata_3_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_2_s0  (
	.D(rd_data[2]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[2])
);
defparam \wb/mem_rdata_2_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_1_s0  (
	.D(rd_data[1]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[1])
);
defparam \wb/mem_rdata_1_s0 .INIT=1'b0;
DFFRE \wb/mem_rdata_0_s0  (
	.D(rd_data[0]),
	.CLK(clk_in_d),
	.CE(\wb/n300_7 ),
	.RESET(GND),
	.Q(mem_rdata_132[0])
);
defparam \wb/mem_rdata_0_s0 .INIT=1'b0;
DFFRE \wb/wbm_adr_o_31_s0  (
	.D(mem_addr[31]),
	.CLK(clk_in_d),
	.CE(\wb/wbm_adr_o_30_9 ),
	.RESET(n624_5),
	.Q(wbm_adr_o[31])
);
defparam \wb/wbm_adr_o_31_s0 .INIT=1'b0;
LUT3 \wb/wbm_we_o_s3  (
	.I0(\wb/n300_5 ),
	.I1(\wb/state [0]),
	.I2(\wb/state [1]),
	.F(\wb/wbm_stb_o_6 )
);
defparam \wb/wbm_we_o_s3 .INIT=8'h0B;
LUT4 \wb/mem_ready_s2  (
	.I0(\wb/mem_ready_7 ),
	.I1(\wb/state [0]),
	.I2(n624_5),
	.I3(\wb/state [1]),
	.F(\wb/mem_ready_6 )
);
defparam \wb/mem_ready_s2 .INIT=16'h030A;
LUT4 \wb/n157_s4  (
	.I0(mem_ready_128),
	.I1(recv_buf_valid_9),
	.I2(\wb/wbm_adr_o_30_7 ),
	.I3(\wb/mem_ready_7 ),
	.F(\wb/n157_9 )
);
defparam \wb/n157_s4 .INIT=16'h0010;
LUT4 \wb/n300_s2  (
	.I0(flag_6),
	.I1(wbm_we_o),
	.I2(n624_5),
	.I3(n301_4),
	.F(\wb/n300_5 )
);
defparam \wb/n300_s2 .INIT=16'h0D00;
LUT3 \wb/wbm_adr_o_30_s3  (
	.I0(mem_addr[31]),
	.I1(itcm_valid_6),
	.I2(mem_valid),
	.F(\wb/wbm_adr_o_30_7 )
);
defparam \wb/wbm_adr_o_30_s3 .INIT=8'h10;
LUT3 \wb/mem_ready_s3  (
	.I0(\wb/wbm_adr_o_30_7 ),
	.I1(\wb/n300_5 ),
	.I2(\wb/state [0]),
	.F(\wb/mem_ready_7 )
);
defparam \wb/mem_ready_s3 .INIT=8'hC5;
LUT3 \wb/wbm_adr_o_30_s4  (
	.I0(\wb/wbm_adr_o_30_7 ),
	.I1(\wb/state [0]),
	.I2(\wb/state [1]),
	.F(\wb/wbm_adr_o_30_9 )
);
defparam \wb/wbm_adr_o_30_s4 .INIT=8'h02;
LUT3 \wb/n300_s3  (
	.I0(\wb/n300_5 ),
	.I1(\wb/state [1]),
	.I2(\wb/state [0]),
	.F(\wb/n300_7 )
);
defparam \wb/n300_s3 .INIT=8'h20;
LUT4 \wb/n117_s2  (
	.I0(\wb/state [0]),
	.I1(mem_addr[31]),
	.I2(itcm_valid_6),
	.I3(mem_valid),
	.F(\wb/n117_7 )
);
defparam \wb/n117_s2 .INIT=16'h0100;
DFFR \wb/state_1_s4  (
	.D(\wb/n79_8 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\wb/state [1])
);
defparam \wb/state_1_s4 .INIT=1'b0;
DFFR \wb/state_0_s3  (
	.D(\wb/n80_8 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\wb/state [0])
);
defparam \wb/state_0_s3 .INIT=1'b0;
LUT3 \wb/n79_s3  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.I2(\wb/n300_5 ),
	.F(\wb/n79_8 )
);
defparam \wb/n79_s3 .INIT=8'h40;
LUT2 \wb/n79_s4  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.F(\wb/n79_10 )
);
defparam \wb/n79_s4 .INIT=4'h4;
LUT4 \wb/n80_s3  (
	.I0(\wb/state [1]),
	.I1(\wb/state [0]),
	.I2(\wb/wbm_adr_o_30_7 ),
	.I3(\wb/n300_5 ),
	.F(\wb/n80_8 )
);
defparam \wb/n80_s3 .INIT=16'h1054;
DFFRE \ahb_interface/haddr_30_s0  (
	.D(mem_addr[30]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[30])
);
defparam \ahb_interface/haddr_30_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_29_s0  (
	.D(mem_addr[29]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[29])
);
defparam \ahb_interface/haddr_29_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_28_s0  (
	.D(mem_addr[28]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[28])
);
defparam \ahb_interface/haddr_28_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_27_s0  (
	.D(mem_addr[27]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[27])
);
defparam \ahb_interface/haddr_27_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_26_s0  (
	.D(mem_addr[26]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[26])
);
defparam \ahb_interface/haddr_26_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_25_s0  (
	.D(mem_addr[25]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[25])
);
defparam \ahb_interface/haddr_25_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_24_s0  (
	.D(mem_addr[24]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[24])
);
defparam \ahb_interface/haddr_24_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_23_s0  (
	.D(mem_addr[23]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[23])
);
defparam \ahb_interface/haddr_23_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_22_s0  (
	.D(mem_addr[22]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[22])
);
defparam \ahb_interface/haddr_22_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_21_s0  (
	.D(mem_addr[21]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[21])
);
defparam \ahb_interface/haddr_21_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_20_s0  (
	.D(mem_addr[20]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[20])
);
defparam \ahb_interface/haddr_20_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_19_s0  (
	.D(mem_addr[19]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[19])
);
defparam \ahb_interface/haddr_19_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_18_s0  (
	.D(mem_addr[18]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[18])
);
defparam \ahb_interface/haddr_18_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_17_s0  (
	.D(mem_addr[17]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[17])
);
defparam \ahb_interface/haddr_17_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_16_s0  (
	.D(mem_addr[16]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[16])
);
defparam \ahb_interface/haddr_16_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_15_s0  (
	.D(mem_addr[15]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[15])
);
defparam \ahb_interface/haddr_15_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_14_s0  (
	.D(mem_addr[14]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[14])
);
defparam \ahb_interface/haddr_14_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_13_s0  (
	.D(mem_addr[13]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[13])
);
defparam \ahb_interface/haddr_13_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_12_s0  (
	.D(mem_addr[12]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[12])
);
defparam \ahb_interface/haddr_12_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_11_s0  (
	.D(mem_addr[11]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[11])
);
defparam \ahb_interface/haddr_11_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_10_s0  (
	.D(mem_addr[10]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[10])
);
defparam \ahb_interface/haddr_10_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_9_s0  (
	.D(mem_addr[9]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[9])
);
defparam \ahb_interface/haddr_9_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_8_s0  (
	.D(mem_addr[8]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[8])
);
defparam \ahb_interface/haddr_8_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_7_s0  (
	.D(mem_addr[7]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[7])
);
defparam \ahb_interface/haddr_7_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_6_s0  (
	.D(mem_addr[6]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[6])
);
defparam \ahb_interface/haddr_6_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_5_s0  (
	.D(mem_addr[5]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[5])
);
defparam \ahb_interface/haddr_5_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_4_s0  (
	.D(mem_addr[4]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[4])
);
defparam \ahb_interface/haddr_4_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_3_s0  (
	.D(mem_addr[3]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[3])
);
defparam \ahb_interface/haddr_3_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_2_s0  (
	.D(mem_addr[2]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[2])
);
defparam \ahb_interface/haddr_2_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_31_s0  (
	.D(mem_wdata[31]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[31])
);
defparam \ahb_interface/hwdata_31_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_30_s0  (
	.D(mem_wdata[30]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[30])
);
defparam \ahb_interface/hwdata_30_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_29_s0  (
	.D(mem_wdata[29]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[29])
);
defparam \ahb_interface/hwdata_29_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_28_s0  (
	.D(mem_wdata[28]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[28])
);
defparam \ahb_interface/hwdata_28_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_27_s0  (
	.D(mem_wdata[27]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[27])
);
defparam \ahb_interface/hwdata_27_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_26_s0  (
	.D(mem_wdata[26]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[26])
);
defparam \ahb_interface/hwdata_26_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_25_s0  (
	.D(mem_wdata[25]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[25])
);
defparam \ahb_interface/hwdata_25_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_24_s0  (
	.D(mem_wdata[24]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[24])
);
defparam \ahb_interface/hwdata_24_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_23_s0  (
	.D(mem_wdata[23]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[23])
);
defparam \ahb_interface/hwdata_23_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_22_s0  (
	.D(mem_wdata[22]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[22])
);
defparam \ahb_interface/hwdata_22_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_21_s0  (
	.D(mem_wdata[21]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[21])
);
defparam \ahb_interface/hwdata_21_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_20_s0  (
	.D(mem_wdata[20]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[20])
);
defparam \ahb_interface/hwdata_20_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_19_s0  (
	.D(mem_wdata[19]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[19])
);
defparam \ahb_interface/hwdata_19_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_18_s0  (
	.D(mem_wdata[18]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[18])
);
defparam \ahb_interface/hwdata_18_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_17_s0  (
	.D(mem_wdata[17]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[17])
);
defparam \ahb_interface/hwdata_17_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_16_s0  (
	.D(mem_wdata[16]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[16])
);
defparam \ahb_interface/hwdata_16_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_15_s0  (
	.D(mem_wdata[15]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[15])
);
defparam \ahb_interface/hwdata_15_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_14_s0  (
	.D(mem_wdata[14]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[14])
);
defparam \ahb_interface/hwdata_14_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_13_s0  (
	.D(mem_wdata[13]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[13])
);
defparam \ahb_interface/hwdata_13_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_12_s0  (
	.D(mem_wdata[12]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[12])
);
defparam \ahb_interface/hwdata_12_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_11_s0  (
	.D(mem_wdata[11]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[11])
);
defparam \ahb_interface/hwdata_11_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_10_s0  (
	.D(mem_wdata[10]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[10])
);
defparam \ahb_interface/hwdata_10_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_9_s0  (
	.D(mem_wdata[9]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[9])
);
defparam \ahb_interface/hwdata_9_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_8_s0  (
	.D(mem_wdata[8]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[8])
);
defparam \ahb_interface/hwdata_8_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_7_s0  (
	.D(mem_wdata[7]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[7])
);
defparam \ahb_interface/hwdata_7_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_6_s0  (
	.D(mem_wdata[6]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[6])
);
defparam \ahb_interface/hwdata_6_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_5_s0  (
	.D(mem_wdata[5]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[5])
);
defparam \ahb_interface/hwdata_5_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_4_s0  (
	.D(mem_wdata[4]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[4])
);
defparam \ahb_interface/hwdata_4_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_3_s0  (
	.D(mem_wdata[3]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[3])
);
defparam \ahb_interface/hwdata_3_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_2_s0  (
	.D(mem_wdata[2]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[2])
);
defparam \ahb_interface/hwdata_2_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_1_s0  (
	.D(mem_wdata[1]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[1])
);
defparam \ahb_interface/hwdata_1_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwdata_0_s0  (
	.D(mem_wdata[0]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(hwdata_d[0])
);
defparam \ahb_interface/hwdata_0_s0 .INIT=1'b0;
DFFRE \ahb_interface/hwrite_s0  (
	.D(\ahb_interface/n150_9 ),
	.CLK(clk_in_d),
	.CE(\ahb_interface/hsel_5 ),
	.RESET(n624_5),
	.Q(hwrite_d)
);
defparam \ahb_interface/hwrite_s0 .INIT=1'b0;
DFFRE \ahb_interface/hsel_s0  (
	.D(\ahb_interface/n110_5 ),
	.CLK(clk_in_d),
	.CE(\ahb_interface/hsel_5 ),
	.RESET(n624_5),
	.Q(hsel_d)
);
defparam \ahb_interface/hsel_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_ready_s0  (
	.D(\ahb_interface/n74_10 ),
	.CLK(clk_in_d),
	.CE(\ahb_interface/mem_ready_6 ),
	.Q(mem_ready_129)
);
defparam \ahb_interface/mem_ready_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_31_s0  (
	.D(hrdata_d[31]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[31])
);
defparam \ahb_interface/mem_rdata_31_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_30_s0  (
	.D(hrdata_d[30]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[30])
);
defparam \ahb_interface/mem_rdata_30_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_29_s0  (
	.D(hrdata_d[29]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[29])
);
defparam \ahb_interface/mem_rdata_29_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_28_s0  (
	.D(hrdata_d[28]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[28])
);
defparam \ahb_interface/mem_rdata_28_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_27_s0  (
	.D(hrdata_d[27]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[27])
);
defparam \ahb_interface/mem_rdata_27_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_26_s0  (
	.D(hrdata_d[26]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[26])
);
defparam \ahb_interface/mem_rdata_26_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_25_s0  (
	.D(hrdata_d[25]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[25])
);
defparam \ahb_interface/mem_rdata_25_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_24_s0  (
	.D(hrdata_d[24]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[24])
);
defparam \ahb_interface/mem_rdata_24_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_23_s0  (
	.D(hrdata_d[23]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[23])
);
defparam \ahb_interface/mem_rdata_23_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_22_s0  (
	.D(hrdata_d[22]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[22])
);
defparam \ahb_interface/mem_rdata_22_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_21_s0  (
	.D(hrdata_d[21]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[21])
);
defparam \ahb_interface/mem_rdata_21_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_20_s0  (
	.D(hrdata_d[20]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[20])
);
defparam \ahb_interface/mem_rdata_20_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_19_s0  (
	.D(hrdata_d[19]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[19])
);
defparam \ahb_interface/mem_rdata_19_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_18_s0  (
	.D(hrdata_d[18]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[18])
);
defparam \ahb_interface/mem_rdata_18_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_17_s0  (
	.D(hrdata_d[17]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[17])
);
defparam \ahb_interface/mem_rdata_17_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_16_s0  (
	.D(hrdata_d[16]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[16])
);
defparam \ahb_interface/mem_rdata_16_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_15_s0  (
	.D(hrdata_d[15]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[15])
);
defparam \ahb_interface/mem_rdata_15_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_14_s0  (
	.D(hrdata_d[14]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[14])
);
defparam \ahb_interface/mem_rdata_14_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_13_s0  (
	.D(hrdata_d[13]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[13])
);
defparam \ahb_interface/mem_rdata_13_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_12_s0  (
	.D(hrdata_d[12]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[12])
);
defparam \ahb_interface/mem_rdata_12_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_11_s0  (
	.D(hrdata_d[11]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[11])
);
defparam \ahb_interface/mem_rdata_11_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_10_s0  (
	.D(hrdata_d[10]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[10])
);
defparam \ahb_interface/mem_rdata_10_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_9_s0  (
	.D(hrdata_d[9]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[9])
);
defparam \ahb_interface/mem_rdata_9_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_8_s0  (
	.D(hrdata_d[8]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[8])
);
defparam \ahb_interface/mem_rdata_8_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_7_s0  (
	.D(hrdata_d[7]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[7])
);
defparam \ahb_interface/mem_rdata_7_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_6_s0  (
	.D(hrdata_d[6]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[6])
);
defparam \ahb_interface/mem_rdata_6_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_5_s0  (
	.D(hrdata_d[5]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[5])
);
defparam \ahb_interface/mem_rdata_5_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_4_s0  (
	.D(hrdata_d[4]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[4])
);
defparam \ahb_interface/mem_rdata_4_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_3_s0  (
	.D(hrdata_d[3]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[3])
);
defparam \ahb_interface/mem_rdata_3_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_2_s0  (
	.D(hrdata_d[2]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[2])
);
defparam \ahb_interface/mem_rdata_2_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_1_s0  (
	.D(hrdata_d[1]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[1])
);
defparam \ahb_interface/mem_rdata_1_s0 .INIT=1'b0;
DFFE \ahb_interface/mem_rdata_0_s0  (
	.D(hrdata_d[0]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/n290_7 ),
	.Q(mem_rdata_133[0])
);
defparam \ahb_interface/mem_rdata_0_s0 .INIT=1'b0;
DFFRE \ahb_interface/haddr_31_s0  (
	.D(mem_addr[31]),
	.CLK(clk_in_d),
	.CE(\ahb_interface/haddr_30_7 ),
	.RESET(n624_5),
	.Q(haddr_d[31])
);
defparam \ahb_interface/haddr_31_s0 .INIT=1'b0;
DFFS \ahb_interface/flag_s1  (
	.D(\ahb_interface/n433_11 ),
	.CLK(clk_in_d),
	.SET(\ahb_interface/n433_12 ),
	.Q(\ahb_interface/flag )
);
defparam \ahb_interface/flag_s1 .INIT=1'b1;
LUT3 \ahb_interface/hwrite_s3  (
	.I0(\ahb_interface/n290_5 ),
	.I1(\ahb_interface/state [0]),
	.I2(\ahb_interface/state [1]),
	.F(\ahb_interface/hsel_5 )
);
defparam \ahb_interface/hwrite_s3 .INIT=8'h0B;
LUT4 \ahb_interface/mem_ready_s2  (
	.I0(\ahb_interface/haddr_30_7 ),
	.I1(\ahb_interface/hsel_5 ),
	.I2(n624_5),
	.I3(\ahb_interface/state [0]),
	.F(\ahb_interface/mem_ready_6 )
);
defparam \ahb_interface/mem_ready_s2 .INIT=16'h0C05;
LUT3 \ahb_interface/n110_s1  (
	.I0(\ahb_interface/state [0]),
	.I1(mem_valid),
	.I2(mem_addr[31]),
	.F(\ahb_interface/n110_5 )
);
defparam \ahb_interface/n110_s1 .INIT=8'h40;
LUT4 \ahb_interface/n150_s4  (
	.I0(\ahb_interface/n290_5 ),
	.I1(\ahb_interface/state [0]),
	.I2(\ahb_interface/n110_5 ),
	.I3(recv_buf_valid_9),
	.F(\ahb_interface/n150_9 )
);
defparam \ahb_interface/n150_s4 .INIT=16'h00F4;
LUT3 \ahb_interface/n290_s2  (
	.I0(\ahb_interface/flag ),
	.I1(hwrite_d),
	.I2(hready_d),
	.F(\ahb_interface/n290_5 )
);
defparam \ahb_interface/n290_s2 .INIT=8'hD0;
LUT4 \ahb_interface/n290_s3  (
	.I0(n624_5),
	.I1(\ahb_interface/n290_5 ),
	.I2(\ahb_interface/state [1]),
	.I3(\ahb_interface/state [0]),
	.F(\ahb_interface/n290_7 )
);
defparam \ahb_interface/n290_s3 .INIT=16'h0400;
LUT4 \ahb_interface/haddr_30_s3  (
	.I0(\ahb_interface/state [1]),
	.I1(\ahb_interface/state [0]),
	.I2(mem_valid),
	.I3(mem_addr[31]),
	.F(\ahb_interface/haddr_30_7 )
);
defparam \ahb_interface/haddr_30_s3 .INIT=16'h1000;
LUT4 \ahb_interface/n433_s5  (
	.I0(hready_d),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(hsel_d),
	.F(\ahb_interface/n433_11 )
);
defparam \ahb_interface/n433_s5 .INIT=16'h7FFF;
DFFR \ahb_interface/state_1_s4  (
	.D(\ahb_interface/n74_8 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\ahb_interface/state [1])
);
defparam \ahb_interface/state_1_s4 .INIT=1'b0;
DFFR \ahb_interface/state_0_s3  (
	.D(\ahb_interface/n75_8 ),
	.CLK(clk_in_d),
	.RESET(n624_5),
	.Q(\ahb_interface/state [0])
);
defparam \ahb_interface/state_0_s3 .INIT=1'b0;
LUT4 \ahb_interface/n74_s3  (
	.I0(\ahb_interface/state [1]),
	.I1(\ahb_interface/state [0]),
	.I2(\ahb_interface/n290_5 ),
	.I3(\ahb_interface/n110_5 ),
	.F(\ahb_interface/n74_8 )
);
defparam \ahb_interface/n74_s3 .INIT=16'h4440;
LUT2 \ahb_interface/n74_s4  (
	.I0(\ahb_interface/state [1]),
	.I1(\ahb_interface/state [0]),
	.F(\ahb_interface/n74_10 )
);
defparam \ahb_interface/n74_s4 .INIT=4'h4;
LUT4 \ahb_interface/n75_s3  (
	.I0(\ahb_interface/state [1]),
	.I1(\ahb_interface/state [0]),
	.I2(\ahb_interface/n290_5 ),
	.I3(\ahb_interface/n110_5 ),
	.F(\ahb_interface/n75_8 )
);
defparam \ahb_interface/n75_s3 .INIT=16'h1104;
INV \ahb_interface/n433_s6  (
	.I(\ahb_interface/flag ),
	.O(\ahb_interface/n433_12 )
);
LUT4 \u_dm/n403_s0  (
	.I0(\u_dm/qout_r_3 [0]),
	.I1(\u_dm/n403_4 ),
	.I2(ram_dout[2]),
	.I3(\u_dm/n334_4 ),
	.F(\u_dm/n403_3 )
);
defparam \u_dm/n403_s0 .INIT=16'hF888;
LUT3 \u_dm/n433_s0  (
	.I0(\u_dm/qout_r_3 [0]),
	.I1(\u_dm/n433_6 ),
	.I2(\u_dm/qout_r_9 [0]),
	.F(\u_dm/n433_3 )
);
defparam \u_dm/n433_s0 .INIT=8'h10;
LUT3 \u_dm/n434_s0  (
	.I0(\u_dm/qout_r_3 [0]),
	.I1(\u_dm/n433_6 ),
	.I2(qout_r_131[0]),
	.F(\u_dm/n434_3 )
);
defparam \u_dm/n434_s0 .INIT=8'h10;
LUT3 \u_dm/dtm_resp_bits_data_5_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[5]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [5])
);
defparam \u_dm/dtm_resp_bits_data_5_s0 .INIT=8'hF8;
LUT3 \u_dm/dtm_resp_bits_data_11_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[11]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [11])
);
defparam \u_dm/dtm_resp_bits_data_11_s0 .INIT=8'hF8;
LUT3 \u_dm/dtm_resp_bits_data_12_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[12]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [12])
);
defparam \u_dm/dtm_resp_bits_data_12_s0 .INIT=8'hF8;
LUT4 \u_dm/dtm_resp_bits_data_0_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(ram_dout[0]),
	.I2(\u_dm/dtm_resp_bits_data_0_4 ),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/dtm_resp_bits_data [0])
);
defparam \u_dm/dtm_resp_bits_data_0_s0 .INIT=16'h8F88;
LUT4 \u_dm/dtm_wr_hartid_ena_s0  (
	.I0(\u_dm/qout_r_6 [0]),
	.I1(\u_dm/qout_r_6 [1]),
	.I2(\u_dm/n403_4 ),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/dtm_wr_hartid_ena )
);
defparam \u_dm/dtm_wr_hartid_ena_s0 .INIT=16'h4000;
LUT4 \u_dm/wr_cleardebint_ena_s0  (
	.I0(mem_addr[11]),
	.I1(mem_addr[8]),
	.I2(\u_dm/wr_cleardebint_ena_4 ),
	.I3(wr_cleardebint_ena_11),
	.F(\u_dm/wr_cleardebint_ena )
);
defparam \u_dm/wr_cleardebint_ena_s0 .INIT=16'h4000;
LUT3 \u_dm/wr_sethaltnot_ena_s0  (
	.I0(mem_addr[11]),
	.I1(wr_cleardebint_ena_11),
	.I2(\u_dm/wr_sethaltnot_ena_4 ),
	.F(\u_dm/wr_sethaltnot_ena )
);
defparam \u_dm/wr_sethaltnot_ena_s0 .INIT=8'h40;
LUT3 \u_dm/ram_addr_2_s0  (
	.I0(\u_dm/qout_r_6 [38]),
	.I1(mem_addr[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [2])
);
defparam \u_dm/ram_addr_2_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_addr_1_s0  (
	.I0(\u_dm/qout_r_6 [37]),
	.I1(mem_addr[3]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [1])
);
defparam \u_dm/ram_addr_1_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_addr_0_s0  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [0])
);
defparam \u_dm/ram_addr_0_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_31_s0  (
	.I0(\u_dm/qout_r_6 [33]),
	.I1(mem_wdata[31]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [31])
);
defparam \u_dm/ram_wdat_31_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_30_s0  (
	.I0(\u_dm/qout_r_6 [32]),
	.I1(mem_wdata[30]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [30])
);
defparam \u_dm/ram_wdat_30_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_29_s0  (
	.I0(\u_dm/qout_r_6 [31]),
	.I1(mem_wdata[29]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [29])
);
defparam \u_dm/ram_wdat_29_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_28_s0  (
	.I0(\u_dm/qout_r_6 [30]),
	.I1(mem_wdata[28]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [28])
);
defparam \u_dm/ram_wdat_28_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_27_s0  (
	.I0(\u_dm/qout_r_6 [29]),
	.I1(mem_wdata[27]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [27])
);
defparam \u_dm/ram_wdat_27_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_26_s0  (
	.I0(\u_dm/qout_r_6 [28]),
	.I1(mem_wdata[26]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [26])
);
defparam \u_dm/ram_wdat_26_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_25_s0  (
	.I0(\u_dm/qout_r_6 [27]),
	.I1(mem_wdata[25]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [25])
);
defparam \u_dm/ram_wdat_25_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_24_s0  (
	.I0(\u_dm/qout_r_6 [26]),
	.I1(mem_wdata[24]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [24])
);
defparam \u_dm/ram_wdat_24_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_23_s0  (
	.I0(\u_dm/qout_r_6 [25]),
	.I1(mem_wdata[23]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [23])
);
defparam \u_dm/ram_wdat_23_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_22_s0  (
	.I0(\u_dm/qout_r_6 [24]),
	.I1(mem_wdata[22]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [22])
);
defparam \u_dm/ram_wdat_22_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_21_s0  (
	.I0(\u_dm/qout_r_6 [23]),
	.I1(mem_wdata[21]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [21])
);
defparam \u_dm/ram_wdat_21_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_20_s0  (
	.I0(\u_dm/qout_r_6 [22]),
	.I1(mem_wdata[20]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [20])
);
defparam \u_dm/ram_wdat_20_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_19_s0  (
	.I0(\u_dm/qout_r_6 [21]),
	.I1(mem_wdata[19]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [19])
);
defparam \u_dm/ram_wdat_19_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_18_s0  (
	.I0(\u_dm/qout_r_6 [20]),
	.I1(mem_wdata[18]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [18])
);
defparam \u_dm/ram_wdat_18_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_17_s0  (
	.I0(\u_dm/qout_r_6 [19]),
	.I1(mem_wdata[17]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [17])
);
defparam \u_dm/ram_wdat_17_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_16_s0  (
	.I0(\u_dm/qout_r_6 [18]),
	.I1(mem_wdata[16]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [16])
);
defparam \u_dm/ram_wdat_16_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_15_s0  (
	.I0(\u_dm/qout_r_6 [17]),
	.I1(mem_wdata[15]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [15])
);
defparam \u_dm/ram_wdat_15_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_14_s0  (
	.I0(\u_dm/qout_r_6 [16]),
	.I1(mem_wdata[14]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [14])
);
defparam \u_dm/ram_wdat_14_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_13_s0  (
	.I0(\u_dm/qout_r_6 [15]),
	.I1(mem_wdata[13]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [13])
);
defparam \u_dm/ram_wdat_13_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_12_s0  (
	.I0(\u_dm/qout_r_6 [14]),
	.I1(mem_wdata[12]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [12])
);
defparam \u_dm/ram_wdat_12_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_11_s0  (
	.I0(\u_dm/qout_r_6 [13]),
	.I1(mem_wdata[11]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [11])
);
defparam \u_dm/ram_wdat_11_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_10_s0  (
	.I0(\u_dm/qout_r_6 [12]),
	.I1(mem_wdata[10]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [10])
);
defparam \u_dm/ram_wdat_10_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_9_s0  (
	.I0(\u_dm/qout_r_6 [11]),
	.I1(mem_wdata[9]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [9])
);
defparam \u_dm/ram_wdat_9_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_8_s0  (
	.I0(\u_dm/qout_r_6 [10]),
	.I1(mem_wdata[8]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [8])
);
defparam \u_dm/ram_wdat_8_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_7_s0  (
	.I0(\u_dm/qout_r_6 [9]),
	.I1(mem_wdata[7]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [7])
);
defparam \u_dm/ram_wdat_7_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_6_s0  (
	.I0(\u_dm/qout_r_6 [8]),
	.I1(mem_wdata[6]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [6])
);
defparam \u_dm/ram_wdat_6_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_5_s0  (
	.I0(\u_dm/qout_r_6 [7]),
	.I1(mem_wdata[5]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [5])
);
defparam \u_dm/ram_wdat_5_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_4_s0  (
	.I0(\u_dm/qout_r_6 [6]),
	.I1(mem_wdata[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [4])
);
defparam \u_dm/ram_wdat_4_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_3_s0  (
	.I0(\u_dm/qout_r_6 [5]),
	.I1(mem_wdata[3]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [3])
);
defparam \u_dm/ram_wdat_3_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_2_s0  (
	.I0(\u_dm/qout_r_6 [4]),
	.I1(mem_wdata[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [2])
);
defparam \u_dm/ram_wdat_2_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_1_s0  (
	.I0(\u_dm/qout_r_6 [3]),
	.I1(mem_wdata[1]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [1])
);
defparam \u_dm/ram_wdat_1_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_0_s0  (
	.I0(\u_dm/qout_r_6 [2]),
	.I1(mem_wdata[0]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [0])
);
defparam \u_dm/ram_wdat_0_s0 .INIT=8'hAC;
LUT3 \u_dm/n334_s1  (
	.I0(\u_dm/n334_5 ),
	.I1(\u_dm/qout_r_6 [39]),
	.I2(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n334_4 )
);
defparam \u_dm/n334_s1 .INIT=8'h01;
LUT4 \u_dm/n403_s1  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(\u_dm/qout_r_6 [38]),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/n403_4 )
);
defparam \u_dm/n403_s1 .INIT=16'h0100;
LUT4 \u_dm/dtm_resp_bits_data_5_s1  (
	.I0(\u_dm/qout_r_6 [38]),
	.I1(\u_dm/qout_r_6 [39]),
	.I2(\u_dm/qout_r_6 [36]),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/dtm_resp_bits_data_5_4 )
);
defparam \u_dm/dtm_resp_bits_data_5_s1 .INIT=16'h1000;
LUT4 \u_dm/dtm_resp_bits_data_0_s1  (
	.I0(\u_dm/qout_r_9 [0]),
	.I1(\u_dm/qout_r_6 [36]),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [38]),
	.F(\u_dm/dtm_resp_bits_data_0_4 )
);
defparam \u_dm/dtm_resp_bits_data_0_s1 .INIT=16'hDFF3;
LUT2 \u_dm/dtm_resp_bits_data_0_s2  (
	.I0(\u_dm/qout_r_6 [37]),
	.I1(\u_dm/qout_r_6 [40]),
	.F(\u_dm/dtm_resp_bits_data_0_5 )
);
defparam \u_dm/dtm_resp_bits_data_0_s2 .INIT=4'h4;
LUT4 \u_dm/wr_cleardebint_ena_s1  (
	.I0(recv_buf_valid_9),
	.I1(wr_cleardebint_ena_6),
	.I2(wr_cleardebint_ena_7),
	.I3(wr_cleardebint_ena_8),
	.F(\u_dm/wr_cleardebint_ena_4 )
);
defparam \u_dm/wr_cleardebint_ena_s1 .INIT=16'h4000;
LUT4 \u_dm/wr_sethaltnot_ena_s1  (
	.I0(recv_buf_valid_9),
	.I1(wr_cleardebint_ena_8),
	.I2(wr_sethaltnot_ena_5),
	.I3(\u_dm/wr_sethaltnot_ena_6 ),
	.F(\u_dm/wr_sethaltnot_ena_4 )
);
defparam \u_dm/wr_sethaltnot_ena_s1 .INIT=16'h4000;
LUT3 \u_dm/n334_s2  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(\u_dm/qout_r_6 [37]),
	.I2(\u_dm/qout_r_6 [38]),
	.F(\u_dm/n334_5 )
);
defparam \u_dm/n334_s2 .INIT=8'h80;
LUT2 \u_dm/wr_cleardebint_ena_s3  (
	.I0(mem_addr[2]),
	.I1(mem_addr[3]),
	.F(wr_cleardebint_ena_6)
);
defparam \u_dm/wr_cleardebint_ena_s3 .INIT=4'h1;
LUT4 \u_dm/wr_cleardebint_ena_s4  (
	.I0(mem_addr[4]),
	.I1(mem_addr[5]),
	.I2(mem_addr[9]),
	.I3(mem_addr[10]),
	.F(wr_cleardebint_ena_7)
);
defparam \u_dm/wr_cleardebint_ena_s4 .INIT=16'h0001;
LUT2 \u_dm/wr_cleardebint_ena_s5  (
	.I0(mem_addr[6]),
	.I1(mem_addr[7]),
	.F(wr_cleardebint_ena_8)
);
defparam \u_dm/wr_cleardebint_ena_s5 .INIT=4'h1;
LUT2 \u_dm/wr_cleardebint_ena_s6  (
	.I0(mem_addr[24]),
	.I1(mem_addr[25]),
	.F(wr_cleardebint_ena_9)
);
defparam \u_dm/wr_cleardebint_ena_s6 .INIT=4'h1;
LUT4 \u_dm/wr_sethaltnot_ena_s2  (
	.I0(mem_addr[4]),
	.I1(mem_addr[5]),
	.I2(mem_addr[2]),
	.I3(mem_addr[3]),
	.F(wr_sethaltnot_ena_5)
);
defparam \u_dm/wr_sethaltnot_ena_s2 .INIT=16'h1000;
LUT3 \u_dm/wr_sethaltnot_ena_s3  (
	.I0(mem_addr[9]),
	.I1(mem_addr[10]),
	.I2(mem_addr[8]),
	.F(\u_dm/wr_sethaltnot_ena_6 )
);
defparam \u_dm/wr_sethaltnot_ena_s3 .INIT=8'h10;
LUT4 \u_dm/dm_haltnot_ena_s3  (
	.I0(\u_dm/qout_r_3 [0]),
	.I1(\u_dm/n433_6 ),
	.I2(\u_dm/dm_haltnot_ena_7 ),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/dm_haltnot_ena_6 )
);
defparam \u_dm/dm_haltnot_ena_s3 .INIT=16'h1000;
LUT2 \u_dm/dm_haltnot_ena_s4  (
	.I0(\u_dm/qout_r_6 [0]),
	.I1(\u_dm/qout_r_6 [1]),
	.F(\u_dm/dm_haltnot_ena_7 )
);
defparam \u_dm/dm_haltnot_ena_s4 .INIT=4'h4;
LUT4 \u_dm/dm_debint_ena_s4  (
	.I0(mem_wdata[0]),
	.I1(\u_dm/wr_cleardebint_ena ),
	.I2(\u_dm/qout_r_6 [35]),
	.I3(\u_dm/dm_haltnot_ena_6 ),
	.F(\u_dm/dm_debint_ena )
);
defparam \u_dm/dm_debint_ena_s4 .INIT=16'hF444;
LUT4 \u_dm/dm_debint_nxt_s2  (
	.I0(\u_dm/qout_r_6 [35]),
	.I1(\u_dm/dm_haltnot_ena_6 ),
	.I2(mem_wdata[0]),
	.I3(\u_dm/wr_cleardebint_ena ),
	.F(\u_dm/dm_debint_nxt )
);
defparam \u_dm/dm_debint_nxt_s2 .INIT=16'hF8FF;
LUT4 \u_dm/dm_haltnot_ena_s6  (
	.I0(mem_wdata[0]),
	.I1(mem_addr[11]),
	.I2(wr_cleardebint_ena_11),
	.I3(\u_dm/wr_sethaltnot_ena_4 ),
	.F(\u_dm/dm_haltnot_ena_11 )
);
defparam \u_dm/dm_haltnot_ena_s6 .INIT=16'h1000;
LUT4 \u_dm/wr_cleardebint_ena_s7  (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_addr[24]),
	.I3(mem_addr[25]),
	.F(wr_cleardebint_ena_11)
);
defparam \u_dm/wr_cleardebint_ena_s7 .INIT=16'h0008;
LUT4 \u_dm/ram_addr_2_s2  (
	.I0(\u_dm/n334_5 ),
	.I1(\u_dm/qout_r_6 [39]),
	.I2(\u_dm/qout_r_6 [40]),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/ram_addr_2_6 )
);
defparam \u_dm/ram_addr_2_s2 .INIT=16'h0100;
LUT4 \u_dm/n433_s2  (
	.I0(\u_dm/n334_5 ),
	.I1(\u_dm/qout_r_6 [39]),
	.I2(\u_dm/qout_r_6 [40]),
	.I3(\u_dm/n403_4 ),
	.F(\u_dm/n433_6 )
);
defparam \u_dm/n433_s2 .INIT=16'h00FE;
LUT4 \u_dm/n364_s1  (
	.I0(ram_dout[31]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n364_5 )
);
defparam \u_dm/n364_s1 .INIT=16'h0002;
LUT4 \u_dm/n363_s1  (
	.I0(ram_dout[30]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n363_5 )
);
defparam \u_dm/n363_s1 .INIT=16'h0002;
LUT4 \u_dm/n362_s1  (
	.I0(ram_dout[29]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n362_5 )
);
defparam \u_dm/n362_s1 .INIT=16'h0002;
LUT4 \u_dm/n361_s1  (
	.I0(ram_dout[28]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n361_5 )
);
defparam \u_dm/n361_s1 .INIT=16'h0002;
LUT4 \u_dm/n360_s1  (
	.I0(ram_dout[27]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n360_5 )
);
defparam \u_dm/n360_s1 .INIT=16'h0002;
LUT4 \u_dm/n359_s1  (
	.I0(ram_dout[26]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n359_5 )
);
defparam \u_dm/n359_s1 .INIT=16'h0002;
LUT4 \u_dm/n358_s1  (
	.I0(ram_dout[25]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n358_5 )
);
defparam \u_dm/n358_s1 .INIT=16'h0002;
LUT4 \u_dm/n357_s1  (
	.I0(ram_dout[24]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n357_5 )
);
defparam \u_dm/n357_s1 .INIT=16'h0002;
LUT4 \u_dm/n356_s1  (
	.I0(ram_dout[23]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n356_5 )
);
defparam \u_dm/n356_s1 .INIT=16'h0002;
LUT4 \u_dm/n355_s1  (
	.I0(ram_dout[22]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n355_5 )
);
defparam \u_dm/n355_s1 .INIT=16'h0002;
LUT4 \u_dm/n354_s1  (
	.I0(ram_dout[21]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n354_5 )
);
defparam \u_dm/n354_s1 .INIT=16'h0002;
LUT4 \u_dm/n353_s1  (
	.I0(ram_dout[20]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n353_5 )
);
defparam \u_dm/n353_s1 .INIT=16'h0002;
LUT4 \u_dm/n352_s1  (
	.I0(ram_dout[19]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n352_5 )
);
defparam \u_dm/n352_s1 .INIT=16'h0002;
LUT4 \u_dm/n351_s1  (
	.I0(ram_dout[18]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n351_5 )
);
defparam \u_dm/n351_s1 .INIT=16'h0002;
LUT4 \u_dm/n350_s1  (
	.I0(ram_dout[17]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n350_5 )
);
defparam \u_dm/n350_s1 .INIT=16'h0002;
LUT4 \u_dm/n349_s1  (
	.I0(ram_dout[16]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n349_5 )
);
defparam \u_dm/n349_s1 .INIT=16'h0002;
LUT4 \u_dm/n348_s1  (
	.I0(ram_dout[15]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n348_5 )
);
defparam \u_dm/n348_s1 .INIT=16'h0002;
LUT4 \u_dm/n347_s1  (
	.I0(ram_dout[14]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n347_5 )
);
defparam \u_dm/n347_s1 .INIT=16'h0002;
LUT4 \u_dm/n346_s1  (
	.I0(ram_dout[13]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n346_5 )
);
defparam \u_dm/n346_s1 .INIT=16'h0002;
LUT4 \u_dm/n343_s1  (
	.I0(ram_dout[10]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n343_5 )
);
defparam \u_dm/n343_s1 .INIT=16'h0002;
LUT4 \u_dm/n342_s1  (
	.I0(ram_dout[9]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n342_5 )
);
defparam \u_dm/n342_s1 .INIT=16'h0002;
LUT4 \u_dm/n341_s1  (
	.I0(ram_dout[8]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n341_5 )
);
defparam \u_dm/n341_s1 .INIT=16'h0002;
LUT4 \u_dm/n340_s1  (
	.I0(ram_dout[7]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n340_5 )
);
defparam \u_dm/n340_s1 .INIT=16'h0002;
LUT4 \u_dm/n339_s1  (
	.I0(ram_dout[6]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n339_5 )
);
defparam \u_dm/n339_s1 .INIT=16'h0002;
LUT4 \u_dm/n337_s1  (
	.I0(ram_dout[4]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n337_5 )
);
defparam \u_dm/n337_s1 .INIT=16'h0002;
LUT4 \u_dm/n336_s1  (
	.I0(ram_dout[3]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n336_5 )
);
defparam \u_dm/n336_s1 .INIT=16'h0002;
LUT4 \u_dm/n334_s3  (
	.I0(ram_dout[1]),
	.I1(\u_dm/n334_5 ),
	.I2(\u_dm/qout_r_6 [39]),
	.I3(\u_dm/qout_r_6 [40]),
	.F(\u_dm/n334_7 )
);
defparam \u_dm/n334_s3 .INIT=16'h0002;
LUT4 \u_dm/dm_haltnot_nxt_s3  (
	.I0(\u_dm/qout_r_9 [0]),
	.I1(\u_dm/dm_haltnot_ena_11 ),
	.I2(\u_dm/qout_r_6 [34]),
	.I3(\u_dm/dm_haltnot_ena_6 ),
	.F(\u_dm/dm_haltnot_nxt_8 )
);
defparam \u_dm/dm_haltnot_nxt_s3 .INIT=16'hECEE;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/n251_29 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [2])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_2_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/n253_22 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [0])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/skipOpReg_s0  (
	.D(\u_dm/u_s_jtag_dtm/n677_11 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/skipOpReg_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/skipOpReg )
);
defparam \u_dm/u_s_jtag_dtm/skipOpReg_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_40_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [40]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [40])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_40_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_39_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [39]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [39])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_38_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [38]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [38])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_37_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [37]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [37])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_36_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [36]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [36])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_35_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [35]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [35])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_34_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [34]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [34])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_33_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [33]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [33])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_32_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [32]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [32])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_31_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [31]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [31])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_30_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [30]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [30])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_29_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [29]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [29])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_28_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [28]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [28])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_27_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [27]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [27])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_26_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [26]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [26])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_25_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [25]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [25])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_24_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [24]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [24])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_23_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [23]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [23])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_22_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [22]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [22])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_21_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [21]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [21])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_20_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [20]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [20])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_19_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [19]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [19])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_18_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [18]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [18])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_17_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [17]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [17])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_16_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [16])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_15_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [15]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [15])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_14_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [14]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [14])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_13_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [13]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [13])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_12_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [12]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [12])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_11_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [11]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [11])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_10_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [10]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [10])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_9_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [9]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [9])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_8_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [8]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [8])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_7_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [7]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [7])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_6_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [6]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [6])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_5_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [5]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [5])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_4_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [4])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [3])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [2])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_1_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [1])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [0])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/n250_31 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [3])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/busyReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/busyReg_10 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/busyReg )
);
defparam \u_dm/u_s_jtag_dtm/busyReg_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/stickyBusyReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/n384_14 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n680_3 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/stickyBusyReg )
);
defparam \u_dm/u_s_jtag_dtm/stickyBusyReg_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusValidReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/n704_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusValidReg_8 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusValidReg )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_40_s1  (
	.D(\u_dm/u_s_jtag_dtm/n520_15 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [40])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_40_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_39_s1  (
	.D(\u_dm/u_s_jtag_dtm/n522_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [39])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_39_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_38_s1  (
	.D(\u_dm/u_s_jtag_dtm/n524_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [38])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_38_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_37_s1  (
	.D(\u_dm/u_s_jtag_dtm/n526_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [37])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_37_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_36_s1  (
	.D(\u_dm/u_s_jtag_dtm/n528_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [36])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_36_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_35_s1  (
	.D(\u_dm/u_s_jtag_dtm/n530_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [35])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_35_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_34_s1  (
	.D(\u_dm/u_s_jtag_dtm/n532_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [34])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_34_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_33_s1  (
	.D(\u_dm/u_s_jtag_dtm/n534_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [33])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_33_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_32_s1  (
	.D(\u_dm/u_s_jtag_dtm/n536_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [32])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_32_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_31_s1  (
	.D(\u_dm/u_s_jtag_dtm/n538_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [31])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_31_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_30_s1  (
	.D(\u_dm/u_s_jtag_dtm/n540_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [30])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_30_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_29_s1  (
	.D(\u_dm/u_s_jtag_dtm/n542_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [29])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_29_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_28_s1  (
	.D(\u_dm/u_s_jtag_dtm/n544_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [28])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_28_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_27_s1  (
	.D(\u_dm/u_s_jtag_dtm/n546_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [27])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_27_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_26_s1  (
	.D(\u_dm/u_s_jtag_dtm/n548_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [26])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_26_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_25_s1  (
	.D(\u_dm/u_s_jtag_dtm/n550_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [25])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_25_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_24_s1  (
	.D(\u_dm/u_s_jtag_dtm/n552_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [24])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_24_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_23_s1  (
	.D(\u_dm/u_s_jtag_dtm/n554_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [23])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_23_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_22_s1  (
	.D(\u_dm/u_s_jtag_dtm/n556_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [22])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_22_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_21_s1  (
	.D(\u_dm/u_s_jtag_dtm/n558_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [21])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_21_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_20_s1  (
	.D(\u_dm/u_s_jtag_dtm/n560_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [20])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_20_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_19_s1  (
	.D(\u_dm/u_s_jtag_dtm/n562_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [19])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_19_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_18_s1  (
	.D(\u_dm/u_s_jtag_dtm/n564_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [18])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_18_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_17_s1  (
	.D(\u_dm/u_s_jtag_dtm/n566_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [17])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_17_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_16_s1  (
	.D(\u_dm/u_s_jtag_dtm/n568_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [16])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_16_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_15_s1  (
	.D(\u_dm/u_s_jtag_dtm/n570_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [15])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_15_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_14_s1  (
	.D(\u_dm/u_s_jtag_dtm/n572_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [14])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_14_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_13_s1  (
	.D(\u_dm/u_s_jtag_dtm/n574_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [13])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_13_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_12_s1  (
	.D(\u_dm/u_s_jtag_dtm/n576_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [12])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_12_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_11_s1  (
	.D(\u_dm/u_s_jtag_dtm/n578_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [11])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_11_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_10_s1  (
	.D(\u_dm/u_s_jtag_dtm/n580_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [10])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_10_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_9_s1  (
	.D(\u_dm/u_s_jtag_dtm/n582_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [9])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_9_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_8_s1  (
	.D(\u_dm/u_s_jtag_dtm/n584_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [8])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_8_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_7_s1  (
	.D(\u_dm/u_s_jtag_dtm/n586_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [7])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_7_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_6_s1  (
	.D(\u_dm/u_s_jtag_dtm/n588_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [6])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_6_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_5_s1  (
	.D(\u_dm/u_s_jtag_dtm/n590_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [5])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_5_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_4_s1  (
	.D(\u_dm/u_s_jtag_dtm/n591_14 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [4])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_4_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_3_s1  (
	.D(\u_dm/u_s_jtag_dtm/n592_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [3])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_3_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_2_s1  (
	.D(\u_dm/u_s_jtag_dtm/n593_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [2])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_2_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_1_s1  (
	.D(\u_dm/u_s_jtag_dtm/n594_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [1])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_1_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/n595_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [0])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/jtagStateReg_1_s1  (
	.D(\u_dm/u_s_jtag_dtm/n252_43 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/jtagStateReg_1_8 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [1])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_1_s1 .INIT=1'b0;
DFFNC \u_dm/u_s_jtag_dtm/jtag_TDO_s1  (
	.D(\u_dm/u_s_jtag_dtm/n927_5 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(jtag_TDO_d)
);
defparam \u_dm/u_s_jtag_dtm/jtag_TDO_s1 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_4_s3  (
	.D(\u_dm/u_s_jtag_dtm/n645_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [4])
);
defparam \u_dm/u_s_jtag_dtm/irReg_4_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_3_s3  (
	.D(\u_dm/u_s_jtag_dtm/n646_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [3])
);
defparam \u_dm/u_s_jtag_dtm/irReg_3_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_2_s3  (
	.D(\u_dm/u_s_jtag_dtm/n647_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [2])
);
defparam \u_dm/u_s_jtag_dtm/irReg_2_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_1_s3  (
	.D(\u_dm/u_s_jtag_dtm/n648_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [1])
);
defparam \u_dm/u_s_jtag_dtm/irReg_1_s3 .INIT=1'b0;
DFFNPE \u_dm/u_s_jtag_dtm/irReg_0_s3  (
	.D(\u_dm/u_s_jtag_dtm/n649_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.PRESET(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [0])
);
defparam \u_dm/u_s_jtag_dtm/irReg_0_s3 .INIT=1'b1;
MUX2_LUT5 \u_dm/u_s_jtag_dtm/n252_s31  (
	.I0(\u_dm/u_s_jtag_dtm/n252_45 ),
	.I1(\u_dm/u_s_jtag_dtm/n252_41 ),
	.S0(\u_dm/u_s_jtag_dtm/n252_47 ),
	.O(\u_dm/u_s_jtag_dtm/n252_39 )
);
LUT3 \u_dm/u_s_jtag_dtm/n680_s0  (
	.I0(\u_dm/u_s_jtag_dtm/n680_4 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n680_3 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s0 .INIT=8'h40;
LUT4 \u_dm/u_s_jtag_dtm/n250_s21  (
	.I0(\u_dm/u_s_jtag_dtm/n250_32 ),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n250_31 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s21 .INIT=16'h9DD4;
LUT4 \u_dm/u_s_jtag_dtm/n251_s20  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I1(\u_dm/u_s_jtag_dtm/n251_30 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n251_29 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s20 .INIT=16'hCEC0;
LUT2 \u_dm/u_s_jtag_dtm/n252_s38  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS_d),
	.F(\u_dm/u_s_jtag_dtm/n252_41 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s38 .INIT=4'h6;
LUT3 \u_dm/u_s_jtag_dtm/n252_s33  (
	.I0(\u_dm/u_s_jtag_dtm/n252_39 ),
	.I1(\u_dm/u_s_jtag_dtm/n252_48 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n252_43 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s33 .INIT=8'hA3;
LUT4 \u_dm/u_s_jtag_dtm/n253_s17  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/n253_23 ),
	.I3(jtag_TMS_d),
	.F(\u_dm/u_s_jtag_dtm/n253_22 )
);
defparam \u_dm/u_s_jtag_dtm/n253_s17 .INIT=16'hC71F;
LUT3 \u_dm/u_s_jtag_dtm/dbusReg_40_s2  (
	.I0(\u_dm/u_s_jtag_dtm/skipOpReg ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/dbusReg_40_6 )
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_40_s2 .INIT=8'h40;
LUT4 \u_dm/u_s_jtag_dtm/irReg_4_s4  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/irReg_4_10 )
);
defparam \u_dm/u_s_jtag_dtm/irReg_4_s4 .INIT=16'h8001;
LUT4 \u_dm/u_s_jtag_dtm/dbusValidReg_s3  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg_9 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_1 [0]),
	.I2(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I3(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.F(\u_dm/u_s_jtag_dtm/dbusValidReg_8 )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s3 .INIT=16'hFF0B;
LUT4 \u_dm/u_s_jtag_dtm/n520_s8  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n591_12 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s8 .INIT=16'h01E0;
LUT3 \u_dm/u_s_jtag_dtm/skipOpReg_s2  (
	.I0(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/skipOpReg_6 )
);
defparam \u_dm/u_s_jtag_dtm/skipOpReg_s2 .INIT=8'hE0;
LUT3 \u_dm/u_s_jtag_dtm/n591_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [4]),
	.I2(\u_dm/u_s_jtag_dtm/n591_16 ),
	.F(\u_dm/u_s_jtag_dtm/n591_14 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s9 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n592_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n592_19 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n592_15 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_16 ),
	.F(\u_dm/u_s_jtag_dtm/n592_13 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s9 .INIT=16'h4F44;
LUT4 \u_dm/u_s_jtag_dtm/n593_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [2]),
	.I2(\u_dm/u_s_jtag_dtm/n592_19 ),
	.I3(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n593_13 )
);
defparam \u_dm/u_s_jtag_dtm/n593_s9 .INIT=16'h8F88;
LUT3 \u_dm/u_s_jtag_dtm/n594_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n592_19 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/n594_16 ),
	.F(\u_dm/u_s_jtag_dtm/n594_13 )
);
defparam \u_dm/u_s_jtag_dtm/n594_s9 .INIT=8'hF4;
LUT4 \u_dm/u_s_jtag_dtm/n595_s9  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I2(\u_dm/u_s_jtag_dtm/n594_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n595_15 ),
	.F(\u_dm/u_s_jtag_dtm/n595_13 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s9 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n520_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [40]),
	.I2(jtag_TDI_d),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n520_15 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s9 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n522_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [40]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/dbusReg [39]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n522_13 )
);
defparam \u_dm/u_s_jtag_dtm/n522_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n524_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [39]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/dbusReg [38]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n524_13 )
);
defparam \u_dm/u_s_jtag_dtm/n524_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n526_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [38]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/dbusReg [37]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n526_13 )
);
defparam \u_dm/u_s_jtag_dtm/n526_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n528_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [37]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/dbusReg [36]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n528_13 )
);
defparam \u_dm/u_s_jtag_dtm/n528_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n530_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [36]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [35]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n530_13 )
);
defparam \u_dm/u_s_jtag_dtm/n530_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n532_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [35]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [34]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n532_13 )
);
defparam \u_dm/u_s_jtag_dtm/n532_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n534_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [34]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [33]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n534_13 )
);
defparam \u_dm/u_s_jtag_dtm/n534_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n536_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [33]),
	.I1(\u_dm/u_s_jtag_dtm/n520_18 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [32]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n536_13 )
);
defparam \u_dm/u_s_jtag_dtm/n536_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n538_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [31]),
	.I2(\u_dm/u_s_jtag_dtm/n538_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n538_17 ),
	.F(\u_dm/u_s_jtag_dtm/n538_13 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s8 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n540_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [31]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [30]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n540_13 )
);
defparam \u_dm/u_s_jtag_dtm/n540_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n542_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [30]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [29]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n542_13 )
);
defparam \u_dm/u_s_jtag_dtm/n542_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n544_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [29]),
	.I2(\u_dm/u_s_jtag_dtm/n544_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_16 ),
	.F(\u_dm/u_s_jtag_dtm/n544_13 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s8 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n546_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [28]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [27]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n546_13 )
);
defparam \u_dm/u_s_jtag_dtm/n546_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n548_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [27]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [26]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n548_13 )
);
defparam \u_dm/u_s_jtag_dtm/n548_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n550_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [26]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [25]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n550_13 )
);
defparam \u_dm/u_s_jtag_dtm/n550_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n552_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [25]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [24]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n552_13 )
);
defparam \u_dm/u_s_jtag_dtm/n552_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n554_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [24]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [23]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n554_13 )
);
defparam \u_dm/u_s_jtag_dtm/n554_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n556_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [23]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [22]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n556_13 )
);
defparam \u_dm/u_s_jtag_dtm/n556_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n558_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [22]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [21]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n558_13 )
);
defparam \u_dm/u_s_jtag_dtm/n558_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n560_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [21]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [20]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n560_13 )
);
defparam \u_dm/u_s_jtag_dtm/n560_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n562_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [20]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [19]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n562_13 )
);
defparam \u_dm/u_s_jtag_dtm/n562_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n564_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [19]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [18]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n564_13 )
);
defparam \u_dm/u_s_jtag_dtm/n564_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n566_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [18]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [17]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n566_13 )
);
defparam \u_dm/u_s_jtag_dtm/n566_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n568_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [17]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [16]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n568_13 )
);
defparam \u_dm/u_s_jtag_dtm/n568_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n570_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [15]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.I3(\u_dm/u_s_jtag_dtm/n540_14 ),
	.F(\u_dm/u_s_jtag_dtm/n570_13 )
);
defparam \u_dm/u_s_jtag_dtm/n570_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n572_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [15]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [14]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n572_13 )
);
defparam \u_dm/u_s_jtag_dtm/n572_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n574_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [14]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [13]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n574_13 )
);
defparam \u_dm/u_s_jtag_dtm/n574_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n576_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [12]),
	.I2(\u_dm/u_s_jtag_dtm/n576_17 ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n576_13 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s8 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n578_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [12]),
	.I2(\u_dm/u_s_jtag_dtm/n578_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_16 ),
	.F(\u_dm/u_s_jtag_dtm/n578_13 )
);
defparam \u_dm/u_s_jtag_dtm/n578_s8 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n580_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [10]),
	.I2(\u_dm/u_s_jtag_dtm/n580_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n580_13 )
);
defparam \u_dm/u_s_jtag_dtm/n580_s8 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n582_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [10]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [9]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n582_13 )
);
defparam \u_dm/u_s_jtag_dtm/n582_s8 .INIT=16'hF888;
LUT3 \u_dm/u_s_jtag_dtm/n584_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [9]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/n584_14 ),
	.F(\u_dm/u_s_jtag_dtm/n584_13 )
);
defparam \u_dm/u_s_jtag_dtm/n584_s8 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n586_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [8]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [7]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n586_13 )
);
defparam \u_dm/u_s_jtag_dtm/n586_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n588_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [6]),
	.I2(\u_dm/u_s_jtag_dtm/n588_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n588_13 )
);
defparam \u_dm/u_s_jtag_dtm/n588_s8 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n590_s8  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [6]),
	.I1(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_3 [5]),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n590_13 )
);
defparam \u_dm/u_s_jtag_dtm/n590_s8 .INIT=16'hF888;
LUT2 \u_dm/u_s_jtag_dtm/n648_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n648_5 )
);
defparam \u_dm/u_s_jtag_dtm/n648_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n647_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n647_5 )
);
defparam \u_dm/u_s_jtag_dtm/n647_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n646_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n646_5 )
);
defparam \u_dm/u_s_jtag_dtm/n646_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n645_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n645_5 )
);
defparam \u_dm/u_s_jtag_dtm/n645_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n927_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n927_6 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n927_5 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n649_s1  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/n648_8 ),
	.F(\u_dm/u_s_jtag_dtm/n649_5 )
);
defparam \u_dm/u_s_jtag_dtm/n649_s1 .INIT=4'hE;
LUT4 \u_dm/u_s_jtag_dtm/jtagStateReg_1_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS_d),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/jtagStateReg_1_8 )
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_1_s3 .INIT=16'hEFFF;
LUT2 \u_dm/u_s_jtag_dtm/n252_s37  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS_d),
	.F(\u_dm/u_s_jtag_dtm/n252_45 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s37 .INIT=4'h9;
LUT2 \u_dm/u_s_jtag_dtm/n252_s35  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n252_47 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s35 .INIT=4'h1;
LUT4 \u_dm/u_s_jtag_dtm/n680_s1  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/irReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n680_4 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s1 .INIT=16'h0F77;
LUT3 \u_dm/u_s_jtag_dtm/n680_s2  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n680_5 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s2 .INIT=8'h01;
LUT4 \u_dm/u_s_jtag_dtm/n250_s22  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(jtag_TMS_d),
	.F(\u_dm/u_s_jtag_dtm/n250_32 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s22 .INIT=16'h5E3F;
LUT4 \u_dm/u_s_jtag_dtm/n251_s21  (
	.I0(jtag_TMS_d),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n251_30 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s21 .INIT=16'h1BB8;
LUT4 \u_dm/u_s_jtag_dtm/n252_s36  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS_d),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n252_48 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s36 .INIT=16'hF94F;
LUT4 \u_dm/u_s_jtag_dtm/n253_s18  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I2(jtag_TMS_d),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n253_23 )
);
defparam \u_dm/u_s_jtag_dtm/n253_s18 .INIT=16'h311E;
LUT2 \u_dm/u_s_jtag_dtm/dbusValidReg_s4  (
	.I0(\u_dm/u_s_jtag_dtm/qout_r_2 [0]),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_0 [0]),
	.F(\u_dm/u_s_jtag_dtm/dbusValidReg_9 )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s4 .INIT=4'h4;
LUT3 \u_dm/u_s_jtag_dtm/n384_s7  (
	.I0(\u_dm/u_s_jtag_dtm/qout_r_4 [0]),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.F(\u_dm/u_s_jtag_dtm/n384_12 )
);
defparam \u_dm/u_s_jtag_dtm/n384_s7 .INIT=8'h0B;
LUT3 \u_dm/u_s_jtag_dtm/n591_s10  (
	.I0(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I1(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.I2(\u_dm/u_s_jtag_dtm/n384_12 ),
	.F(\u_dm/u_s_jtag_dtm/n591_15 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s10 .INIT=8'h80;
LUT4 \u_dm/u_s_jtag_dtm/n591_s11  (
	.I0(\u_dm/u_s_jtag_dtm/n591_20 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I3(\u_dm/u_s_jtag_dtm/n591_18 ),
	.F(\u_dm/u_s_jtag_dtm/n591_16 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s11 .INIT=16'hD700;
LUT3 \u_dm/u_s_jtag_dtm/n592_s11  (
	.I0(\u_dm/u_s_jtag_dtm/n384_12 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [3]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n592_15 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s11 .INIT=8'h70;
LUT2 \u_dm/u_s_jtag_dtm/n592_s12  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/n591_20 ),
	.F(\u_dm/u_s_jtag_dtm/n592_16 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s12 .INIT=4'h8;
LUT4 \u_dm/u_s_jtag_dtm/n595_s10  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n595_14 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s10 .INIT=16'h0B00;
LUT4 \u_dm/u_s_jtag_dtm/n595_s11  (
	.I0(jtag_TDI_d),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n595_16 ),
	.F(\u_dm/u_s_jtag_dtm/n595_15 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s11 .INIT=16'hCA00;
LUT4 \u_dm/u_s_jtag_dtm/n538_s9  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [32]),
	.I1(jtag_TDI_d),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n538_14 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s9 .INIT=16'h533F;
LUT3 \u_dm/u_s_jtag_dtm/n540_s9  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/n538_17 ),
	.F(\u_dm/u_s_jtag_dtm/n540_14 )
);
defparam \u_dm/u_s_jtag_dtm/n540_s9 .INIT=8'hE0;
LUT3 \u_dm/u_s_jtag_dtm/n544_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n384_12 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [28]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n544_14 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s9 .INIT=8'h70;
LUT3 \u_dm/u_s_jtag_dtm/n576_s10  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n591_20 ),
	.F(\u_dm/u_s_jtag_dtm/n576_15 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s10 .INIT=8'h40;
LUT3 \u_dm/u_s_jtag_dtm/n578_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n384_12 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [11]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n578_14 )
);
defparam \u_dm/u_s_jtag_dtm/n578_s9 .INIT=8'h70;
LUT4 \u_dm/u_s_jtag_dtm/n584_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_3 [8]),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n584_14 )
);
defparam \u_dm/u_s_jtag_dtm/n584_s9 .INIT=16'h0777;
LUT4 \u_dm/u_s_jtag_dtm/n927_s2  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n927_6 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s2 .INIT=16'hFE7F;
LUT4 \u_dm/u_s_jtag_dtm/n591_s13  (
	.I0(\u_dm/u_s_jtag_dtm/n540_14 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [5]),
	.I2(jtag_TDI_d),
	.I3(\u_dm/u_s_jtag_dtm/n592_17 ),
	.F(\u_dm/u_s_jtag_dtm/n591_18 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s13 .INIT=16'h0777;
LUT4 \u_dm/u_s_jtag_dtm/n592_s13  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n592_17 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s13 .INIT=16'h4000;
LUT4 \u_dm/u_s_jtag_dtm/n595_s12  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n595_16 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s12 .INIT=16'h0100;
LUT4 \u_dm/u_s_jtag_dtm/n648_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n648_8 )
);
defparam \u_dm/u_s_jtag_dtm/n648_s3 .INIT=16'h0001;
LUT4 \u_dm/u_s_jtag_dtm/n704_s1  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n704_5 )
);
defparam \u_dm/u_s_jtag_dtm/n704_s1 .INIT=16'h0004;
LUT4 \u_dm/u_s_jtag_dtm/busyReg_s4  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_4 [0]),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/busyReg_10 )
);
defparam \u_dm/u_s_jtag_dtm/busyReg_s4 .INIT=16'hEAAA;
LUT4 \u_dm/u_s_jtag_dtm/n591_s14  (
	.I0(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/irReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n591_20 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s14 .INIT=16'h0002;
LUT4 \u_dm/u_s_jtag_dtm/n538_s11  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/n595_16 ),
	.F(\u_dm/u_s_jtag_dtm/n538_17 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s11 .INIT=16'h0100;
LUT4 \u_dm/u_s_jtag_dtm/n520_s11  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.I3(\u_dm/u_s_jtag_dtm/n595_16 ),
	.F(\u_dm/u_s_jtag_dtm/n520_18 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s11 .INIT=16'h8000;
LUT4 \u_dm/u_s_jtag_dtm/n384_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n384_12 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I3(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n384_14 )
);
defparam \u_dm/u_s_jtag_dtm/n384_s8 .INIT=16'h4000;
LUT4 \u_dm/u_s_jtag_dtm/n677_s6  (
	.I0(\u_dm/u_s_jtag_dtm/qout_r_4 [0]),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.F(\u_dm/u_s_jtag_dtm/n677_11 )
);
defparam \u_dm/u_s_jtag_dtm/n677_s6 .INIT=16'hF400;
LUT4 \u_dm/u_s_jtag_dtm/n588_s10  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [7]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n538_17 ),
	.F(\u_dm/u_s_jtag_dtm/n588_16 )
);
defparam \u_dm/u_s_jtag_dtm/n588_s10 .INIT=16'hA800;
LUT4 \u_dm/u_s_jtag_dtm/n580_s10  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [11]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n538_17 ),
	.F(\u_dm/u_s_jtag_dtm/n580_16 )
);
defparam \u_dm/u_s_jtag_dtm/n580_s10 .INIT=16'hA800;
LUT4 \u_dm/u_s_jtag_dtm/n576_s11  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [13]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n538_17 ),
	.F(\u_dm/u_s_jtag_dtm/n576_17 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s11 .INIT=16'hA800;
LUT4 \u_dm/u_s_jtag_dtm/n592_s14  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/n538_17 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_17 ),
	.F(\u_dm/u_s_jtag_dtm/n592_19 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s14 .INIT=16'h001F;
LUT4 \u_dm/u_s_jtag_dtm/n594_s11  (
	.I0(\u_dm/u_s_jtag_dtm/n384_12 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n591_20 ),
	.F(\u_dm/u_s_jtag_dtm/n594_16 )
);
defparam \u_dm/u_s_jtag_dtm/n594_s11 .INIT=16'h7000;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s0  (
	.I0(\u_dm/u_s_jtag_dtm/qout_r_2 [0]),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_0 [0]),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_1 [0]),
	.I3(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s0 .INIT=16'h4F00;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena_s0  (
	.I0(\u_dm/u_s_jtag_dtm/qout_r_2 [0]),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_0 [0]),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena_s0 .INIT=8'hF4;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt_s0  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_2 [0]),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_0 [0]),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt_s0 .INIT=8'hEF;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_s2  (
	.I0(\u_dm/qout_r_1 [0]),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.I2(\u_dm/u_s_jtag_dtm/qout_r_2 [0]),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_s2 .INIT=8'hCE;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [39]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [39])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [38]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [38])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [37]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [37])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [36]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [36])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [35]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [35])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [34]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [34])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [33]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [33])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [32]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [32])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [31]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [31])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [30]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [30])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [29]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [29])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [28]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [28])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [27]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [27])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [26]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [26])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [25]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [25])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [24]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [24])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [23]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [23])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [22]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [22])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [21]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [21])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [20]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [20])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [19]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [19])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [18]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [18])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [17]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [17])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [16]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [16])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [15]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [15])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [14]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [14])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [13]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [13])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [12]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [12])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [11]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [11])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [10]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [10])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [9]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [9])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [8]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [8])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [7]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [7])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [6]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [6])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [5]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [5])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [4]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [4])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [3]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [3])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [2]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [2])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [1]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [1])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [0]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_40_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [40]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_0 [40])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_40_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/qout_r_2 [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_0 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_1 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_1 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/qout_r_8 [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/qout_r_0 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/qout_r_0 [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_2 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set_s0  (
	.I0(\u_dm/u_s_jtag_dtm/qout_r_4 [0]),
	.I1(\u_dm/qout_r_2 [0]),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_1 [0]),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set_s0 .INIT=8'h10;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s1  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s1 .INIT=16'h1000;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s2  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s2 .INIT=8'h80;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_s2  (
	.I0(\u_dm/qout_r_2 [0]),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_1 [0]),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_0 [0]),
	.I3(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_s2 .INIT=16'hCF8A;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s4  (
	.I0(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.I1(\u_dm/u_s_jtag_dtm/qout_r_4 [0]),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_8 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s4 .INIT=16'h2EEE;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_1 [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_0 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/qout_r_4 [34]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [34])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/qout_r_4 [33]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [33])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/qout_r_4 [32]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [32])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/qout_r_4 [31]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [31])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/qout_r_4 [30]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [30])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/qout_r_4 [29]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [29])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/qout_r_4 [28]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [28])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/qout_r_4 [27]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [27])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/qout_r_4 [26]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [26])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/qout_r_4 [25]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [25])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/qout_r_4 [24]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [24])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/qout_r_4 [23]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [23])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/qout_r_4 [22]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [22])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/qout_r_4 [21]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [21])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/qout_r_4 [20]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [20])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/qout_r_4 [19]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [19])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/qout_r_4 [18]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [18])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/qout_r_4 [17]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [17])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/qout_r_4 [16]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [16])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/qout_r_4 [15]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [15])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/qout_r_4 [14]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [14])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/qout_r_4 [13]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [13])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/qout_r_4 [12]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [12])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/qout_r_4 [11]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [11])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/qout_r_4 [10]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [10])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/qout_r_4 [9]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [9])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/qout_r_4 [8]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [8])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/qout_r_4 [7]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [7])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/qout_r_4 [6]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [6])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/qout_r_4 [5]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [5])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/qout_r_4 [4]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [4])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/qout_r_4 [3]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [3])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/qout_r_4 [2]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [2])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/qout_r_4 [35]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_3 [35])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/qout_r_2 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_8 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/qout_r_4 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/qout_r_5 [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/qout_r_0 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/qout_r_0 [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/io_sync_reset_6 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/qout_r_1 [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/dm_hartid_dfflr/qout_r_0_s0  (
	.D(\u_dm/qout_r_6 [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/dtm_wr_hartid_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_3 [0])
);
defparam \u_dm/dm_hartid_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/cleardebint_dfflr/qout_r_0_s0  (
	.D(mem_wdata[0]),
	.CLK(clk_in_d),
	.CE(\u_dm/wr_cleardebint_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r[0])
);
defparam \u_dm/cleardebint_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/sethaltnot_dfflr/qout_r_0_s0  (
	.D(mem_wdata[0]),
	.CLK(clk_in_d),
	.CE(\u_dm/wr_sethaltnot_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_130[0])
);
defparam \u_dm/sethaltnot_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/dm_debint_dfflr/qout_r_0_s0  (
	.D(\u_dm/dm_debint_nxt ),
	.CLK(clk_in_d),
	.CE(\u_dm/dm_debint_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_131[0])
);
defparam \u_dm/dm_debint_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_debug_ram/ram_dout_31_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [31]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_31_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [31]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_30_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [30]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_30_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [30]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_29_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [29]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_29_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [29]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_28_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [28]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_28_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [28]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_27_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [27]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_27_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [27]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_26_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [26]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_26_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [26]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_25_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [25]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_25_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [25]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_24_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [24]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_24_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [24]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_23_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [23]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_23_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [23]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_22_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [22]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_22_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [22]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_21_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [21]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_21_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [21]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_20_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [20]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_20_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [20]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_19_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [19]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_19_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [19]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_18_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [18]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_18_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [18]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_17_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [17]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_17_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [17]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_16_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [16]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_16_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [16]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_15_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [15]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_15_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [15]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_14_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [14]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_14_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [14]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_13_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [13]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_13_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [13]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_12_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [12]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_12_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [12]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_11_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [11]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_11_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [11]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_10_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [10]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_10_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [10]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_9_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [9]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_9_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [9]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_8_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [8]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_8_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [8]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_7_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [7]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_7_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [7]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_6_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [6]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_6_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [6]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_5_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [5]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_5_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [5]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_4_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [4]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_4_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [4]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_3_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [3]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_3_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [3]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_2_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [2]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_2_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [2]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_1_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [1]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_1_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [1]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s29 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_0_s28  (
	.I0(\u_dm/u_s_debug_ram/qout_r_2 [0]),
	.I1(\u_dm/u_s_debug_ram/qout_r_3 [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_23 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s28 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_0_s29  (
	.I0(\u_dm/u_s_debug_ram/qout_r_4 [0]),
	.I1(\u_dm/u_s_debug_ram/qout_r_5 [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_24 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s29 .INIT=8'hCA;
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_31_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_31_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_30_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_30_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_29_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_29_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_28_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_28_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_27_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_27_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_26_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_26_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_25_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_25_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_24_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_24_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_23_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_23_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_22_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_22_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_21_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_21_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_20_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_20_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_19_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_19_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_18_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_18_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_17_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_17_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_16_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_16_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_15_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_15_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_14_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_14_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_13_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_13_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_12_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_12_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_11_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_11_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_10_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_10_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_9_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_9_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_8_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_8_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_7_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_7_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_6_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_6_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_5_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_5_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_4_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_4_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_3_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_3_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_2_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_2_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_1_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_1_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_0_s26  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_23 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_24 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_0_27 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_31_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_31_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_30_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_30_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_29_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_29_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_28_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_28_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_27_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_27_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_26_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_26_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_25_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_25_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_24_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_24_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_23_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_23_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_22_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_22_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_21_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_21_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_20_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_20_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_19_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_19_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_18_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_18_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_17_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_17_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_16_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_16_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_15_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_15_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_14_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_14_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_13_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_13_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_12_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_12_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_11_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_11_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_10_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_10_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_9_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_9_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_8_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_8_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_7_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_7_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_6_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_6_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_5_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_5_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_4_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_4_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_3_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_3_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_2_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_2_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_1_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_1_29 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_0_s27  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_33 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_37 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_0_29 )
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_31_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[31])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_30_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[30])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_29_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[29])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_28_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[28])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_27_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[27])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_26_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[26])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_25_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[25])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_24_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[24])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_23_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[23])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_22_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[22])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_21_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[21])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_20_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[20])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_19_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[19])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_18_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[18])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_17_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[17])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_16_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[16])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_15_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[15])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_14_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[14])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_13_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[13])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_12_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[12])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_11_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[11])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_10_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[10])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_9_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[9])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_8_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[8])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_7_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[7])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_6_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[6])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_5_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[5])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_4_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[4])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_3_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[3])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_2_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[2])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_1_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[1])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_0_s22  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_27 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_29 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[0])
);
LUT3 \u_dm/u_s_debug_ram/ram_wen_0_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [0])
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s0 .INIT=8'h10;
LUT3 \u_dm/u_s_debug_ram/ram_wen_1_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [1])
);
defparam \u_dm/u_s_debug_ram/ram_wen_1_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_2_s0  (
	.I0(\u_dm/ram_addr [0]),
	.I1(\u_dm/ram_addr [1]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [2])
);
defparam \u_dm/u_s_debug_ram/ram_wen_2_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_3_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [3])
);
defparam \u_dm/u_s_debug_ram/ram_wen_3_s0 .INIT=8'h80;
LUT3 \u_dm/u_s_debug_ram/ram_wen_4_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [4])
);
defparam \u_dm/u_s_debug_ram/ram_wen_4_s0 .INIT=8'h10;
LUT3 \u_dm/u_s_debug_ram/ram_wen_5_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [5])
);
defparam \u_dm/u_s_debug_ram/ram_wen_5_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_6_s0  (
	.I0(\u_dm/ram_addr [0]),
	.I1(\u_dm/ram_addr [1]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [6])
);
defparam \u_dm/u_s_debug_ram/ram_wen_6_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_dout_31_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [31]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_30_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [30]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_29_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [29]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_28_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [28]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_27_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [27]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_26_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [26]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_25_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [25]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_24_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [24]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_23_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [23]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_22_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [22]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_21_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [21]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_20_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [20]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_19_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [19]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_18_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [18]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_17_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [17]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_16_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [16]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_15_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [15]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_14_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [14]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_13_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [13]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_12_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [12]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_11_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [11]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_10_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [10]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_9_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [9]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_8_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [8]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_7_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [7]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_6_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [6]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_5_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [5]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_4_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [4]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_3_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [3]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_2_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [2]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_1_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [1]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s30 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_0_s30  (
	.I0(\u_dm/u_s_debug_ram/qout_r_7 [0]),
	.I1(\u_dm/u_s_debug_ram/qout_r_6 [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_33 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s30 .INIT=8'hAC;
LUT4 \u_dm/u_s_debug_ram/ram_wen_0_s2  (
	.I0(\u_dm/qout_r_6 [1]),
	.I1(\u_dm/qout_r_6 [0]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/ram_wen_0_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_5 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s2 .INIT=16'h004F;
LUT2 \u_dm/u_s_debug_ram/ram_wen_0_s3  (
	.I0(recv_buf_valid_9),
	.I1(vld_set_4),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_6 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s3 .INIT=4'h4;
LUT4 \u_dm/u_s_debug_ram/ram_dout_31_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [31]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_31_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_30_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [30]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_30_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_29_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [29]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_29_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_28_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [28]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_28_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_27_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [27]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_27_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_26_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [26]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_26_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_25_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [25]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_25_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_24_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [24]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_24_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_23_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [23]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_23_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_22_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [22]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_22_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_21_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [21]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_21_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_20_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [20]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_20_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_19_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [19]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_19_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_18_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [18]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_18_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_17_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [17]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_17_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_16_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [16]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_16_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_15_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [15]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_15_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_14_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [14]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_14_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_13_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [13]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_13_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_12_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [12]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_12_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_11_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [11]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_11_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_10_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [10]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_10_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_9_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [9]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_9_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_8_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [8]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_8_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_7_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [7]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_7_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_6_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [6]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_6_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_5_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [5]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_5_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_4_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [4]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_4_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_3_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [3]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_3_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_2_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [2]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_2_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_1_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [1]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_1_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_0_s31  (
	.I0(\u_dm/qout_r_6 [36]),
	.I1(mem_addr[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/qout_r_8 [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_37 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_0_s31 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_wen_4_s2  (
	.I0(\u_dm/u_s_debug_ram/ram_wen_0_5 ),
	.I1(\u_dm/qout_r_6 [38]),
	.I2(mem_addr[4]),
	.I3(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_4_6 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_4_s2 .INIT=16'h4450;
LUT4 \u_dm/u_s_debug_ram/ram_wen_0_s4  (
	.I0(\u_dm/qout_r_6 [38]),
	.I1(mem_addr[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/ram_wen_0_5 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_8 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s4 .INIT=16'h0053;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_2 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_3 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_4 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_5 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_6 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_7 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/qout_r_8 [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
LUT2 \u_dm/u_s_debug_csr/dpc_ena_s0  (
	.I0(wr_dpc_ena),
	.I1(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_ena )
);
defparam \u_dm/u_s_debug_csr/dpc_ena_s0 .INIT=4'hE;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_31_s0  (
	.I0(cmt_dpc[31]),
	.I1(reg_csr_set[31]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [31])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_31_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_30_s0  (
	.I0(cmt_dpc[30]),
	.I1(reg_csr_set[30]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [30])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_30_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_29_s0  (
	.I0(cmt_dpc[29]),
	.I1(reg_csr_set[29]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [29])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_29_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_28_s0  (
	.I0(cmt_dpc[28]),
	.I1(reg_csr_set[28]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [28])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_28_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_27_s0  (
	.I0(cmt_dpc[27]),
	.I1(reg_csr_set[27]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [27])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_27_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_26_s0  (
	.I0(cmt_dpc[26]),
	.I1(reg_csr_set[26]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [26])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_26_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_25_s0  (
	.I0(cmt_dpc[25]),
	.I1(reg_csr_set[25]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [25])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_25_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_24_s0  (
	.I0(cmt_dpc[24]),
	.I1(reg_csr_set[24]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [24])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_24_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_23_s0  (
	.I0(cmt_dpc[23]),
	.I1(reg_csr_set[23]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [23])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_23_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_22_s0  (
	.I0(cmt_dpc[22]),
	.I1(reg_csr_set[22]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [22])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_22_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_21_s0  (
	.I0(cmt_dpc[21]),
	.I1(reg_csr_set[21]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [21])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_21_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_20_s0  (
	.I0(cmt_dpc[20]),
	.I1(reg_csr_set[20]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [20])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_20_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_19_s0  (
	.I0(cmt_dpc[19]),
	.I1(reg_csr_set[19]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [19])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_19_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_18_s0  (
	.I0(cmt_dpc[18]),
	.I1(reg_csr_set[18]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [18])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_18_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_17_s0  (
	.I0(cmt_dpc[17]),
	.I1(reg_csr_set[17]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [17])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_17_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_16_s0  (
	.I0(cmt_dpc[16]),
	.I1(reg_csr_set[16]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [16])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_16_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_15_s0  (
	.I0(cmt_dpc[15]),
	.I1(reg_csr_set[15]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [15])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_15_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_14_s0  (
	.I0(cmt_dpc[14]),
	.I1(reg_csr_set[14]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [14])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_14_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_13_s0  (
	.I0(cmt_dpc[13]),
	.I1(reg_csr_set[13]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [13])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_13_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_12_s0  (
	.I0(cmt_dpc[12]),
	.I1(reg_csr_set[12]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [12])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_12_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_11_s0  (
	.I0(cmt_dpc[11]),
	.I1(reg_csr_set[11]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [11])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_11_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_10_s0  (
	.I0(cmt_dpc[10]),
	.I1(reg_csr_set[10]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [10])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_10_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_9_s0  (
	.I0(cmt_dpc[9]),
	.I1(reg_csr_set[9]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [9])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_9_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_8_s0  (
	.I0(cmt_dpc[8]),
	.I1(reg_csr_set[8]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [8])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_8_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_7_s0  (
	.I0(cmt_dpc[7]),
	.I1(reg_csr_set[7]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [7])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_7_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_6_s0  (
	.I0(cmt_dpc[6]),
	.I1(reg_csr_set[6]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [6])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_6_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_5_s0  (
	.I0(cmt_dpc[5]),
	.I1(reg_csr_set[5]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [5])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_5_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_4_s0  (
	.I0(cmt_dpc[4]),
	.I1(reg_csr_set[4]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [4])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_4_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_3_s0  (
	.I0(cmt_dpc[3]),
	.I1(reg_csr_set[3]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [3])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_3_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_2_s0  (
	.I0(cmt_dpc[2]),
	.I1(reg_csr_set[2]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [2])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_2_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_1_s0  (
	.I0(cmt_dpc[1]),
	.I1(reg_csr_set[1]),
	.I2(cmt_dpc_ena_buf),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [1])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_1_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dbg_mode_s1  (
	.I0(qout_r_134[0]),
	.I1(qout_r_134[1]),
	.I2(qout_r_134[2]),
	.F(dbg_mode)
);
defparam \u_dm/u_s_debug_csr/dbg_mode_s1 .INIT=8'hFE;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[30])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[29])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[28])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[27])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[26])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[25])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[24])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[23])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[22])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[21])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[20])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[19])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[18])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[17])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[16])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[15])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[14])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[13])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[12])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[11])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[10])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[9])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[8])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[7])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[6])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_5_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[5])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_4_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[4])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_3_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[3])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_2_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[2])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_1_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[1])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_31_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_132[31])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_31_s0 .INIT=1'b0;
INV \u_dm/u_s_debug_csr/dpc_dfflr/n6_s2  (
	.I(\u_dm/q ),
	.O(\u_dm/n6_6 )
);
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_30_s0  (
	.D(reg_csr_set[30]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[30])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_29_s0  (
	.D(reg_csr_set[29]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[29])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_28_s0  (
	.D(reg_csr_set[28]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[28])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_27_s0  (
	.D(reg_csr_set[27]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[27])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_26_s0  (
	.D(reg_csr_set[26]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[26])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_25_s0  (
	.D(reg_csr_set[25]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[25])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_24_s0  (
	.D(reg_csr_set[24]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[24])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_23_s0  (
	.D(reg_csr_set[23]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[23])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_22_s0  (
	.D(reg_csr_set[22]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[22])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_21_s0  (
	.D(reg_csr_set[21]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[21])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_20_s0  (
	.D(reg_csr_set[20]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[20])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_19_s0  (
	.D(reg_csr_set[19]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[19])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_18_s0  (
	.D(reg_csr_set[18]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[18])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_17_s0  (
	.D(reg_csr_set[17]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[17])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_16_s0  (
	.D(reg_csr_set[16]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[16])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_15_s0  (
	.D(reg_csr_set[15]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[15])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_14_s0  (
	.D(reg_csr_set[14]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[14])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_13_s0  (
	.D(reg_csr_set[13]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[13])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_12_s0  (
	.D(reg_csr_set[12]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[12])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_11_s0  (
	.D(reg_csr_set[11]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[11])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_10_s0  (
	.D(reg_csr_set[10]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[10])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_9_s0  (
	.D(reg_csr_set[9]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[9])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_8_s0  (
	.D(reg_csr_set[8]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[8])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_7_s0  (
	.D(reg_csr_set[7]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[7])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_6_s0  (
	.D(reg_csr_set[6]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[6])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_5_s0  (
	.D(reg_csr_set[5]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[5])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_4_s0  (
	.D(reg_csr_set[4]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[4])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_3_s0  (
	.D(reg_csr_set[3]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[3])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_2_s0  (
	.D(reg_csr_set[2]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[2])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_1_s0  (
	.D(reg_csr_set[1]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[1])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_0_s0  (
	.D(reg_csr_set[0]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[0])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_31_s0  (
	.D(reg_csr_set[31]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_133[31])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_1_s0  (
	.D(cmt_dcause[1]),
	.CLK(clk_in_d),
	.CE(cmt_dcause_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_134[1])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_0_s0  (
	.D(cmt_dcause[0]),
	.CLK(clk_in_d),
	.CE(cmt_dcause_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_134[0])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0  (
	.D(cmt_dcause[2]),
	.CLK(clk_in_d),
	.CE(cmt_dcause_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_134[2])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/halt_dfflr/qout_r_0_s0  (
	.D(reg_csr_set[3]),
	.CLK(clk_in_d),
	.CE(wr_dcsr_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_135[0])
);
defparam \u_dm/u_s_debug_csr/halt_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/step_dfflr/qout_r_0_s0  (
	.D(reg_csr_set[2]),
	.CLK(clk_in_d),
	.CE(wr_dcsr_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_136[0])
);
defparam \u_dm/u_s_debug_csr/step_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0  (
	.D(reg_csr_set[15]),
	.CLK(clk_in_d),
	.CE(wr_dcsr_ena),
	.CLEAR(\u_dm/n6_6 ),
	.Q(qout_r_137[0])
);
defparam \u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s0  (
	.I0(\u_dm/n334_4 ),
	.I1(vld_set_4),
	.I2(\u_dm/vld_set_5 ),
	.I3(\u_dm/qout_r_7 [0]),
	.F(\u_dm/vld_set )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s0 .INIT=16'h0700;
LUT3 \u_dm/u_dm2dtm_cdc_tx/nrdy_ena_s0  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/qout_r_2 [0]),
	.I1(\u_dm/u_dm2dtm_cdc_tx/qout_r_0 [0]),
	.I2(\u_dm/vld_set ),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_ena )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_ena_s0 .INIT=8'hF4;
LUT4 \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s0  (
	.I0(vld_set_4),
	.I1(\u_dm/n334_4 ),
	.I2(\u_dm/qout_r_7 [0]),
	.I3(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_4 ),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s0 .INIT=16'h70FF;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s1  (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(vld_set_6),
	.I3(wr_cleardebint_ena_9),
	.F(vld_set_4)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s1 .INIT=16'h8000;
LUT3 \u_dm/u_dm2dtm_cdc_tx/vld_set_s2  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/qout_r_0 [0]),
	.I1(\u_dm/u_dm2dtm_cdc_tx/qout_r_2 [0]),
	.I2(\u_dm/u_dm2dtm_cdc_tx/qout_r_1 [0]),
	.F(\u_dm/vld_set_5 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s2 .INIT=8'hD0;
LUT2 \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s1  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/qout_r_2 [0]),
	.I1(\u_dm/u_dm2dtm_cdc_tx/qout_r_0 [0]),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_4 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s1 .INIT=4'h4;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s3  (
	.I0(mem_addr[8]),
	.I1(mem_addr[9]),
	.I2(mem_addr[11]),
	.I3(mem_addr[10]),
	.F(vld_set_6)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s3 .INIT=16'h0100;
LUT3 \u_dm/u_dm2dtm_cdc_tx/vld_nxt_s2  (
	.I0(\u_dm/qout_r_5 [0]),
	.I1(\u_dm/vld_set ),
	.I2(\u_dm/u_dm2dtm_cdc_tx/qout_r_2 [0]),
	.F(\u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_nxt_s2 .INIT=8'hCE;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/n433_3 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [34])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/n364_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [33])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/n363_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [32])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/n362_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [31])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/n361_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [30])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/n360_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [29])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/n359_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [28])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/n358_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [27])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/n357_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [26])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/n356_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [25])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/n355_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [24])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/n354_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [23])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/n353_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [22])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/n352_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [21])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/n351_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [20])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/n350_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [19])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/n349_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [18])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/n348_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [17])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/n347_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [16])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/n346_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [15])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_resp_bits_data [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [14])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_resp_bits_data [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [13])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/n343_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [12])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/n342_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [11])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/n341_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [10])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/n340_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [9])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/n339_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [8])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_resp_bits_data [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [7])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/n337_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [6])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/n336_5 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [5])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/n403_3 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [4])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/n334_7 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [3])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_resp_bits_data [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [2])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/n434_3 ),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_4 [35])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/qout_r_2 [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/qout_r_0 [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt ),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_tx/nrdy_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/qout_r_1 [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_5 [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/qout_r_2 [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/qout_r_0 [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/qout_r_0 [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/qout_r_2 [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_dm2dtm_cdc_rx/i_rdy_set_s0  (
	.I0(\u_dm/qout_r_7 [0]),
	.I1(\u_dm/qout_r_8 [0]),
	.I2(\u_dm/u_dm2dtm_cdc_rx/qout_r_1 [0]),
	.F(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_set_s0 .INIT=8'h10;
LUT4 \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt_s1  (
	.I0(\u_dm/n334_4 ),
	.I1(vld_set_4),
	.I2(\u_dm/vld_set_5 ),
	.I3(\u_dm/qout_r_7 [0]),
	.F(\u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt_s1 .INIT=16'hF8FF;
LUT4 \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena_s1  (
	.I0(\u_dm/vld_set ),
	.I1(\u_dm/qout_r_7 [0]),
	.I2(\u_dm/qout_r_8 [0]),
	.I3(\u_dm/u_dm2dtm_cdc_rx/qout_r_1 [0]),
	.F(\u_dm/u_dm2dtm_cdc_rx/buf_vld_ena )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena_s1 .INIT=16'hABAA;
LUT4 \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_s2  (
	.I0(\u_dm/qout_r_8 [0]),
	.I1(\u_dm/u_dm2dtm_cdc_rx/qout_r_1 [0]),
	.I2(\u_dm/u_dm2dtm_cdc_rx/qout_r_0 [0]),
	.I3(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.F(\u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_s2 .INIT=16'hCF8A;
DFFC \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/qout_r_1 [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/qout_r_0 [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0  (
	.D(\u_dm/qout_r_0 [39]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [39])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0  (
	.D(\u_dm/qout_r_0 [38]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [38])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0  (
	.D(\u_dm/qout_r_0 [37]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [37])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0  (
	.D(\u_dm/qout_r_0 [36]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [36])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/qout_r_0 [35]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [35])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/qout_r_0 [34]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [34])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/qout_r_0 [33]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [33])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/qout_r_0 [32]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [32])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/qout_r_0 [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [31])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/qout_r_0 [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [30])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/qout_r_0 [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [29])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/qout_r_0 [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [28])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/qout_r_0 [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [27])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/qout_r_0 [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [26])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/qout_r_0 [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [25])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/qout_r_0 [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [24])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/qout_r_0 [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [23])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/qout_r_0 [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [22])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/qout_r_0 [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [21])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/qout_r_0 [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [20])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/qout_r_0 [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [19])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/qout_r_0 [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [18])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/qout_r_0 [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [17])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/qout_r_0 [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [16])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/qout_r_0 [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [15])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/qout_r_0 [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [14])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/qout_r_0 [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [13])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/qout_r_0 [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [12])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/qout_r_0 [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [11])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/qout_r_0 [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [10])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/qout_r_0 [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [9])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/qout_r_0 [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [8])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/qout_r_0 [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [7])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/qout_r_0 [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [6])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/qout_r_0 [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [5])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/qout_r_0 [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [4])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/qout_r_0 [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [3])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/qout_r_0 [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [2])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0  (
	.D(\u_dm/qout_r_0 [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [1])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0  (
	.D(\u_dm/qout_r_0 [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0  (
	.D(\u_dm/qout_r_0 [40]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_6 [40])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt ),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/buf_vld_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_7 [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_8 [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/qout_r_1 [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/qout_r_0 [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/qout_r_0 [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/qout_r_1 [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/dm_haltnot_dfflr/qout_r_0_s1  (
	.D(\u_dm/dm_haltnot_nxt_8 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/qout_r_9 [0])
);
defparam \u_dm/dm_haltnot_dfflr/qout_r_0_s1 .INIT=1'b0;
INV \u_dm/u_jtag_RstSync_3_1/io_sync_reset_s2  (
	.I(\u_dm/u_jtag_RstSync_3_1/q ),
	.O(\u_dm/io_sync_reset_6 )
);
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0  (
	.D(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/q_62 ),
	.CLK(jtag_TCK_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/q )
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0 .INIT=1'b0;
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0  (
	.D(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/q_63 ),
	.CLK(jtag_TCK_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/q_62 )
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0 .INIT=1'b0;
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0  (
	.D(VCC),
	.CLK(jtag_TCK_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/q_63 )
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(irq_reg_0[4]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(qout_r_138[0])
);
defparam \u_dm/u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_83 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/q )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_84 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_83 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_85 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_84 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_86 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_85 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_87 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_86 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_88 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_87 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_89 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_88 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_90 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_89 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_91 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_90 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_92 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_91 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_93 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_92 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_94 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_93 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_95 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_94 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_96 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_95 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_97 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_96 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_98 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_97 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_99 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_98 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_100 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_99 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_101 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_100 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/q_101 )
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0 .INIT=1'b0;
LUT4 \u_dualportspi/wb2ahb_0/n301_s1  (
	.I0(\u_dualportspi/arb_rxf_rd ),
	.I1(\u_dualportspi/ahb_cs_r [1]),
	.I2(\u_dualportspi/ahb_cs_r [0]),
	.I3(\u_dualportspi/n301_5 ),
	.F(n301_4)
);
defparam \u_dualportspi/wb2ahb_0/n301_s1 .INIT=16'hEB00;
LUT4 \u_dualportspi/wb2ahb_0/n301_s2  (
	.I0(wbm_adr_o[29]),
	.I1(wbm_adr_o[28]),
	.I2(\u_dualportspi/wb2ahb_0/n301_6 ),
	.I3(\u_dualportspi/wb2ahb_0/n301_7 ),
	.F(\u_dualportspi/n301_5 )
);
defparam \u_dualportspi/wb2ahb_0/n301_s2 .INIT=16'h4000;
LUT2 \u_dualportspi/wb2ahb_0/n301_s3  (
	.I0(wbm_adr_o[30]),
	.I1(wbm_adr_o[31]),
	.F(\u_dualportspi/wb2ahb_0/n301_6 )
);
defparam \u_dualportspi/wb2ahb_0/n301_s3 .INIT=4'h1;
LUT4 \u_dualportspi/wb2ahb_0/n301_s4  (
	.I0(wbm_adr_o[24]),
	.I1(wbm_adr_o[25]),
	.I2(wbm_adr_o[26]),
	.I3(wbm_adr_o[27]),
	.F(\u_dualportspi/wb2ahb_0/n301_7 )
);
defparam \u_dualportspi/wb2ahb_0/n301_s4 .INIT=16'h0001;
DFFS \u_dualportspi/wb2ahb_0/flag_s2  (
	.D(\u_dualportspi/wb2ahb_0/n74_7 ),
	.CLK(clk_in_d),
	.SET(n624_5),
	.Q(flag_6)
);
defparam \u_dualportspi/wb2ahb_0/flag_s2 .INIT=1'b1;
LUT4 \u_dualportspi/wb2ahb_0/n74_s3  (
	.I0(flag_6),
	.I1(wbm_we_o),
	.I2(wbm_stb_o),
	.I3(n301_4),
	.F(\u_dualportspi/wb2ahb_0/n74_7 )
);
defparam \u_dualportspi/wb2ahb_0/n74_s3 .INIT=16'h9AAA;
INV \u_dualportspi/spi_miso_pad/IO_s3  (
	.I(\u_dualportspi/spi_oe_r [1]),
	.O(IO_6)
);
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_20 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/ahb_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_6 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_30_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_9 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_30_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_29_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_29_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_28_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_6 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_28_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_27_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_11 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_27_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_26_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_26_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_25_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_25_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_24_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_6 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_24_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_23_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_23_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_22_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_22_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_21_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_21_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_20_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_20_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_19_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_19_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_18_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_18_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_17_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_17_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_16_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_16_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_15_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_15_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_14_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_14_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_13_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_13_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_12_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_12_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_11_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_11_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_10_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_10_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_9_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_9_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_4 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_6 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_addr_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s4  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_13 ),
	.CLK(clk_in_d),
	.CE(VCC),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_1_s4 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_s2  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_13 ),
	.CLK(clk_in_d),
	.CE(VCC),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_cs_r_0_s2 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_1_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_21 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/ahb_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_cs_r_1_s3 .INIT=1'b0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [24]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [25]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s1 .INIT=16'h0708;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s1  (
	.I0(wbm_adr_o[23]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [23]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s1  (
	.I0(wbm_adr_o[22]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [22]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s1  (
	.I0(wbm_adr_o[21]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s1  (
	.I0(wbm_adr_o[20]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [20]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s1  (
	.I0(wbm_adr_o[19]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [19]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s1  (
	.I0(wbm_adr_o[18]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [18]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s1  (
	.I0(wbm_adr_o[17]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [17]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s1  (
	.I0(wbm_adr_o[16]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [16]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s1  (
	.I0(wbm_adr_o[15]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [15]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s1  (
	.I0(wbm_adr_o[14]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [14]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s1  (
	.I0(wbm_adr_o[13]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [13]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s1  (
	.I0(wbm_adr_o[12]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [12]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s1  (
	.I0(wbm_adr_o[11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [11]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s1  (
	.I0(wbm_adr_o[10]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [10]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s1  (
	.I0(wbm_adr_o[9]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [9]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s1  (
	.I0(wbm_adr_o[8]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s1  (
	.I0(wbm_adr_o[7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s1  (
	.I0(wbm_adr_o[6]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s1  (
	.I0(wbm_adr_o[5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [5]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s1  (
	.I0(wbm_adr_o[4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s1 .INIT=16'hAA3C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.I3(wbm_adr_o[3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n533_s1 .INIT=16'hF606;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s13  (
	.I0(\u_dualportspi/arb_rxf_rd ),
	.I1(\u_dualportspi/ahb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_22 ),
	.I3(\u_dualportspi/ahb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s13 .INIT=16'hBBB0;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s3 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s9  (
	.I0(\u_dualportspi/arb_rxf_rd ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s9 .INIT=8'h0E;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_14 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s9 .INIT=8'h7C;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [28]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n508_s2 .INIT=16'h0708;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [31]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s2 .INIT=16'h0708;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I1(\u_dualportspi/arb_rxf_rd ),
	.I2(\u_dualportspi/ahb_cs_r [0]),
	.I3(\u_dualportspi/ahb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_0_s12 .INIT=16'h03BA;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [24]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [25]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [26]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s3 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [24]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [25]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [22]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [23]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [22]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n513_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n514_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [18]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [19]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [20]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n515_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [18]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n516_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [18]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n517_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [15]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [16]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [17]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n518_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [15]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [16]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n519_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [15]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n520_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [12]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [13]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [14]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n521_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [12]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [13]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n522_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [12]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n523_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [9]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [10]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [11]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n524_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [9]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [10]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n525_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n526_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [6]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [7]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n527_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [6]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [7]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n528_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n529_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [4]),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [5]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n530_s2 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [3]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n531_s2 .INIT=8'h80;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n532_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s14  (
	.I0(n624_5),
	.I1(wbm_we_o),
	.I2(wbm_stb_o),
	.I3(\u_dualportspi/n301_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/ahb_ns_1_s14 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s4  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I2(\u_dualportspi/arb_rxf_rd ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s4 .INIT=16'h0007;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s5  (
	.I0(wbm_we_o),
	.I1(n624_5),
	.I2(wbm_stb_o),
	.I3(n301_4),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s5 .INIT=16'h1000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s6  (
	.I0(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_122 ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r_123 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_s6 .INIT=16'h6000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/b_signal_120 ),
	.I3(\u_dualportspi/u_atcspi/n72_3 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s10 .INIT=16'h4DDD;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_16 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s10 .INIT=16'hBF00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [28]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s3 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [28]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [29]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [28]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [29]),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [30]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n505_s3 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s11  (
	.I0(\u_dualportspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/ahb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_1_s11 .INIT=16'h0FFB;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s11  (
	.I0(wbm_adr_o[6]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_19 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [6]),
	.I3(\u_dualportspi/n301_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s11 .INIT=16'hDEF3;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_20 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_21 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s12 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s13  (
	.I0(wbm_adr_o[3]),
	.I1(\u_dualportspi/n301_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_22 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s13 .INIT=16'h0807;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s14  (
	.I0(\u_dualportspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/ahb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s14 .INIT=16'hF400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s15  (
	.I0(wbm_we_o),
	.I1(wbm_adr_o[10]),
	.I2(\u_dualportspi/n301_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [10]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s15 .INIT=16'hB0EF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s16  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [4]),
	.I1(wbm_adr_o[4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_23 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_24 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s16 .INIT=16'h0900;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s17  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_25 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_26 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_27 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_28 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_21 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s17 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s18  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [7]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [11]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_29 ),
	.I3(\u_dualportspi/n301_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s18 .INIT=16'h0FEE;
LUT2 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s19  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [13]),
	.I1(wbm_adr_o[13]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_23 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s19 .INIT=4'h6;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s20  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [5]),
	.I1(wbm_adr_o[5]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [16]),
	.I3(wbm_adr_o[16]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_24 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s20 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s21  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_30 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_31 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_32 ),
	.I3(\u_dualportspi/n301_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_25 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s21 .INIT=16'h770F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s22  (
	.I0(wbm_adr_o[23]),
	.I1(\u_dualportspi/n301_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [23]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_33 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_26 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s22 .INIT=16'h8700;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s23  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I1(wbm_adr_o[2]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [12]),
	.I3(wbm_adr_o[12]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_27 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s23 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s24  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_34 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_35 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_36 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_37 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_28 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s24 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s25  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [7]),
	.I1(wbm_adr_o[7]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [11]),
	.I3(wbm_adr_o[11]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_29 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s25 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s26  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [17]),
	.I1(wbm_adr_o[17]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [20]),
	.I3(wbm_adr_o[20]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_30 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s26 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s27  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I1(wbm_adr_o[21]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [22]),
	.I3(wbm_adr_o[22]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_31 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s27 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s28  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [17]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [20]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [22]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_32 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s28 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s29  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [18]),
	.I1(wbm_adr_o[18]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [19]),
	.I3(wbm_adr_o[19]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_33 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s29 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s30  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [28]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [29]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [30]),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [31]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_34 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s30 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s31  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [24]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [25]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [26]),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_35 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s31 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s32  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [14]),
	.I1(wbm_adr_o[14]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [15]),
	.I3(wbm_adr_o[15]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_36 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s32 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s33  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [8]),
	.I1(wbm_adr_o[8]),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [9]),
	.I3(wbm_adr_o[9]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_37 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_s33 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s5  (
	.I0(\u_dualportspi/ahb_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_ns_0_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s5 .INIT=16'hFD01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_7 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [30]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n506_s4 .INIT=16'h0770;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_7 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [29]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n507_s4 .INIT=16'h0770;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_s2  (
	.I0(wbm_adr_o[2]),
	.I1(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n534_s2 .INIT=16'hA333;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [24]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n511_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n512_s2 .INIT=16'h0770;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_addr_r [26]),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n510_s3 .INIT=16'h0770;
LUT4 \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I2(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ahbif_ctrl/n509_s6 .INIT=16'h0770;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [1]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/arb_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/arb_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_req_sysclk_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/arb_req_sysclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_req_sysclk_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [2]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/arb_cs_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_cs_r_2_s0 .INIT=1'b0;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/n72_s0  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/n72_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n72_s0 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_11 ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_12 ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s6 .INIT=16'h0F88;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_1_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_11 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_1_s6 .INIT=16'hFA30;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_11 ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_s6 .INIT=16'hFA30;
LUT3 \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/n92_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n92_s1 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_s1  (
	.I0(\u_dualportspi/ahb_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/empty_119 ),
	.I2(\u_dualportspi/ahb_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/arb_rxf_rd_8 ),
	.F(\u_dualportspi/arb_rxf_rd )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_s1 .INIT=16'h1000;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/b_signal_120 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s7 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s8  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_13 ),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s8 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_13 ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.I2(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_0_s7 .INIT=16'hAA3C;
LUT2 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s9  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_ns_2_s9 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/arb_rxf_rd_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/arb_rxf_rd_s3 .INIT=16'h0400;
LUT4 \u_dualportspi/u_atcspi/u_spi_arbiter/n223_s1  (
	.I0(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.I1(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r ),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/n223_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_arbiter/n223_s1 .INIT=16'h0600;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_3_s0  (
	.D(\u_dualportspi/u_atcspi/ctrl_ns [3]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_3_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [1]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/ctrl_cs_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_cs_r_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/arb_busy_sclk_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n314_3 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/arb_busy_sclk )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_busy_sclk_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r_0_s0 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n357_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n360_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n362_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n441_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n442_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_3 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n508_3 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_8 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_9 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n550_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n551_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n690_6 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_11 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/tx_ready )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_30_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_30_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_29_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_29_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_28_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_28_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_27_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_27_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_26_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_26_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_25_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_25_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_24_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_24_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_23_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_23_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_22_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_22_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_21_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_21_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_20_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_20_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_19_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_19_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_18_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_18_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_17_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_17_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_16_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_16_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_15_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_15_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_14_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_14_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_13_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_13_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_12_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_12_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_11_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_11_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_10_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_10_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_9_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_9_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1036_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [31])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_30_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1037_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [30])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_30_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_29_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1038_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [29])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_29_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_28_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1039_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [28])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_28_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1040_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [27])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_26_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1041_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [26])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_26_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_25_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1042_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [25])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_25_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_24_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1043_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [24])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_24_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1044_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [23])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_22_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1045_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [22])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_22_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_21_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1046_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [21])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_21_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_20_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1047_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [20])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_20_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1048_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [19])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_18_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1049_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [18])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_18_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_17_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1050_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [17])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_17_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_16_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1051_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [16])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_16_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1052_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [15])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_14_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1053_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [14])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_14_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_13_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1054_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [13])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_13_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_12_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1055_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [12])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_12_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1056_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [11])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_10_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1057_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [10])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_10_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_9_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1058_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [9])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_9_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_8_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1059_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [8])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_8_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1060_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [7])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_6_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1061_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [6])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_6_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_5_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1062_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [5])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_5_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1063_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [4])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_4_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n1262_8 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_18 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rx_shift_reg_full_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s1  (
	.D(\u_dualportspi/u_atcspi/b_signal ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/arb_req_invalid )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s1 .INIT=1'b0;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s17  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [4]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s16  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [12]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [8]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s19  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [20]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [16]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s18  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [28]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [24]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s17  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [5]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s16  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [13]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [9]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s19  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [21]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [17]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s18  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [29]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [25]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s17  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [6]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s16  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [14]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [10]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s19  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [22]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [18]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s18  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [30]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [26]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s17  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [7]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s17 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s16  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [15]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [11]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s16 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s19  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [23]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [19]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s19 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s18  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_r [31]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_r [27]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s18 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s110  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_69 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s110 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s109  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [7]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_70 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s109 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s112  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [9]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [8]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_71 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s112 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s111  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [11]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [10]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_72 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s111 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s114  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [13]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [12]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_73 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s114 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s113  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [15]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [14]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_74 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s113 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s116  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [17]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [16]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_75 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s116 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s115  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [19]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [18]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_76 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s115 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s118  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [21]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [20]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_77 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s118 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s117  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [23]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [22]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_78 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s117 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s120  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [25]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [24]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_79 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s120 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s119  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [27]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [26]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_80 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s119 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s122  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [29]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [28]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_81 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s122 .INIT=8'hCA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s121  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [31]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [30]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_82 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s121 .INIT=8'hCA;
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_10 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_12 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_10 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_12 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_10 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_12 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_10 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_15 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s15  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_12 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_17 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s78  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_70 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_69 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_84 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s104  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_72 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_71 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_86 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s103  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_74 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_73 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_88 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s106  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_76 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_75 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_90 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s105  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_78 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_77 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_92 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s108  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_80 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_79 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_94 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s107  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_82 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_81 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_96 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1006_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1010_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1014_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/n1018_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_15 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_17 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_19 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s85  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_88 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_86 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_98 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s102  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_92 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_90 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_100 )
);
MUX2_LUT6 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s101  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_96 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_94 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_102 )
);
MUX2_LUT7 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s88  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_102 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_100 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/n943_12 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_104 )
);
MUX2_LUT5 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s92  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_114 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_110 ),
	.S0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_116 ),
	.O(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_108 )
);
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n314_6 ),
	.I3(\u_dualportspi/u_atcspi/arb_trans_end_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n314_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s0 .INIT=16'hEFFF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_5 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s0 .INIT=16'h0F11;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n508_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n508_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_4 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n508_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n508_s0 .INIT=16'h0F22;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_s0  (
	.I0(\u_dualportspi/u_atcspi/empty ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_5 ),
	.F(\u_dualportspi/u_atcspi/txf_rd )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_s0 .INIT=16'h1000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_s0  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.F(\u_dualportspi/u_atcspi/rxf_wr )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rxf_wr_s0 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s3  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s3 .INIT=8'h1F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s3 .INIT=16'hE0FF;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s3  (
	.I0(\u_dualportspi/u_atcspi/txf_rd ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r_31_s3 .INIT=4'hB;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s3  (
	.I0(\u_dualportspi/u_atcspi/arb_trans_end_sclk_4 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_ns [3]),
	.I2(\u_dualportspi/u_atcspi/arb_trans_end_sclk_5 ),
	.I3(\u_dualportspi/u_atcspi/b_signal ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_req_invalid_s3 .INIT=16'h10FF;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s124  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_110 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s124 .INIT=8'hCA;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s94  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_121 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_104 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_118 ),
	.F(\u_dualportspi/u_atcspi/sngl_txdata [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s94 .INIT=16'hCAAC;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1063_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1063_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1063_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1062_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1062_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1062_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1061_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1061_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1061_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1060_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1060_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1060_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1059_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1059_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1059_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1058_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1058_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1058_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1057_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1057_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1057_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1056_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1056_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1056_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1055_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1055_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1055_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1054_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1054_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1054_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1053_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1053_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1053_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1052_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1052_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1052_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1051_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1051_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1051_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1050_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1050_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1050_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1049_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1049_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1049_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1048_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1048_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1048_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1047_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1047_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1047_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1046_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1046_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1046_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1045_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1045_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1045_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1044_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1044_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1044_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1043_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1043_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1043_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1042_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1042_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1042_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1041_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1041_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1041_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1040_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1040_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1040_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1039_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1039_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1039_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1038_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1038_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1038_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1037_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1037_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1037_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n1036_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1036_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1036_s1 .INIT=4'h2;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n690_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_16 ),
	.I1(\u_dualportspi/u_atcspi/txf_rd ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n690_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n690_s2 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n551_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n551_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n551_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n550_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n550_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n550_s1 .INIT=16'h7800;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n443_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n443_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n443_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n442_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n442_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n442_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n441_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n441_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n441_s1 .INIT=16'h7800;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s1 .INIT=16'h2C00;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s1 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n362_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n362_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n362_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n360_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n360_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n360_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n360_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n357_s1  (
	.I0(\u_dualportspi/u_atcspi/arb_trans_end_sclk_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n357_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n357_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n357_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s1 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n477_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_16 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n477_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n477_s1 .INIT=16'h4114;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n476_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_16 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n476_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n476_s1 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s1 .INIT=16'h0B00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_7 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s1 .INIT=8'hD0;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.F(\u_dualportspi/u_atcspi/ctrl_ns [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s1 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_12 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s4 .INIT=16'h827D;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n943_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n943_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n943_s5 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n991_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n991_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n991_s5 .INIT=4'h6;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s123  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_84 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_mux_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_114 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s123 .INIT=8'hCA;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s96  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_116 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s96 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_s1  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/arb_trans_end_sclk_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_s1 .INIT=16'h0001;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.F(\u_dualportspi/u_atcspi/arb_trans_end_sclk_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_trans_end_sclk_s2 .INIT=8'h01;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_s1  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [3]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_s1 .INIT=16'h9009;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_6 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.F(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/arb_addr_latched_sclk_s2 .INIT=16'h4000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s1 .INIT=8'h70;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s2 .INIT=16'h1E87;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s3 .INIT=4'h6;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_9 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s4 .INIT=16'h8200;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_9 ),
	.I1(\u_dualportspi/u_atcspi/tx_ready ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_s1 .INIT=16'hB00B;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_s2 .INIT=8'h0E;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s4  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s4 .INIT=16'hA8FE;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s4  (
	.I0(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r_1_s4 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s4 .INIT=16'hFCA9;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s4 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s98  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_119 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_118 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s98 .INIT=16'h6100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_in_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1006_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1067_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1067_s2 .INIT=16'h5333;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_in_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1010_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1066_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1066_s2 .INIT=16'h3533;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_in_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1014_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1065_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1065_s2 .INIT=16'h3533;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_in_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n1018_19 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1064_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1064_s2 .INIT=16'h3335;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s2 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s2  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s2 .INIT=16'h7F00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s3 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n439_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n439_s2 .INIT=16'h8A7F;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_7 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s2 .INIT=8'h01;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n361_s2 .INIT=4'h8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n361_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n358_s2 .INIT=16'h8000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/n357_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n357_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n357_s2 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n356_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n356_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n358_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n355_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n355_s2 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_9 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_20 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s2 .INIT=16'h00F8;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_22 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_119 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s3 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s4 .INIT=16'h4F00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_9 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 ),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s2 .INIT=16'h00EF;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s3 .INIT=16'h0700;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_119 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s4 .INIT=16'h8F00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_7 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s2 .INIT=8'hE0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s2 .INIT=16'hCF5D;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s6  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s6 .INIT=16'hD3FD;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/txf_rd_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s5 .INIT=16'h00EF;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_6 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s6 .INIT=8'h1E;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s5  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s5 .INIT=8'hE3;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s6 .INIT=16'h4000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s99  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_119 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s99 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s4 .INIT=16'h8100;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s5  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/b_signal_121 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s5 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s6 .INIT=16'hD700;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s3  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_8 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n363_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n363_s3 .INIT=16'h8EEE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s5 .INIT=16'h0008;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s8 .INIT=8'h08;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s9  (
	.I0(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_17 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s9 .INIT=8'h70;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s10 .INIT=8'h40;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s11  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s11 .INIT=4'h1;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_18 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s12 .INIT=16'h007F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_13 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s5 .INIT=16'h0E00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s6 .INIT=16'hBF00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s7  (
	.I0(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s7 .INIT=16'hBF00;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s8 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_19 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s9 .INIT=16'hACCC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s10  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 ),
	.I2(\u_dualportspi/u_atcspi/b_signal_121 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s10 .INIT=16'h330B;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_9 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s3 .INIT=16'h007F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_12 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_15 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s4 .INIT=16'h007F;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_17 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s3 .INIT=16'hC0CE;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_mask_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s7 .INIT=16'h7077;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [4]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s7 .INIT=16'h0100;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s13  (
	.I0(\u_dualportspi/u_atcspi/period_cnt_r_0_9 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s13 .INIT=8'h70;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s14  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s14 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s11  (
	.I0(\u_dualportspi/u_atcspi/b_signal_121 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_8 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ),
	.I3(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s11 .INIT=16'h4000;
LUT2 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s13  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s13 .INIT=4'h8;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s5  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s5 .INIT=8'h06;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s7  (
	.I0(\u_dualportspi/u_atcspi/arb_trans_end_sclk_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_17 ),
	.I2(\u_dualportspi/u_atcspi/n72_3 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s7 .INIT=16'h0ECC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [6]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [7]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [8]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n440_s8 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s8  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n507_s8 .INIT=16'h0006;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_6 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ),
	.I3(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n548_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n548_s3 .INIT=16'h0E00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ),
	.I3(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n549_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n549_s4 .INIT=16'h0600;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_7 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_s6 .INIT=16'h0800;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n359_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n359_s3 .INIT=16'h8000;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/n360_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n360_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n360_s3 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s7  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n990_s7 .INIT=16'h0D00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s8  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_7 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_8 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s8 .INIT=16'h0155;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s4  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n507_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r_4_s4 .INIT=16'h20FF;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s15  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I2(\u_dualportspi/u_atcspi/b_signal ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_20 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s15 .INIT=8'h20;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s8  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/b_signal ),
	.I2(\u_dualportspi/u_atcspi/b_signal_121 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s8 .INIT=8'hB0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ),
	.I1(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I3(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s6 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s6  (
	.I0(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.I1(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_10 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s6 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s9  (
	.I0(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.I1(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s9 .INIT=16'h8000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n508_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd ),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I3(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n508_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n508_s2 .INIT=16'h9666;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s5 .INIT=16'h2800;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s5 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s5 .INIT=16'h9000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s7 .INIT=16'h4100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s5 .INIT=16'h2800;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s5 .INIT=16'h1400;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s5 .INIT=16'h9000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_12 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s7 .INIT=16'h4100;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.I1(\u_dualportspi/u_atcspi/full ),
	.I2(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_s10 .INIT=16'hFFBA;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s6  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_3_s6 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s6  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_7_s6 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s6  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_11_s6 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s8  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_15_s8 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s6  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_19_s6 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s6  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_23_s6 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s6  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_13 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_27_s6 .INIT=8'hF4;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s8  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_r_31_s8 .INIT=8'hF4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s6  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I3(\u_dualportspi/u_atcspi/b_signal ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_s6 .INIT=16'h0B00;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_2_s9 .INIT=16'h4500;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_10 ),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_1_s14 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s16  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_22 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_s16 .INIT=16'hF044;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [24]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n847_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n847_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [25]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n846_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n846_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [26]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n845_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n845_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [27]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n844_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n844_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [28]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n843_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n843_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [29]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n842_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n842_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [30]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n841_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n841_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [31]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n840_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n840_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [16]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n855_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n855_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [17]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n854_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n854_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [18]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n853_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n853_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [19]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n852_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n852_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [20]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n851_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n851_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [21]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n850_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n850_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [22]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n849_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n849_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [23]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n848_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n848_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [8]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n863_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n863_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [9]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n862_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n862_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [10]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n861_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n861_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [11]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n860_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n860_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [12]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n859_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n859_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [13]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n858_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n858_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [14]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n857_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n857_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [15]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n856_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n856_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s2  (
	.I0(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [3]),
	.I3(\u_dualportspi/u_atcspi/arb_trans_end_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n870_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n870_s2 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [2]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n869_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n869_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [3]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n868_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n868_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [4]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n867_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n867_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [5]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n866_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n866_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [6]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n865_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n865_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_addr_r [7]),
	.I1(\u_dualportspi/u_atcspi/arb_cs_r [2]),
	.I2(\u_dualportspi/u_atcspi/arb_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n864_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n864_s2 .INIT=16'h2000;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s100  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_108 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_98 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/n990_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_121 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/sngl_txdata_0_s100 .INIT=16'hCAAC;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/n440_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/data_cnt_r_8_12 ),
	.I2(\u_dualportspi/u_atcspi/txf_rd ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/tx_ready_s5 .INIT=16'hFFF4;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_3_6 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/ctrl_ns_0_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n314_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n314_s2 .INIT=16'h5554;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n1262_s3  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/b_signal ),
	.I2(\u_dualportspi/u_atcspi/b_signal_121 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_shift_reg_full_r_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n1262_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n1262_s3 .INIT=16'h4F00;
DFFC \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_0_s3  (
	.D(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_8 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_0_s3 .INIT=1'b0;
LUT4 \u_dualportspi/u_atcspi/u_spi_ctrl/n552_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.I2(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I3(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/n552_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/n552_s3 .INIT=16'h4888;
LUT3 \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s7  (
	.I0(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.I1(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r ),
	.I2(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_ctrl/rx_bit_cnt_r_4_s7 .INIT=8'hD5;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [1]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r_0 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/spi_ns [0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r_0 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_0_s0 .INIT=1'b0;
DFFPE \u_dualportspi/u_atcspi/u_spi_spiif/spi_out_r_0_s0  (
	.D(\u_dualportspi/u_atcspi/sngl_txdata [0]),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/spi_txdata_rd ),
	.PRESET(n624_5),
	.Q(spi_out_r[0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_out_r_0_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFPE \u_dualportspi/u_atcspi/u_spi_spiif/spi_oe_r_1_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/spi_txdata_rd ),
	.PRESET(n624_5),
	.Q(\u_dualportspi/spi_oe_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_oe_r_1_s0 .INIT=1'b1;
DFF \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r_1_s0  (
	.D(io_spi_miso_126),
	.CLK(io_spi_clk_124),
	.Q(\u_dualportspi/u_atcspi/spi_in_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_in_r_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [2]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/spi_cs_r_0 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_cs_r_2_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_spiif/master_cs_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n284_5 ),
	.CLK(clk_in_d),
	.PRESET(n624_5),
	.Q(master_cs_r)
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_cs_r_s0 .INIT=1'b1;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n137_6 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/period_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n203_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_12 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_2_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n204_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_12 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_1_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n205_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_12 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_0_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n206_7 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_12 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n270_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/n262_3 ),
	.CLEAR(n624_5),
	.Q(master_sclk_r)
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_sclk_r_s1 .INIT=1'b0;
DFFCE \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s1  (
	.D(\u_dualportspi/u_atcspi/u_spi_spiif/n299_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/master_rxdata_wr_lvl_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s1 .INIT=1'b0;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n262_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/n262_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n262_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n262_s0 .INIT=8'h6F;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_s0  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I1(\u_dualportspi/u_atcspi/spi_txdata_rd_5 ),
	.I2(\u_dualportspi/u_atcspi/spi_ns [0]),
	.F(\u_dualportspi/u_atcspi/spi_txdata_rd )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_s0 .INIT=8'h20;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s8  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_ns_2_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 ),
	.I3(\u_dualportspi/u_atcspi/spi_ns_2_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s8 .INIT=16'h00B2;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s8  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 ),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s8 .INIT=16'h0FEE;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_15 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 ),
	.F(\u_dualportspi/u_atcspi/spi_ns [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s9 .INIT=8'hF4;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/period_cnt_r_0_9 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_10 ),
	.I3(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s3 .INIT=16'h07FF;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s3  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I3(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/master_rxdata_wr_lvl_r_s3 .INIT=16'hFF01;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n137_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I3(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n137_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n137_s2 .INIT=16'h00FE;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n299_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n299_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n299_s1 .INIT=8'h10;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n205_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n205_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n205_s1 .INIT=8'h60;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n204_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n204_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n204_s1 .INIT=16'h7800;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n203_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/n203_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n203_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n203_s1 .INIT=8'h60;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n270_s1  (
	.I0(\u_dualportspi/u_atcspi/spi_ns [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n270_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n270_s1 .INIT=8'h10;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n262_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_15 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/n262_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n262_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n262_s1 .INIT=16'hC700;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_s1  (
	.I0(\u_dualportspi/u_atcspi/period_cnt_r_0_9 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_10 ),
	.I3(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/spi_txdata_rd_4 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_s1 .INIT=16'h0700;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_s2  (
	.I0(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.F(\u_dualportspi/u_atcspi/spi_txdata_rd_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_txdata_rd_s2 .INIT=8'hC7;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s9  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_17 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I3(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/spi_ns_2_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s9 .INIT=16'h033E;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s10  (
	.I0(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s10 .INIT=16'h0ECC;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 ),
	.F(\u_dualportspi/u_atcspi/spi_ns_2_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s11 .INIT=16'h1000;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s9  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_16 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s9 .INIT=8'h40;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s10  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_ns_2_14 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s10 .INIT=16'hF0BB;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s10  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I1(\u_dualportspi/u_atcspi/spi_ns_2_14 ),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_15 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s10 .INIT=16'h001F;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s11  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_14 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_18 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s11 .INIT=16'h0230;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_11 ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.I3(\u_dualportspi/u_atcspi/full ),
	.F(\u_dualportspi/u_atcspi/period_cnt_r_0_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s4 .INIT=16'h4000;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s5  (
	.I0(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_16 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s5 .INIT=16'h1400;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s4  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_9 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s4 .INIT=8'h01;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/n203_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n203_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n203_s2 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n262_s2  (
	.I0(\u_dualportspi/u_atcspi/spi_ns_2_16 ),
	.I1(\u_dualportspi/u_atcspi/spi_ns_2_14 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_15 ),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n262_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n262_s2 .INIT=16'h51CF;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s12  (
	.I0(\u_dualportspi/u_atcspi/arb_req_invalid ),
	.I1(\u_dualportspi/u_atcspi/b_signal ),
	.F(\u_dualportspi/u_atcspi/spi_ns_2_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s12 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s13  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s13 .INIT=8'h3A;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s14  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.I3(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_s14 .INIT=16'hFE00;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s11  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_19 ),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [1]),
	.I2(\u_dualportspi/u_atcspi/ctrl_cs_r [3]),
	.I3(\u_dualportspi/u_atcspi/tx_ready ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_16 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s11 .INIT=16'h0002;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s12  (
	.I0(\u_dualportspi/u_atcspi/period_cnt_r_0_9 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s12 .INIT=8'h40;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s13 .INIT=8'hD0;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s12  (
	.I0(\u_dualportspi/u_atcspi/full ),
	.I1(\u_dualportspi/u_atcspi/rx_shift_reg_full_r ),
	.I2(\u_dualportspi/u_atcspi/rx_bit_cnt_r_4_9 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_17 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s12 .INIT=8'h80;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s13  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_16 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/period_cnt_r [0]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_18 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_s13 .INIT=16'hD033;
LUT3 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s6  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_12 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_11 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s6 .INIT=8'hD3;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s5  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_2_19 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [1]),
	.I2(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I3(\u_dualportspi/u_atcspi/spi_cs_r_0 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s5 .INIT=16'hF2CF;
LUT2 \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s14  (
	.I0(\u_dualportspi/u_atcspi/ctrl_cs_r [0]),
	.I1(\u_dualportspi/u_atcspi/ctrl_cs_r [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_19 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_s14 .INIT=4'h6;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s7  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [3]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/period_cnt_r_0_s7 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n206_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n206_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n206_s2 .INIT=16'h0001;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s6  (
	.I0(\u_dualportspi/u_atcspi/spi_txdata_rd_4 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_10 ),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_17 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_1_14 ),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_12 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/clock_cnt_r_3_s6 .INIT=16'hFFFE;
LUT4 \u_dualportspi/u_atcspi/u_spi_spiif/n284_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_15 ),
	.I1(\u_dualportspi/u_atcspi/spi_cs_r_0 [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0_16 ),
	.I3(\u_dualportspi/u_atcspi/u_spi_spiif/spi_ns_0 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_spiif/n284_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_spiif/n284_s1 .INIT=16'h000B;
DFFCE \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s1  (
	.D(\u_dualportspi/u_atcspi/n223_5 ),
	.CLK(clk_in_d),
	.CE(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_8 ),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/rxf_clr_level )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s1 .INIT=1'b0;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal_114 ),
	.I1(\u_dualportspi/u_atcspi/n223_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_8 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_level_s3 .INIT=4'hE;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [1]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [0]),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/empty_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n331_3 ),
	.CLK(clk_in_d),
	.PRESET(n624_5),
	.Q(\u_dualportspi/u_atcspi/empty )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/empty_s0 .INIT=1'b1;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/txf_rd ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s .ALU_MODE=0;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/rd_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0 .INIT=4'h6;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n331_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n331_3 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/n331_s0 .INIT=8'h01;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_txfifo/bin_rd_ptr_0_s1 .INIT=8'h96;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal_114 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/full_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/full )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/full_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_2_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_1_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_0_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_0_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_2_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_5 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_2_s0 .INIT=1'b0;
DFFP \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/empty_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_5 ),
	.CLK(clk_in_d),
	.PRESET(n624_5),
	.Q(\u_dualportspi/u_atcspi/empty_119 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/empty_s0 .INIT=1'b1;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [27:24]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[3:0]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [31:28]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[7:4]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [19:16]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[11:8]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [23:20]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[15:12]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [11:8]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[19:16]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [15:12]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[23:20]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [3:0]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[27:24]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s  (
	.CLK(clk_in_d),
	.WRE(\u_dualportspi/u_atcspi/rxf_wr ),
	.DI({\u_dualportspi/u_atcspi/rx_shift_reg_r [7:4]}),
	.WAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]}),
	.RAD({GND, GND, \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1], \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]}),
	.DO({rd_data[31:28]}));
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_0=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_1=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_2=16'h0000;
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_3=16'h0000;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/rxf_wr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr_2_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_s  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr [0]),
	.I1(\u_dualportspi/arb_rxf_rd ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_0_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_s .ALU_MODE=0;
ALU \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_s  (
	.I0(GND),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I3(GND),
	.CIN(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_1_0_COUT ),
	.COUT(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_0_COUT ),
	.SUM(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_2_s .ALU_MODE=0;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/wr_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index_1_s0  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index [1])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/rd_index_1_s0 .INIT=4'h6;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n318_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n317_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n316_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n315_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n314_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n313_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n306_s1 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n305_s1 .INIT=8'h14;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n304_s1 .INIT=4'h4;
LUT4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_6 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_7 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s1 .INIT=16'h2400;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n100_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n99_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n98_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n97_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n96_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n95_s1 .INIT=4'h4;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n88_s1 .INIT=8'h14;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n87_s1 .INIT=8'h14;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [2]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n86_s1 .INIT=4'h4;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s1  (
	.I0(\u_dualportspi/u_atcspi/rxf_clr_level ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_6 ),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_5 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s1 .INIT=4'hE;
LUT2 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s2 .INIT=4'h6;
LUT4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/b_signal ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [0]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_wr_ptr [1]),
	.I3(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n111_s3 .INIT=16'h1441;
LUT4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s2  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_7 ),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [0]),
	.I3(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s2 .INIT=16'h1441;
LUT4 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [1]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2]),
	.I3(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/n332_s3 .INIT=16'hBD7E;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_rd_ptr_0_s1 .INIT=8'h96;
LUT3 \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_0_s1  (
	.I0(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I1(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I2(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr [0])
);
defparam \u_dualportspi/u_atcspi/u_spi_fifo/u_spi_rxfifo/bin_wr_ptr_0_s1 .INIT=8'h96;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/b_signal )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/arb_req_sysclk ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_req_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/b_signal_120 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/arb_busy_sclk ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_busy_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn2_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn2_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn3_r_s0  (
	.D(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn3_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_s2  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_7 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_s2 .INIT=1'b0;
LUT4 \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/a_level_r_6 ),
	.I1(\u_dualportspi/u_atcspi/arb_trans_end_sclk_4 ),
	.I2(\u_dualportspi/u_atcspi/ctrl_ns [3]),
	.I3(\u_dualportspi/u_atcspi/arb_trans_end_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_trans_end_sync/n8_s3 .INIT=16'hA9AA;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/b_signal_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/b_signal_121 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/b_signal_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1_s0  (
	.D(\u_dualportspi/u_atcspi/n72_3 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_mem_req_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn2_r_s0  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_122 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn2_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn3_r_s0  (
	.D(\u_dualportspi/u_atcspi/a_level_sync2b_syn2_r_122 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/a_level_sync2b_syn3_r_123 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn3_r_s0 .INIT=1'b0;
DFFC \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_s2  (
	.D(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_7 ),
	.CLK(clk_in_d),
	.CLEAR(n624_5),
	.Q(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_s2 .INIT=1'b0;
LUT3 \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_s3  (
	.I0(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/a_level_r_6 ),
	.I1(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_4 ),
	.I2(\u_dualportspi/u_atcspi/arb_addr_latched_sclk_5 ),
	.F(\u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_7 )
);
defparam \u_dualportspi/u_atcspi/u_spi_sync/arb_addr_latched_sync/n8_s3 .INIT=8'h9A;
endmodule
