<pre>name: real_idx
description: real indexing tests
should_fail: 1
tags: 6.12
files: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-6/6.12--real_bit_select.sv" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>:8: syntax error, unexpected TOK_REAL
</pre>