<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element cam_read_addr_gen
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element cam_read_buffer
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element clk_qsys
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_vga
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element dummy_buffer_switcher_0
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element dummy_buffer_switcher_1
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element mm_slave_bfm_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element mm_slave_bfm_0.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element render_read_addr_gen
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element render_read_buffer
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_composer_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV GX";
         type = "String";
      }
   }
   element vga_st_composer_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CGX150DF31C7" />
 <parameter name="deviceFamily" value="Cyclone IV GX" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="cam_read_buffer_vsync"
   internal="cam_read_buffer.vsync"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_qsys.clk_in" type="clock" dir="end" />
 <interface name="clk_vga" internal="clk_vga.clk_in" type="clock" dir="end" />
 <interface
   name="render_read_buffer_vsync"
   internal="render_read_buffer.vsync"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_qsys.clk_in_reset" type="reset" dir="end" />
 <interface
   name="vga_st_composer_0_conduit"
   internal="vga_st_composer_0.Conduit"
   type="conduit"
   dir="end" />
 <module
   name="cam_read_addr_gen"
   kind="default_read_addr_gen"
   version="1.0"
   enabled="1">
  <parameter name="ADDR_WIDTH" value="27" />
  <parameter name="BANK" value="0" />
  <parameter name="HEIGHT" value="480" />
  <parameter name="WIDTH" value="640" />
 </module>
 <module
   name="cam_read_buffer"
   kind="vid_read_buffer"
   version="1.0"
   enabled="1">
  <parameter name="ADDR_WIDTH" value="27" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_LENGTH_LOG_2" value="6" />
 </module>
 <module name="clk_qsys" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_vga" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="25000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="dummy_buffer_switcher_0"
   kind="dummy_buffer_switcher"
   version="1.0"
   enabled="1">
  <parameter name="FIXED_BUFFER_PORT" value="0" />
 </module>
 <module
   name="dummy_buffer_switcher_1"
   kind="dummy_buffer_switcher"
   version="1.0"
   enabled="1">
  <parameter name="FIXED_BUFFER_PORT" value="0" />
 </module>
 <module
   name="mm_slave_bfm_0"
   kind="altera_avalon_mm_slave_bfm"
   version="15.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="WORDS" />
  <parameter name="ASSERT_HIGH_ARBITERLOCK" value="1" />
  <parameter name="ASSERT_HIGH_BYTEENABLE" value="1" />
  <parameter name="ASSERT_HIGH_LOCK" value="1" />
  <parameter name="ASSERT_HIGH_READ" value="1" />
  <parameter name="ASSERT_HIGH_READDATAVALID" value="1" />
  <parameter name="ASSERT_HIGH_RESET" value="1" />
  <parameter name="ASSERT_HIGH_WAITREQUEST" value="1" />
  <parameter name="ASSERT_HIGH_WRITE" value="1" />
  <parameter name="AV_ADDRESS_W" value="25" />
  <parameter name="AV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_BURST_BNDR_ONLY" value="1" />
  <parameter name="AV_BURST_LINEWRAP" value="1" />
  <parameter name="AV_FIX_READ_LATENCY" value="0" />
  <parameter name="AV_MAX_PENDING_READS" value="1" />
  <parameter name="AV_MAX_PENDING_WRITES" value="0" />
  <parameter name="AV_NUMSYMBOLS" value="4" />
  <parameter name="AV_READRESPONSE_W" value="8" />
  <parameter name="AV_READ_WAIT_TIME" value="1" />
  <parameter name="AV_REGISTERINCOMINGSIGNALS" value="0" />
  <parameter name="AV_SYMBOL_W" value="8" />
  <parameter name="AV_WRITERESPONSE_W" value="8" />
  <parameter name="AV_WRITE_WAIT_TIME" value="0" />
  <parameter name="REGISTER_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_ARBITERLOCK" value="0" />
  <parameter name="USE_BEGIN_BURST_TRANSFER" value="0" />
  <parameter name="USE_BEGIN_TRANSFER" value="0" />
  <parameter name="USE_BURSTCOUNT" value="0" />
  <parameter name="USE_BYTE_ENABLE" value="0" />
  <parameter name="USE_CLKEN" value="0" />
  <parameter name="USE_DEBUGACCESS" value="0" />
  <parameter name="USE_LOCK" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_READRESPONSE" value="0" />
  <parameter name="USE_READ_DATA" value="1" />
  <parameter name="USE_READ_DATA_VALID" value="1" />
  <parameter name="USE_TRANSACTIONID" value="0" />
  <parameter name="USE_WAIT_REQUEST" value="1" />
  <parameter name="USE_WRITE" value="0" />
  <parameter name="USE_WRITERESPONSE" value="0" />
  <parameter name="USE_WRITE_DATA" value="0" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <module
   name="render_read_addr_gen"
   kind="default_read_addr_gen"
   version="1.0"
   enabled="1">
  <parameter name="ADDR_WIDTH" value="27" />
  <parameter name="BANK" value="0" />
  <parameter name="HEIGHT" value="480" />
  <parameter name="WIDTH" value="640" />
 </module>
 <module
   name="render_read_buffer"
   kind="vid_read_buffer"
   version="1.0"
   enabled="1">
  <parameter name="ADDR_WIDTH" value="27" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_LENGTH_LOG_2" value="6" />
 </module>
 <module
   name="vga_st_composer_0"
   kind="vga_st_composer"
   version="1.0"
   enabled="1">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_LENGTH_LOG_2" value="6" />
 </module>
 <connection
   kind="avalon"
   version="15.0"
   start="cam_read_buffer.avalon_master"
   end="mm_slave_bfm_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="render_read_buffer.avalon_master"
   end="mm_slave_bfm_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="15.0"
   start="cam_read_buffer.source"
   end="vga_st_composer_0.sink_camera" />
 <connection
   kind="avalon_streaming"
   version="15.0"
   start="render_read_buffer.source"
   end="vga_st_composer_0.sink_render" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="mm_slave_bfm_0.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_vga.clk"
   end="vga_st_composer_0.clk_vga" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="render_read_buffer.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="cam_read_addr_gen.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="cam_read_buffer.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="render_read_addr_gen.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="dummy_buffer_switcher_1.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_qsys.clk"
   end="dummy_buffer_switcher_0.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_vga.clk"
   end="render_read_buffer.st_clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_vga.clk"
   end="cam_read_buffer.st_clk" />
 <connection
   kind="conduit"
   version="15.0"
   start="render_read_addr_gen.addr_gen"
   end="render_read_buffer.addr_gen">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="15.0"
   start="cam_read_addr_gen.addr_gen"
   end="cam_read_buffer.addr_gen">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="15.0"
   start="cam_read_addr_gen.buffer_switch"
   end="dummy_buffer_switcher_0.buffer_switcher">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="15.0"
   start="render_read_addr_gen.buffer_switch"
   end="dummy_buffer_switcher_1.buffer_switcher">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="clk_vga.clk_in_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="mm_slave_bfm_0.clk_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_vga.clk_reset"
   end="mm_slave_bfm_0.clk_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="vga_st_composer_0.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="cam_read_buffer.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_vga.clk_reset"
   end="cam_read_buffer.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="render_read_buffer.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_vga.clk_reset"
   end="render_read_buffer.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_vga.clk_reset"
   end="vga_st_composer_0.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="cam_read_addr_gen.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_vga.clk_reset"
   end="cam_read_addr_gen.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_qsys.clk_reset"
   end="render_read_addr_gen.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_vga.clk_reset"
   end="render_read_addr_gen.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
