package io.riscy.stages.signals

object Defaults {
  val N_ARCH_REGISTERS = 32
  val INST_WIDTH = 32
  val WORD_WIDTH = 32
  val DATA_WIDTH = 64
  val ADDR_WIDTH = 64
  val BIT_WIDTH = 8
}
