#**********************************************************************
#                                                                      *
#                      SoC Watch Configuration                         *
#                                                                      *
# **********************************************************************
#
# Platform-ltr
#

#-------------------------------------------------------------------------------
# Wildcat Point (WPT)
#-------------------------------------------------------------------------------

WPT_VR-CURRENT-CFG_MSR_PACKAGE=0x601
WPT_VR-CURRENT-CFG_MSR_READ-CSIR=1
WPT_VR-CURRENT-CFG_MSR_READ-DEVICE=1

WPT_VR-CURRENT-CFG_@PltThreshold_STARTING-BIT=30
WPT_VR-CURRENT-CFG_@PltThreshold_CONSTANT-MASK=0x01
WPT_VR-CURRENT-CFG_@PltThreshold_METHOD=INSTANCE
WPT_VR-CURRENT-CFG_@PltThreshold_MAP_0=3000
WPT_VR-CURRENT-CFG_@PltThreshold_MAP_1=500

# CPPM-MISC-CFG
WPT_CPPM-MISC-CFG_PCI_READ-CSIR=1
WPT_CPPM-MISC-CFG_PCI_READ-DEVICE=1
WPT_CPPM-MISC-CFG_PCI_READ-OVERTIME=1
WPT_CPPM-MISC-CFG_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_CPPM-MISC-CFG_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_CPPM-MISC-CFG_PCI_BUS=0x0
WPT_CPPM-MISC-CFG_PCI_DEVICE=0x1F
WPT_CPPM-MISC-CFG_PCI_FUNCTION=0x0
WPT_CPPM-MISC-CFG_PCI_ADDR-OFFSET=0x2B20

WPT_CPPM-MISC-CFG_@MaxCpuMsgLtr_STARTING-BIT=8
WPT_CPPM-MISC-CFG_@MaxCpuMsgLtr_CONSTANT-MASK=0xFFFFFF
WPT_CPPM-MISC-CFG_@MaxCpuMsgLtr_METHOD=INSTANCE

# CUR_PLT
WPT_CUR-PLT_PCI_READ-CSIR=1
WPT_CUR-PLT_PCI_READ-DEVICE=1
WPT_CUR-PLT_PCI_READ-OVERTIME=1
WPT_CUR-PLT_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_CUR-PLT_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_CUR-PLT_PCI_BUS=0x0
WPT_CUR-PLT_PCI_DEVICE=0x1F
WPT_CUR-PLT_PCI_FUNCTION=0x0
WPT_CUR-PLT_PCI_ADDR-OFFSET=0x350 # TODO

WPT_CUR-PLT_SnoopSlowLatency_STARTING-BIT=0
WPT_CUR-PLT_SnoopSlowLatency_CONSTANT-MASK=0x01FF
WPT_CUR-PLT_SnoopSlowLatency_METHOD=INSTANCE
WPT_CUR-PLT_SnoopSlowLatency_HANDLER=AGGR_LATENCY
WPT_CUR-PLT_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
WPT_CUR-PLT_SnoopSlowLatency_GROUP=1)SnoopLatency
WPT_CUR-PLT_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
WPT_CUR-PLT_SnoopSlowLatency_TIMELINE-PRE-MSG=* Indicates No LTR data available
WPT_CUR-PLT_SnoopSlowLatency_OUTPUT-LABEL=CUR-PLT:Slow-Snp Lat(us)

WPT_CUR-PLT_SnoopFastLatency_STARTING-BIT=9
WPT_CUR-PLT_SnoopFastLatency_CONSTANT-MASK=0x01FF
WPT_CUR-PLT_SnoopFastLatency_METHOD=INSTANCE
WPT_CUR-PLT_SnoopFastLatency_HANDLER=AGGR_LATENCY
WPT_CUR-PLT_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
WPT_CUR-PLT_SnoopFastLatency_GROUP=1)SnoopLatency
WPT_CUR-PLT_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
WPT_CUR-PLT_SnoopFastLatency_OUTPUT-LABEL=CUR-PLT:Fast-Snp Lat(us)

WPT_CUR-PLT_NoSnoopLatency_STARTING-BIT=18
WPT_CUR-PLT_NoSnoopLatency_CONSTANT-MASK=0x01FF
WPT_CUR-PLT_NoSnoopLatency_METHOD=INSTANCE
WPT_CUR-PLT_NoSnoopLatency_HANDLER=AGGR_LATENCY
WPT_CUR-PLT_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_CUR-PLT_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_CUR-PLT_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_CUR-PLT_NoSnoopLatency_OUTPUT-LABEL=CUR-PLT:N-Snp Lat(us)

# AGGR-LAT
WPT_AGGR-LAT_PCI_READ-CSIR=1
WPT_AGGR-LAT_PCI_READ-DEVICE=1
WPT_AGGR-LAT_PCI_READ-OVERTIME=1
WPT_AGGR-LAT_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_AGGR-LAT_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_AGGR-LAT_PCI_BUS=0x0
WPT_AGGR-LAT_PCI_DEVICE=0x1F
WPT_AGGR-LAT_PCI_FUNCTION=0x0
WPT_AGGR-LAT_PCI_ADDR-OFFSET=0x2B54

WPT_AGGR-LAT_SnoopSlowLatency_STARTING-BIT=0
WPT_AGGR-LAT_SnoopSlowLatency_CONSTANT-MASK=0x01FF
WPT_AGGR-LAT_SnoopSlowLatency_METHOD=INSTANCE
WPT_AGGR-LAT_SnoopSlowLatency_HANDLER=AGGR_LATENCY
WPT_AGGR-LAT_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
WPT_AGGR-LAT_SnoopSlowLatency_GROUP=1)SnoopLatency
WPT_AGGR-LAT_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
WPT_AGGR-LAT_SnoopSlowLatency_OUTPUT-LABEL=AGGR-LAT:Slow-Snp Lat(us)

WPT_AGGR-LAT_SnoopFastLatency_STARTING-BIT=9
WPT_AGGR-LAT_SnoopFastLatency_CONSTANT-MASK=0x01FF
WPT_AGGR-LAT_SnoopFastLatency_METHOD=INSTANCE
WPT_AGGR-LAT_SnoopFastLatency_HANDLER=AGGR_LATENCY
WPT_AGGR-LAT_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
WPT_AGGR-LAT_SnoopFastLatency_GROUP=1)SnoopLatency
WPT_AGGR-LAT_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
WPT_AGGR-LAT_SnoopFastLatency_OUTPUT-LABEL=AGGR-LAT:Fast-Snp Lat(us)

WPT_AGGR-LAT_NoSnoopLatency_STARTING-BIT=18
WPT_AGGR-LAT_NoSnoopLatency_CONSTANT-MASK=0x01FF
WPT_AGGR-LAT_NoSnoopLatency_METHOD=INSTANCE
WPT_AGGR-LAT_NoSnoopLatency_HANDLER=AGGR_LATENCY
WPT_AGGR-LAT_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_AGGR-LAT_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_AGGR-LAT_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_AGGR-LAT_NoSnoopLatency_OUTPUT-LABEL=AGGR-LAT:N-Snp Lat(us)

# PCIe-SPA
WPT_PCIe-SPA_PCI_READ-CSIR=1
WPT_PCIe-SPA_PCI_READ-DEVICE=1
WPT_PCIe-SPA_PCI_READ-OVERTIME=1
WPT_PCIe-SPA_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_PCIe-SPA_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_PCIe-SPA_PCI_BUS=0x0
WPT_PCIe-SPA_PCI_DEVICE=0x1F
WPT_PCIe-SPA_PCI_FUNCTION=0x0
WPT_PCIe-SPA_PCI_ADDR-OFFSET=0x2B60

WPT_PCIe-SPA_SnoopLatency_STARTING-BIT=0
WPT_PCIe-SPA_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_PCIe-SPA_SnoopLatency_METHOD=INSTANCE
WPT_PCIe-SPA_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_PCIe-SPA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_PCIe-SPA_SnoopLatency_GROUP=1)SnoopLatency
WPT_PCIe-SPA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_PCIe-SPA_SnoopLatency_OUTPUT-LABEL=PCIe-SPA:Snp Lat(us)

WPT_PCIe-SPA_NoSnoopLatency_STARTING-BIT=16
WPT_PCIe-SPA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_PCIe-SPA_NoSnoopLatency_METHOD=INSTANCE
WPT_PCIe-SPA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_PCIe-SPA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_PCIe-SPA_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_PCIe-SPA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_PCIe-SPA_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPA:N-Snp Lat(us)

# PCIe-SPB
WPT_PCIe-SPB_PCI_READ-CSIR=1
WPT_PCIe-SPB_PCI_READ-DEVICE=1
WPT_PCIe-SPB_PCI_READ-OVERTIME=1
WPT_PCIe-SPB_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_PCIe-SPB_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_PCIe-SPB_PCI_BUS=0x0
WPT_PCIe-SPB_PCI_DEVICE=0x1F
WPT_PCIe-SPB_PCI_FUNCTION=0x0
WPT_PCIe-SPB_PCI_ADDR-OFFSET=0x2B64

WPT_PCIe-SPB_SnoopLatency_STARTING-BIT=0
WPT_PCIe-SPB_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_PCIe-SPB_SnoopLatency_METHOD=INSTANCE
WPT_PCIe-SPB_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_PCIe-SPB_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_PCIe-SPB_SnoopLatency_GROUP=1)SnoopLatency
WPT_PCIe-SPB_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_PCIe-SPB_SnoopLatency_OUTPUT-LABEL=PCIe-SPB:Snp Lat(us)

WPT_PCIe-SPB_NoSnoopLatency_STARTING-BIT=16
WPT_PCIe-SPB_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_PCIe-SPB_NoSnoopLatency_METHOD=INSTANCE
WPT_PCIe-SPB_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_PCIe-SPB_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_PCIe-SPB_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_PCIe-SPB_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_PCIe-SPB_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPB:N-Snp Lat(us)

# SATA
WPT_SATA_PCI_READ-CSIR=1
WPT_SATA_PCI_READ-DEVICE=1
WPT_SATA_PCI_READ-OVERTIME=1
WPT_SATA_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_SATA_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_SATA_PCI_BUS=0x0
WPT_SATA_PCI_DEVICE=0x1F
WPT_SATA_PCI_FUNCTION=0x0
WPT_SATA_PCI_ADDR-OFFSET=0x2B68

WPT_SATA_SnoopLatency_STARTING-BIT=0
WPT_SATA_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_SATA_SnoopLatency_METHOD=INSTANCE
WPT_SATA_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_SATA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_SATA_SnoopLatency_GROUP=1)SnoopLatency
WPT_SATA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_SATA_SnoopLatency_OUTPUT-LABEL=SATA:Snp Lat(us)

WPT_SATA_NoSnoopLatency_STARTING-BIT=16
WPT_SATA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_SATA_NoSnoopLatency_METHOD=INSTANCE
WPT_SATA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_SATA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_SATA_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_SATA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_SATA_NoSnoopLatency_OUTPUT-LABEL=SATA:N-Snp Lat(us)

# GBE
WPT_GBE_PCI_READ-CSIR=1
WPT_GBE_PCI_READ-DEVICE=1
WPT_GBE_PCI_READ-OVERTIME=1
WPT_GBE_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_GBE_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_GBE_PCI_BUS=0x0
WPT_GBE_PCI_DEVICE=0x1F
WPT_GBE_PCI_FUNCTION=0x0
WPT_GBE_PCI_ADDR-OFFSET=0x2B6C

WPT_GBE_SnoopLatency_STARTING-BIT=0
WPT_GBE_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_GBE_SnoopLatency_METHOD=INSTANCE
WPT_GBE_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_GBE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_GBE_SnoopLatency_GROUP=1)SnoopLatency
WPT_GBE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_GBE_SnoopLatency_OUTPUT-LABEL=GBE:Snp Lat(us)

WPT_GBE_NoSnoopLatency_STARTING-BIT=16
WPT_GBE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_GBE_NoSnoopLatency_METHOD=INSTANCE
WPT_GBE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_GBE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_GBE_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_GBE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_GBE_NoSnoopLatency_OUTPUT-LABEL=GBE:N-Snp Lat(us)

# XHCI
WPT_XHCI_PCI_READ-CSIR=1
WPT_XHCI_PCI_READ-DEVICE=1
WPT_XHCI_PCI_READ-OVERTIME=1
WPT_XHCI_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_XHCI_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_XHCI_PCI_BUS=0x0
WPT_XHCI_PCI_DEVICE=0x1F
WPT_XHCI_PCI_FUNCTION=0x0
WPT_XHCI_PCI_ADDR-OFFSET=0x2B70

WPT_XHCI_SnoopLatency_STARTING-BIT=0
WPT_XHCI_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_XHCI_SnoopLatency_METHOD=INSTANCE
WPT_XHCI_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_XHCI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_XHCI_SnoopLatency_GROUP=1)SnoopLatency
WPT_XHCI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_XHCI_SnoopLatency_OUTPUT-LABEL=XHCI:Snp Lat(us)

WPT_XHCI_NoSnoopLatency_STARTING-BIT=16
WPT_XHCI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_XHCI_NoSnoopLatency_METHOD=INSTANCE
WPT_XHCI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_XHCI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_XHCI_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_XHCI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_XHCI_NoSnoopLatency_OUTPUT-LABEL=XHCI:N-Snp Lat(us)

#
# EHCI
WPT_EHCI_PCI_READ-CSIR=1
WPT_EHCI_PCI_READ-DEVICE=1
WPT_EHCI_PCI_READ-OVERTIME=1
WPT_EHCI_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_EHCI_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_EHCI_PCI_BUS=0x0
WPT_EHCI_PCI_DEVICE=0x1F
WPT_EHCI_PCI_FUNCTION=0x0
WPT_EHCI_PCI_ADDR-OFFSET=0x2B74

WPT_EHCI_SnoopLatency_STARTING-BIT=0
WPT_EHCI_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_EHCI_SnoopLatency_METHOD=INSTANCE
WPT_EHCI_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_EHCI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_EHCI_SnoopLatency_GROUP=1)SnoopLatency
WPT_EHCI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_EHCI_SnoopLatency_OUTPUT-LABEL=EHCI:Snp Lat(us)

WPT_EHCI_NoSnoopLatency_STARTING-BIT=16
WPT_EHCI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_EHCI_NoSnoopLatency_METHOD=INSTANCE
WPT_EHCI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_EHCI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_EHCI_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_EHCI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_EHCI_NoSnoopLatency_OUTPUT-LABEL=EHCI:N-Snp Lat(us)

# ME
WPT_ME_PCI_READ-CSIR=1
WPT_ME_PCI_READ-DEVICE=1
WPT_ME_PCI_READ-OVERTIME=1
WPT_ME_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_ME_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_ME_PCI_BUS=0x0
WPT_ME_PCI_DEVICE=0x1F
WPT_ME_PCI_FUNCTION=0x0
WPT_ME_PCI_ADDR-OFFSET=0x2B78

WPT_ME_SnoopLatency_STARTING-BIT=0
WPT_ME_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_ME_SnoopLatency_METHOD=INSTANCE
WPT_ME_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_ME_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_ME_SnoopLatency_GROUP=1)SnoopLatency
WPT_ME_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_ME_SnoopLatency_OUTPUT-LABEL=ME:Snp Lat(us)

WPT_ME_NoSnoopLatency_STARTING-BIT=16
WPT_ME_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_ME_NoSnoopLatency_METHOD=INSTANCE
WPT_ME_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_ME_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_ME_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_ME_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_ME_NoSnoopLatency_OUTPUT-LABEL=ME:N-Snp Lat(us)

# EHCI-ACTIVE
WPT_EHCI-ACTIVE_PCI_READ-CSIR=1
WPT_EHCI-ACTIVE_PCI_READ-DEVICE=1
WPT_EHCI-ACTIVE_PCI_READ-OVERTIME=1
WPT_EHCI-ACTIVE_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_EHCI-ACTIVE_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_EHCI-ACTIVE_PCI_BUS=0x0
WPT_EHCI-ACTIVE_PCI_DEVICE=0x1F
WPT_EHCI-ACTIVE_PCI_FUNCTION=0x0
WPT_EHCI-ACTIVE_PCI_ADDR-OFFSET=0x2B10

WPT_EHCI-ACTIVE_SnoopLatency_STARTING-BIT=0
WPT_EHCI-ACTIVE_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_EHCI-ACTIVE_SnoopLatency_METHOD=INSTANCE
WPT_EHCI-ACTIVE_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_EHCI-ACTIVE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_EHCI-ACTIVE_SnoopLatency_GROUP=1)SnoopLatency
WPT_EHCI-ACTIVE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_EHCI-ACTIVE_SnoopLatency_OUTPUT-LABEL=EHCI-ACTIVE:Snp Lat(us)

WPT_EHCI-ACTIVE_NoSnoopLatency_STARTING-BIT=16
WPT_EHCI-ACTIVE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_EHCI-ACTIVE_NoSnoopLatency_METHOD=INSTANCE
WPT_EHCI-ACTIVE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_EHCI-ACTIVE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_EHCI-ACTIVE_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_EHCI-ACTIVE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_EHCI-ACTIVE_NoSnoopLatency_OUTPUT-LABEL=EHCI-ACTIVE:N-Snp Lat(us)

# XHCI-ACTIVE
WPT_XHCI-ACTIVE_PCI_READ-CSIR=1
WPT_XHCI-ACTIVE_PCI_READ-DEVICE=1
WPT_XHCI-ACTIVE_PCI_READ-OVERTIME=1
WPT_XHCI-ACTIVE_PCI_BAR-OFFSET=0xF0 # MCHBAR = 0x48
WPT_XHCI-ACTIVE_PCI_BAR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_XHCI-ACTIVE_PCI_BUS=0x0
WPT_XHCI-ACTIVE_PCI_DEVICE=0x1F
WPT_XHCI-ACTIVE_PCI_FUNCTION=0x0
WPT_XHCI-ACTIVE_PCI_ADDR-OFFSET=0x2B2C

WPT_XHCI-ACTIVE_SnoopLatency_STARTING-BIT=0
WPT_XHCI-ACTIVE_SnoopLatency_CONSTANT-MASK=0xFFFF
WPT_XHCI-ACTIVE_SnoopLatency_METHOD=INSTANCE
WPT_XHCI-ACTIVE_SnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_XHCI-ACTIVE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_XHCI-ACTIVE_SnoopLatency_GROUP=1)SnoopLatency
WPT_XHCI-ACTIVE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_XHCI-ACTIVE_SnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:Snp Lat(us)

WPT_XHCI-ACTIVE_NoSnoopLatency_STARTING-BIT=16
WPT_XHCI-ACTIVE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
WPT_XHCI-ACTIVE_NoSnoopLatency_METHOD=INSTANCE
WPT_XHCI-ACTIVE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
WPT_XHCI-ACTIVE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
WPT_XHCI-ACTIVE_NoSnoopLatency_GROUP=2)NoSnoopLatency
WPT_XHCI-ACTIVE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
WPT_XHCI-ACTIVE_NoSnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:N-Snp Lat(us)

# LTR-IGNORE
WPT_LTR-IGNORE_PCI_READ-CSIR=1
WPT_LTR-IGNORE_PCI_READ-DEVICE=1
WPT_LTR-IGNORE_PCI_READ-OVERTIME=1
WPT_LTR-IGNORE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
WPT_LTR-IGNORE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
WPT_LTR-IGNORE_PCI_BUS=0x0
WPT_LTR-IGNORE_PCI_DEVICE=0x1F
WPT_LTR-IGNORE_PCI_FUNCTION=0x2
WPT_LTR-IGNORE_PCI_ADDR-OFFSET=0x2B0C

WPT_LTR-IGNORE_@ME_STARTING-BIT=6
WPT_LTR-IGNORE_@ME_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@ME_METHOD=INSTANCE

WPT_LTR-IGNORE_@EHCI_STARTING-BIT=5
WPT_LTR-IGNORE_@EHCI_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@EHCI_METHOD=INSTANCE

WPT_LTR-IGNORE_@XHCI_STARTING-BIT=4
WPT_LTR-IGNORE_@XHCI_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@XHCI_METHOD=INSTANCE

WPT_LTR-IGNORE_@GBE_STARTING-BIT=3
WPT_LTR-IGNORE_@GBE_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@GBE_METHOD=INSTANCE

WPT_LTR-IGNORE_@SATA_STARTING-BIT=2
WPT_LTR-IGNORE_@SATA_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@SATA_METHOD=INSTANCE

WPT_LTR-IGNORE_@PCIe-SPB_STARTING-BIT=1
WPT_LTR-IGNORE_@PCIe-SPB_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@PCIe-SPB_METHOD=INSTANCE

WPT_LTR-IGNORE_@PCIe-SPA_STARTING-BIT=0
WPT_LTR-IGNORE_@PCIe-SPA_CONSTANT-MASK=0x01
WPT_LTR-IGNORE_@PCIe-SPA_METHOD=INSTANCE


#-------------------------------------------------------------------------------
# SkyLake PCH-LP (SPT-LP)
#-------------------------------------------------------------------------------

SPT-LP_VR-CURRENT-CFG_MSR_PACKAGE=0x601
SPT-LP_VR-CURRENT-CFG_MSR_READ-CSIR=1
SPT-LP_VR-CURRENT-CFG_MSR_READ-DEVICE=1

SPT-LP_VR-CURRENT-CFG_@PltThreshold_STARTING-BIT=30
SPT-LP_VR-CURRENT-CFG_@PltThreshold_CONSTANT-MASK=0x01
SPT-LP_VR-CURRENT-CFG_@PltThreshold_METHOD=INSTANCE
SPT-LP_VR-CURRENT-CFG_@PltThreshold_MAP_0=3000
SPT-LP_VR-CURRENT-CFG_@PltThreshold_MAP_1=500

# CPPM-MISC-CFG
SPT-LP_CPPM-MISC-CFG_PCI_READ-CSIR=1
SPT-LP_CPPM-MISC-CFG_PCI_READ-DEVICE=1
SPT-LP_CPPM-MISC-CFG_PCI_READ-OVERTIME=1
SPT-LP_CPPM-MISC-CFG_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_CPPM-MISC-CFG_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_CPPM-MISC-CFG_PCI_BUS=0x0
SPT-LP_CPPM-MISC-CFG_PCI_DEVICE=0x1F
SPT-LP_CPPM-MISC-CFG_PCI_FUNCTION=0x2
SPT-LP_CPPM-MISC-CFG_PCI_ADDR-OFFSET=0x320

SPT-LP_CPPM-MISC-CFG_@MaxCpuMsgLtr_STARTING-BIT=8
SPT-LP_CPPM-MISC-CFG_@MaxCpuMsgLtr_CONSTANT-MASK=0xFFFFFF
SPT-LP_CPPM-MISC-CFG_@MaxCpuMsgLtr_METHOD=INSTANCE

# XHCI-ACTIVE
SPT-LP_XHCI-ACTIVE_PCI_READ-CSIR=1
SPT-LP_XHCI-ACTIVE_PCI_READ-DEVICE=1
SPT-LP_XHCI-ACTIVE_PCI_READ-OVERTIME=1
SPT-LP_XHCI-ACTIVE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_XHCI-ACTIVE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_XHCI-ACTIVE_PCI_BUS=0x0
SPT-LP_XHCI-ACTIVE_PCI_DEVICE=0x1F
SPT-LP_XHCI-ACTIVE_PCI_FUNCTION=0x2
SPT-LP_XHCI-ACTIVE_PCI_ADDR-OFFSET=0x32C

SPT-LP_XHCI-ACTIVE_SnoopLatency_STARTING-BIT=0
SPT-LP_XHCI-ACTIVE_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_XHCI-ACTIVE_SnoopLatency_METHOD=INSTANCE
SPT-LP_XHCI-ACTIVE_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_XHCI-ACTIVE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_XHCI-ACTIVE_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_XHCI-ACTIVE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_XHCI-ACTIVE_SnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:Snp Lat(us)

SPT-LP_XHCI-ACTIVE_NoSnoopLatency_STARTING-BIT=16
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_XHCI-ACTIVE_NoSnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:N-Snp Lat(us)

# CUR_PLT
SPT-LP_CUR-PLT_PCI_READ-CSIR=1
SPT-LP_CUR-PLT_PCI_READ-DEVICE=1
SPT-LP_CUR-PLT_PCI_READ-OVERTIME=1
SPT-LP_CUR-PLT_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_CUR-PLT_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_CUR-PLT_PCI_BUS=0x0
SPT-LP_CUR-PLT_PCI_DEVICE=0x1F
SPT-LP_CUR-PLT_PCI_FUNCTION=0x2
SPT-LP_CUR-PLT_PCI_ADDR-OFFSET=0x350

SPT-LP_CUR-PLT_SnoopSlowLatency_STARTING-BIT=0
SPT-LP_CUR-PLT_SnoopSlowLatency_CONSTANT-MASK=0x01FF
SPT-LP_CUR-PLT_SnoopSlowLatency_METHOD=INSTANCE
SPT-LP_CUR-PLT_SnoopSlowLatency_HANDLER=AGGR_LATENCY
SPT-LP_CUR-PLT_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_CUR-PLT_SnoopSlowLatency_GROUP=1)SnoopLatency
SPT-LP_CUR-PLT_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_CUR-PLT_SnoopSlowLatency_TIMELINE-PRE-MSG=* Indicates No LTR data available
SPT-LP_CUR-PLT_SnoopSlowLatency_OUTPUT-LABEL=CUR-PLT:Slow-Snp Lat(us)

SPT-LP_CUR-PLT_SnoopFastLatency_STARTING-BIT=9
SPT-LP_CUR-PLT_SnoopFastLatency_CONSTANT-MASK=0x01FF
SPT-LP_CUR-PLT_SnoopFastLatency_METHOD=INSTANCE
SPT-LP_CUR-PLT_SnoopFastLatency_HANDLER=AGGR_LATENCY
SPT-LP_CUR-PLT_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_CUR-PLT_SnoopFastLatency_GROUP=1)SnoopLatency
SPT-LP_CUR-PLT_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_CUR-PLT_SnoopFastLatency_OUTPUT-LABEL=CUR-PLT:Fast-Snp Lat(us)

SPT-LP_CUR-PLT_NoSnoopLatency_STARTING-BIT=18
SPT-LP_CUR-PLT_NoSnoopLatency_CONSTANT-MASK=0x01FF
SPT-LP_CUR-PLT_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_CUR-PLT_NoSnoopLatency_HANDLER=AGGR_LATENCY
SPT-LP_CUR-PLT_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_CUR-PLT_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_CUR-PLT_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_CUR-PLT_NoSnoopLatency_OUTPUT-LABEL=CUR-PLT:N-Snp Lat(us)

# ASLT (AGGR-LAT)
SPT-LP_ASLT(Aggr Subsys)_PCI_READ-CSIR=1
SPT-LP_ASLT(Aggr Subsys)_PCI_READ-DEVICE=1
SPT-LP_ASLT(Aggr Subsys)_PCI_READ-OVERTIME=1
SPT-LP_ASLT(Aggr Subsys)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_ASLT(Aggr Subsys)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_ASLT(Aggr Subsys)_PCI_BUS=0x0
SPT-LP_ASLT(Aggr Subsys)_PCI_DEVICE=0x1F
SPT-LP_ASLT(Aggr Subsys)_PCI_FUNCTION=0x2
SPT-LP_ASLT(Aggr Subsys)_PCI_ADDR-OFFSET=0x354

SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_STARTING-BIT=0
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_CONSTANT-MASK=0x01FF
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_METHOD=INSTANCE
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_HANDLER=AGGR_LATENCY
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_GROUP=1)SnoopLatency
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Slow-Snp Lat(us)

SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_STARTING-BIT=9
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_CONSTANT-MASK=0x01FF
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_METHOD=INSTANCE
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_HANDLER=AGGR_LATENCY
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_GROUP=1)SnoopLatency
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ASLT(Aggr Subsys)_SnoopFastLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Fast-Snp Lat(us)

SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_STARTING-BIT=18
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_CONSTANT-MASK=0x01FF
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_HANDLER=AGGR_LATENCY
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ASLT(Aggr Subsys)_NoSnoopLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):N-Snp Lat(us)

# PCIe-SPA
SPT-LP_PCIe-SPA_PCI_READ-CSIR=1
SPT-LP_PCIe-SPA_PCI_READ-DEVICE=1
SPT-LP_PCIe-SPA_PCI_READ-OVERTIME=1
SPT-LP_PCIe-SPA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_PCIe-SPA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_PCIe-SPA_PCI_BUS=0x0
SPT-LP_PCIe-SPA_PCI_DEVICE=0x1F
SPT-LP_PCIe-SPA_PCI_FUNCTION=0x2
SPT-LP_PCIe-SPA_PCI_ADDR-OFFSET=0x360

SPT-LP_PCIe-SPA_SnoopLatency_STARTING-BIT=0
SPT-LP_PCIe-SPA_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPA_SnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPA_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPA_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_PCIe-SPA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPA_SnoopLatency_OUTPUT-LABEL=PCIe-SPA:Snp Lat(us)

SPT-LP_PCIe-SPA_NoSnoopLatency_STARTING-BIT=16
SPT-LP_PCIe-SPA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPA_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPA_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_PCIe-SPA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPA_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPA:N-Snp Lat(us)

# PCIe-SPB
SPT-LP_PCIe-SPB_PCI_READ-CSIR=1
SPT-LP_PCIe-SPB_PCI_READ-DEVICE=1
SPT-LP_PCIe-SPB_PCI_READ-OVERTIME=1
SPT-LP_PCIe-SPB_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_PCIe-SPB_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_PCIe-SPB_PCI_BUS=0x0
SPT-LP_PCIe-SPB_PCI_DEVICE=0x1F
SPT-LP_PCIe-SPB_PCI_FUNCTION=0x2
SPT-LP_PCIe-SPB_PCI_ADDR-OFFSET=0x364

SPT-LP_PCIe-SPB_SnoopLatency_STARTING-BIT=0
SPT-LP_PCIe-SPB_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPB_SnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPB_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPB_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPB_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_PCIe-SPB_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPB_SnoopLatency_OUTPUT-LABEL=PCIe-SPB:Snp Lat(us)

SPT-LP_PCIe-SPB_NoSnoopLatency_STARTING-BIT=16
SPT-LP_PCIe-SPB_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPB_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPB_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPB_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPB_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_PCIe-SPB_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPB_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPB:N-Snp Lat(us)

# SATA
SPT-LP_SATA_PCI_READ-CSIR=1
SPT-LP_SATA_PCI_READ-DEVICE=1
SPT-LP_SATA_PCI_READ-OVERTIME=1
SPT-LP_SATA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_SATA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_SATA_PCI_BUS=0x0
SPT-LP_SATA_PCI_DEVICE=0x1F
SPT-LP_SATA_PCI_FUNCTION=0x2
SPT-LP_SATA_PCI_ADDR-OFFSET=0x368

SPT-LP_SATA_SnoopLatency_STARTING-BIT=0
SPT-LP_SATA_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_SATA_SnoopLatency_METHOD=INSTANCE
SPT-LP_SATA_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_SATA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_SATA_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_SATA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_SATA_SnoopLatency_OUTPUT-LABEL=SATA:Snp Lat(us)

SPT-LP_SATA_NoSnoopLatency_STARTING-BIT=16
SPT-LP_SATA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_SATA_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_SATA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_SATA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_SATA_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_SATA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_SATA_NoSnoopLatency_OUTPUT-LABEL=SATA:N-Snp Lat(us)

# GBE
SPT-LP_GBE_PCI_READ-CSIR=1
SPT-LP_GBE_PCI_READ-DEVICE=1
SPT-LP_GBE_PCI_READ-OVERTIME=1
SPT-LP_GBE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_GBE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_GBE_PCI_BUS=0x0
SPT-LP_GBE_PCI_DEVICE=0x1F
SPT-LP_GBE_PCI_FUNCTION=0x2
SPT-LP_GBE_PCI_ADDR-OFFSET=0x36C

SPT-LP_GBE_SnoopLatency_STARTING-BIT=0
SPT-LP_GBE_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_GBE_SnoopLatency_METHOD=INSTANCE
SPT-LP_GBE_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_GBE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_GBE_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_GBE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_GBE_SnoopLatency_OUTPUT-LABEL=GBE:Snp Lat(us)

SPT-LP_GBE_NoSnoopLatency_STARTING-BIT=16
SPT-LP_GBE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_GBE_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_GBE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_GBE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_GBE_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_GBE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_GBE_NoSnoopLatency_OUTPUT-LABEL=GBE:N-Snp Lat(us)

# XHCI
SPT-LP_XHCI_PCI_READ-CSIR=1
SPT-LP_XHCI_PCI_READ-DEVICE=1
SPT-LP_XHCI_PCI_READ-OVERTIME=1
SPT-LP_XHCI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_XHCI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_XHCI_PCI_BUS=0x0
SPT-LP_XHCI_PCI_DEVICE=0x1F
SPT-LP_XHCI_PCI_FUNCTION=0x2
SPT-LP_XHCI_PCI_ADDR-OFFSET=0x370

SPT-LP_XHCI_SnoopLatency_STARTING-BIT=0
SPT-LP_XHCI_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_XHCI_SnoopLatency_METHOD=INSTANCE
SPT-LP_XHCI_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_XHCI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_XHCI_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_XHCI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_XHCI_SnoopLatency_OUTPUT-LABEL=XHCI:Snp Lat(us)

SPT-LP_XHCI_NoSnoopLatency_STARTING-BIT=16
SPT-LP_XHCI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_XHCI_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_XHCI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_XHCI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_XHCI_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_XHCI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_XHCI_NoSnoopLatency_OUTPUT-LABEL=XHCI:N-Snp Lat(us)

# ME
SPT-LP_ME_PCI_READ-CSIR=1
SPT-LP_ME_PCI_READ-DEVICE=1
SPT-LP_ME_PCI_READ-OVERTIME=1
SPT-LP_ME_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_ME_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_ME_PCI_BUS=0x0
SPT-LP_ME_PCI_DEVICE=0x1F
SPT-LP_ME_PCI_FUNCTION=0x2
SPT-LP_ME_PCI_ADDR-OFFSET=0x378

SPT-LP_ME_SnoopLatency_STARTING-BIT=0
SPT-LP_ME_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_ME_SnoopLatency_METHOD=INSTANCE
SPT-LP_ME_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_ME_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ME_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_ME_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ME_SnoopLatency_OUTPUT-LABEL=ME:Snp Lat(us)

SPT-LP_ME_NoSnoopLatency_STARTING-BIT=16
SPT-LP_ME_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_ME_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_ME_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_ME_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ME_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_ME_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ME_NoSnoopLatency_OUTPUT-LABEL=ME:N-Snp Lat(us)

# PCIe-SPC
SPT-LP_PCIe-SPC_PCI_READ-CSIR=1
SPT-LP_PCIe-SPC_PCI_READ-DEVICE=1
SPT-LP_PCIe-SPC_PCI_READ-OVERTIME=1
SPT-LP_PCIe-SPC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_PCIe-SPC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_PCIe-SPC_PCI_BUS=0x0
SPT-LP_PCIe-SPC_PCI_DEVICE=0x1F
SPT-LP_PCIe-SPC_PCI_FUNCTION=0x2
SPT-LP_PCIe-SPC_PCI_ADDR-OFFSET=0x380

SPT-LP_PCIe-SPC_SnoopLatency_STARTING-BIT=0
SPT-LP_PCIe-SPC_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPC_SnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPC_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPC_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_PCIe-SPC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPC_SnoopLatency_OUTPUT-LABEL=PCIe-SPC:Snp Lat(us)

SPT-LP_PCIe-SPC_NoSnoopLatency_STARTING-BIT=16
SPT-LP_PCIe-SPC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPC_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPC_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_PCIe-SPC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPC_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPC:N-Snp Lat(us)

# AZALIA(HD-AUDIO)
SPT-LP_AZ(HD-AUDIO)_PCI_READ-CSIR=1
SPT-LP_AZ(HD-AUDIO)_PCI_READ-DEVICE=1
SPT-LP_AZ(HD-AUDIO)_PCI_READ-OVERTIME=1
SPT-LP_AZ(HD-AUDIO)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_AZ(HD-AUDIO)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_AZ(HD-AUDIO)_PCI_BUS=0x0
SPT-LP_AZ(HD-AUDIO)_PCI_DEVICE=0x1F
SPT-LP_AZ(HD-AUDIO)_PCI_FUNCTION=0x2
SPT-LP_AZ(HD-AUDIO)_PCI_ADDR-OFFSET=0x384

SPT-LP_AZ(HD-AUDIO)_SnoopLatency_STARTING-BIT=0
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_METHOD=INSTANCE
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_AZ(HD-AUDIO)_SnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):Snp Lat(us)

SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_STARTING-BIT=16
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_AZ(HD-AUDIO)_NoSnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):N-Snp Lat(us)

# LPSS
SPT-LP_LPSS_PCI_READ-CSIR=1
SPT-LP_LPSS_PCI_READ-DEVICE=1
SPT-LP_LPSS_PCI_READ-OVERTIME=1
SPT-LP_LPSS_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_LPSS_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_LPSS_PCI_BUS=0x0
SPT-LP_LPSS_PCI_DEVICE=0x1F
SPT-LP_LPSS_PCI_FUNCTION=0x2
SPT-LP_LPSS_PCI_ADDR-OFFSET=0x38C

SPT-LP_LPSS_SnoopLatency_STARTING-BIT=0
SPT-LP_LPSS_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_LPSS_SnoopLatency_METHOD=INSTANCE
SPT-LP_LPSS_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_LPSS_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_LPSS_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_LPSS_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_LPSS_SnoopLatency_OUTPUT-LABEL=LPSS:Snp Lat(us)

SPT-LP_LPSS_NoSnoopLatency_STARTING-BIT=16
SPT-LP_LPSS_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_LPSS_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_LPSS_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_LPSS_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_LPSS_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_LPSS_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_LPSS_NoSnoopLatency_OUTPUT-LABEL=LPSS:N-Snp Lat(us)

# CAM
SPT-LP_CAM_PCI_READ-CSIR=1
SPT-LP_CAM_PCI_READ-DEVICE=1
SPT-LP_CAM_PCI_READ-OVERTIME=1
SPT-LP_CAM_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_CAM_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_CAM_PCI_BUS=0x0
SPT-LP_CAM_PCI_DEVICE=0x1F
SPT-LP_CAM_PCI_FUNCTION=0x2
SPT-LP_CAM_PCI_ADDR-OFFSET=0x390

SPT-LP_CAM_SnoopLatency_STARTING-BIT=0
SPT-LP_CAM_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_CAM_SnoopLatency_METHOD=INSTANCE
SPT-LP_CAM_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_CAM_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_CAM_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_CAM_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_CAM_SnoopLatency_OUTPUT-LABEL=CAM:Snp Lat(us)

SPT-LP_CAM_NoSnoopLatency_STARTING-BIT=16
SPT-LP_CAM_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_CAM_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_CAM_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_CAM_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_CAM_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_CAM_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_CAM_NoSnoopLatency_OUTPUT-LABEL=CAM:N-Snp Lat(us)

# PCIe-SPD
SPT-LP_PCIe-SPD_PCI_READ-CSIR=1
SPT-LP_PCIe-SPD_PCI_READ-DEVICE=1
SPT-LP_PCIe-SPD_PCI_READ-OVERTIME=1
SPT-LP_PCIe-SPD_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_PCIe-SPD_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_PCIe-SPD_PCI_BUS=0x0
SPT-LP_PCIe-SPD_PCI_DEVICE=0x1F
SPT-LP_PCIe-SPD_PCI_FUNCTION=0x2
SPT-LP_PCIe-SPD_PCI_ADDR-OFFSET=0x394

SPT-LP_PCIe-SPD_SnoopLatency_STARTING-BIT=0
SPT-LP_PCIe-SPD_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPD_SnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPD_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPD_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPD_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_PCIe-SPD_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPD_SnoopLatency_OUTPUT-LABEL=PCIe-SPD:Snp Lat(us)

SPT-LP_PCIe-SPD_NoSnoopLatency_STARTING-BIT=16
SPT-LP_PCIe-SPD_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPD_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPD_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPD_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPD_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_PCIe-SPD_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPD_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPD:N-Snp Lat(us)

# PCIe-SPE
SPT-LP_PCIe-SPE_PCI_READ-CSIR=1
SPT-LP_PCIe-SPE_PCI_READ-DEVICE=1
SPT-LP_PCIe-SPE_PCI_READ-OVERTIME=1
SPT-LP_PCIe-SPE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_PCIe-SPE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_PCIe-SPE_PCI_BUS=0x0
SPT-LP_PCIe-SPE_PCI_DEVICE=0x1F
SPT-LP_PCIe-SPE_PCI_FUNCTION=0x2
SPT-LP_PCIe-SPE_PCI_ADDR-OFFSET=0x398

SPT-LP_PCIe-SPE_SnoopLatency_STARTING-BIT=0
SPT-LP_PCIe-SPE_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPE_SnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPE_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPE_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_PCIe-SPE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPE_SnoopLatency_OUTPUT-LABEL=PCIe-SPE:Snp Lat(us)

SPT-LP_PCIe-SPE_NoSnoopLatency_STARTING-BIT=16
SPT-LP_PCIe-SPE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_PCIe-SPE_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_PCIe-SPE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_PCIe-SPE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_PCIe-SPE_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_PCIe-SPE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_PCIe-SPE_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPE:N-Snp Lat(us)

# ESPI
SPT-LP_ESPI_PCI_READ-CSIR=1
SPT-LP_ESPI_PCI_READ-DEVICE=1
SPT-LP_ESPI_PCI_READ-OVERTIME=1
SPT-LP_ESPI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_ESPI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_ESPI_PCI_BUS=0x0
SPT-LP_ESPI_PCI_DEVICE=0x1F
SPT-LP_ESPI_PCI_FUNCTION=0x2
SPT-LP_ESPI_PCI_ADDR-OFFSET=0x39C

SPT-LP_ESPI_SnoopLatency_STARTING-BIT=0
SPT-LP_ESPI_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_ESPI_SnoopLatency_METHOD=INSTANCE
SPT-LP_ESPI_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_ESPI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ESPI_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_ESPI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ESPI_SnoopLatency_OUTPUT-LABEL=ESPI:Snp Lat(us)

SPT-LP_ESPI_NoSnoopLatency_STARTING-BIT=16
SPT-LP_ESPI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_ESPI_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_ESPI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_ESPI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ESPI_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_ESPI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ESPI_NoSnoopLatency_OUTPUT-LABEL=ESPI:N-Snp Lat(us)

# SCC
SPT-LP_SCC_PCI_READ-CSIR=1
SPT-LP_SCC_PCI_READ-DEVICE=1
SPT-LP_SCC_PCI_READ-OVERTIME=1
SPT-LP_SCC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_SCC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_SCC_PCI_BUS=0x0
SPT-LP_SCC_PCI_DEVICE=0x1F
SPT-LP_SCC_PCI_FUNCTION=0x2
SPT-LP_SCC_PCI_ADDR-OFFSET=0x3A0

SPT-LP_SCC_SnoopLatency_STARTING-BIT=0
SPT-LP_SCC_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_SCC_SnoopLatency_METHOD=INSTANCE
SPT-LP_SCC_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_SCC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_SCC_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_SCC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_SCC_SnoopLatency_OUTPUT-LABEL=SCC:Snp Lat(us)

SPT-LP_SCC_NoSnoopLatency_STARTING-BIT=16
SPT-LP_SCC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_SCC_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_SCC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_SCC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_SCC_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_SCC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_SCC_NoSnoopLatency_OUTPUT-LABEL=SCC:N-Snp Lat(us)

# ISH
SPT-LP_ISH_PCI_READ-CSIR=1
SPT-LP_ISH_PCI_READ-DEVICE=1
SPT-LP_ISH_PCI_READ-OVERTIME=1
SPT-LP_ISH_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_ISH_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_ISH_PCI_BUS=0x0
SPT-LP_ISH_PCI_DEVICE=0x1F
SPT-LP_ISH_PCI_FUNCTION=0x2
SPT-LP_ISH_PCI_ADDR-OFFSET=0x3A4

SPT-LP_ISH_SnoopLatency_STARTING-BIT=0
SPT-LP_ISH_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_ISH_SnoopLatency_METHOD=INSTANCE
SPT-LP_ISH_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_ISH_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ISH_SnoopLatency_GROUP=1)SnoopLatency
SPT-LP_ISH_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ISH_SnoopLatency_OUTPUT-LABEL=ISH:Snp Lat(us)

SPT-LP_ISH_NoSnoopLatency_STARTING-BIT=16
SPT-LP_ISH_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-LP_ISH_NoSnoopLatency_METHOD=INSTANCE
SPT-LP_ISH_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-LP_ISH_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-LP_ISH_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-LP_ISH_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-LP_ISH_NoSnoopLatency_OUTPUT-LABEL=ISH:N-Snp Lat(us)

# LTR-IGNORE
SPT-LP_LTR-IGNORE_PCI_READ-CSIR=1
SPT-LP_LTR-IGNORE_PCI_READ-DEVICE=1
SPT-LP_LTR-IGNORE_PCI_READ-OVERTIME=1
SPT-LP_LTR-IGNORE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-LP_LTR-IGNORE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-LP_LTR-IGNORE_PCI_BUS=0x0
SPT-LP_LTR-IGNORE_PCI_DEVICE=0x1F
SPT-LP_LTR-IGNORE_PCI_FUNCTION=0x2
SPT-LP_LTR-IGNORE_PCI_ADDR-OFFSET=0x30C

SPT-LP_LTR-IGNORE_@ISH_STARTING-BIT=17
SPT-LP_LTR-IGNORE_@ISH_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@ISH_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@SCC_STARTING-BIT=16
SPT-LP_LTR-IGNORE_@SCC_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@SCC_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@ESPI_STARTING-BIT=15
SPT-LP_LTR-IGNORE_@ESPI_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@ESPI_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@CAM_STARTING-BIT=14
SPT-LP_LTR-IGNORE_@CAM_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@CAM_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@PCIe-SPE_STARTING-BIT=13
SPT-LP_LTR-IGNORE_@PCIe-SPE_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@PCIe-SPE_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@PCIe-SPD_STARTING-BIT=12
SPT-LP_LTR-IGNORE_@PCIe-SPD_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@PCIe-SPD_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@LPSS_STARTING-BIT=11
SPT-LP_LTR-IGNORE_@LPSS_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@LPSS_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@AZ(HD-AUDIO)_STARTING-BIT=9
SPT-LP_LTR-IGNORE_@AZ(HD-AUDIO)_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@AZ(HD-AUDIO)_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@PCIe-SPC_STARTING-BIT=8
SPT-LP_LTR-IGNORE_@PCIe-SPC_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@PCIe-SPC_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@ME_STARTING-BIT=6
SPT-LP_LTR-IGNORE_@ME_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@ME_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@XHCI_STARTING-BIT=4
SPT-LP_LTR-IGNORE_@XHCI_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@XHCI_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@GBE_STARTING-BIT=3
SPT-LP_LTR-IGNORE_@GBE_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@GBE_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@SATA_STARTING-BIT=2
SPT-LP_LTR-IGNORE_@SATA_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@SATA_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@PCIe-SPB_STARTING-BIT=1
SPT-LP_LTR-IGNORE_@PCIe-SPB_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@PCIe-SPB_METHOD=INSTANCE

SPT-LP_LTR-IGNORE_@PCIe-SPA_STARTING-BIT=0
SPT-LP_LTR-IGNORE_@PCIe-SPA_CONSTANT-MASK=0x01
SPT-LP_LTR-IGNORE_@PCIe-SPA_METHOD=INSTANCE


#-------------------------------------------------------------------------------
# SkyLake PCH-H (SPT-H)
#-------------------------------------------------------------------------------

SPT-H_VR-CURRENT-CFG_MSR_PACKAGE=0x601
SPT-H_VR-CURRENT-CFG_MSR_READ-CSIR=1
SPT-H_VR-CURRENT-CFG_MSR_READ-DEVICE=1

SPT-H_VR-CURRENT-CFG_@PltThreshold_STARTING-BIT=30
SPT-H_VR-CURRENT-CFG_@PltThreshold_CONSTANT-MASK=0x01
SPT-H_VR-CURRENT-CFG_@PltThreshold_METHOD=INSTANCE
SPT-H_VR-CURRENT-CFG_@PltThreshold_MAP_0=3000
SPT-H_VR-CURRENT-CFG_@PltThreshold_MAP_1=500

# CPPM-MISC-CFG
SPT-H_CPPM-MISC-CFG_PCI_READ-CSIR=1
SPT-H_CPPM-MISC-CFG_PCI_READ-DEVICE=1
SPT-H_CPPM-MISC-CFG_PCI_READ-OVERTIME=1
SPT-H_CPPM-MISC-CFG_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_CPPM-MISC-CFG_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_CPPM-MISC-CFG_PCI_BUS=0x0
SPT-H_CPPM-MISC-CFG_PCI_DEVICE=0x1F
SPT-H_CPPM-MISC-CFG_PCI_FUNCTION=0x2
SPT-H_CPPM-MISC-CFG_PCI_ADDR-OFFSET=0x320

SPT-H_CPPM-MISC-CFG_@MaxCpuMsgLtr_STARTING-BIT=8
SPT-H_CPPM-MISC-CFG_@MaxCpuMsgLtr_CONSTANT-MASK=0xFFFFFF
SPT-H_CPPM-MISC-CFG_@MaxCpuMsgLtr_METHOD=INSTANCE

# XHCI-ACTIVE
SPT-H_XHCI-ACTIVE_PCI_READ-CSIR=1
SPT-H_XHCI-ACTIVE_PCI_READ-DEVICE=1
SPT-H_XHCI-ACTIVE_PCI_READ-OVERTIME=1
SPT-H_XHCI-ACTIVE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_XHCI-ACTIVE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_XHCI-ACTIVE_PCI_BUS=0x0
SPT-H_XHCI-ACTIVE_PCI_DEVICE=0x1F
SPT-H_XHCI-ACTIVE_PCI_FUNCTION=0x2
SPT-H_XHCI-ACTIVE_PCI_ADDR-OFFSET=0x32C

SPT-H_XHCI-ACTIVE_SnoopLatency_STARTING-BIT=0
SPT-H_XHCI-ACTIVE_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_XHCI-ACTIVE_SnoopLatency_METHOD=INSTANCE
SPT-H_XHCI-ACTIVE_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_XHCI-ACTIVE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_XHCI-ACTIVE_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_XHCI-ACTIVE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_XHCI-ACTIVE_SnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:Snp Lat(us)

SPT-H_XHCI-ACTIVE_NoSnoopLatency_STARTING-BIT=16
SPT-H_XHCI-ACTIVE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_XHCI-ACTIVE_NoSnoopLatency_METHOD=INSTANCE
SPT-H_XHCI-ACTIVE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_XHCI-ACTIVE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_XHCI-ACTIVE_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_XHCI-ACTIVE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_XHCI-ACTIVE_NoSnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:N-Snp Lat(us)

# CUR_PLT
SPT-H_CUR-PLT_PCI_READ-CSIR=1
SPT-H_CUR-PLT_PCI_READ-DEVICE=1
SPT-H_CUR-PLT_PCI_READ-OVERTIME=1
SPT-H_CUR-PLT_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_CUR-PLT_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_CUR-PLT_PCI_BUS=0x0
SPT-H_CUR-PLT_PCI_DEVICE=0x1F
SPT-H_CUR-PLT_PCI_FUNCTION=0x2
SPT-H_CUR-PLT_PCI_ADDR-OFFSET=0x350

SPT-H_CUR-PLT_SnoopSlowLatency_STARTING-BIT=0
SPT-H_CUR-PLT_SnoopSlowLatency_CONSTANT-MASK=0x01FF
SPT-H_CUR-PLT_SnoopSlowLatency_METHOD=INSTANCE
SPT-H_CUR-PLT_SnoopSlowLatency_HANDLER=AGGR_LATENCY
SPT-H_CUR-PLT_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_CUR-PLT_SnoopSlowLatency_GROUP=1)SnoopLatency
SPT-H_CUR-PLT_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_CUR-PLT_SnoopSlowLatency_TIMELINE-PRE-MSG=* Indicates No LTR data available
SPT-H_CUR-PLT_SnoopSlowLatency_OUTPUT-LABEL=CUR-PLT:Slow-Snp Lat(us)

SPT-H_CUR-PLT_SnoopFastLatency_STARTING-BIT=9
SPT-H_CUR-PLT_SnoopFastLatency_CONSTANT-MASK=0x01FF
SPT-H_CUR-PLT_SnoopFastLatency_METHOD=INSTANCE
SPT-H_CUR-PLT_SnoopFastLatency_HANDLER=AGGR_LATENCY
SPT-H_CUR-PLT_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_CUR-PLT_SnoopFastLatency_GROUP=1)SnoopLatency
SPT-H_CUR-PLT_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_CUR-PLT_SnoopFastLatency_OUTPUT-LABEL=CUR-PLT:Fast-Snp Lat(us)

SPT-H_CUR-PLT_NoSnoopLatency_STARTING-BIT=18
SPT-H_CUR-PLT_NoSnoopLatency_CONSTANT-MASK=0x01FF
SPT-H_CUR-PLT_NoSnoopLatency_METHOD=INSTANCE
SPT-H_CUR-PLT_NoSnoopLatency_HANDLER=AGGR_LATENCY
SPT-H_CUR-PLT_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_CUR-PLT_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_CUR-PLT_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_CUR-PLT_NoSnoopLatency_OUTPUT-LABEL=CUR-PLT:N-Snp Lat(us)

# ASLT (AGGR-LAT)
SPT-H_ASLT(Aggr Subsys)_PCI_READ-CSIR=1
SPT-H_ASLT(Aggr Subsys)_PCI_READ-DEVICE=1
SPT-H_ASLT(Aggr Subsys)_PCI_READ-OVERTIME=1
SPT-H_ASLT(Aggr Subsys)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_ASLT(Aggr Subsys)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_ASLT(Aggr Subsys)_PCI_BUS=0x0
SPT-H_ASLT(Aggr Subsys)_PCI_DEVICE=0x1F
SPT-H_ASLT(Aggr Subsys)_PCI_FUNCTION=0x2
SPT-H_ASLT(Aggr Subsys)_PCI_ADDR-OFFSET=0x354

SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_STARTING-BIT=0
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_CONSTANT-MASK=0x01FF
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_METHOD=INSTANCE
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_HANDLER=AGGR_LATENCY
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_GROUP=1)SnoopLatency
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ASLT(Aggr Subsys)_SnoopSlowLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Slow-Snp Lat(us)

SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_STARTING-BIT=9
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_CONSTANT-MASK=0x01FF
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_METHOD=INSTANCE
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_HANDLER=AGGR_LATENCY
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_GROUP=1)SnoopLatency
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ASLT(Aggr Subsys)_SnoopFastLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Fast-Snp Lat(us)

SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_STARTING-BIT=18
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_CONSTANT-MASK=0x01FF
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_METHOD=INSTANCE
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_HANDLER=AGGR_LATENCY
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ASLT(Aggr Subsys)_NoSnoopLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):N-Snp Lat(us)

# PCIe-SPA
SPT-H_PCIe-SPA_PCI_READ-CSIR=1
SPT-H_PCIe-SPA_PCI_READ-DEVICE=1
SPT-H_PCIe-SPA_PCI_READ-OVERTIME=1
SPT-H_PCIe-SPA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_PCIe-SPA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_PCIe-SPA_PCI_BUS=0x0
SPT-H_PCIe-SPA_PCI_DEVICE=0x1F
SPT-H_PCIe-SPA_PCI_FUNCTION=0x2
SPT-H_PCIe-SPA_PCI_ADDR-OFFSET=0x360

SPT-H_PCIe-SPA_SnoopLatency_STARTING-BIT=0
SPT-H_PCIe-SPA_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPA_SnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPA_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPA_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_PCIe-SPA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPA_SnoopLatency_OUTPUT-LABEL=PCIe-SPA:Snp Lat(us)

SPT-H_PCIe-SPA_NoSnoopLatency_STARTING-BIT=16
SPT-H_PCIe-SPA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPA_NoSnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPA_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_PCIe-SPA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPA_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPA:N-Snp Lat(us)

# PCIe-SPB
SPT-H_PCIe-SPB_PCI_READ-CSIR=1
SPT-H_PCIe-SPB_PCI_READ-DEVICE=1
SPT-H_PCIe-SPB_PCI_READ-OVERTIME=1
SPT-H_PCIe-SPB_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_PCIe-SPB_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_PCIe-SPB_PCI_BUS=0x0
SPT-H_PCIe-SPB_PCI_DEVICE=0x1F
SPT-H_PCIe-SPB_PCI_FUNCTION=0x2
SPT-H_PCIe-SPB_PCI_ADDR-OFFSET=0x364

SPT-H_PCIe-SPB_SnoopLatency_STARTING-BIT=0
SPT-H_PCIe-SPB_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPB_SnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPB_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPB_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPB_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_PCIe-SPB_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPB_SnoopLatency_OUTPUT-LABEL=PCIe-SPB:Snp Lat(us)

SPT-H_PCIe-SPB_NoSnoopLatency_STARTING-BIT=16
SPT-H_PCIe-SPB_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPB_NoSnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPB_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPB_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPB_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_PCIe-SPB_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPB_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPB:N-Snp Lat(us)

# SATA
SPT-H_SATA_PCI_READ-CSIR=1
SPT-H_SATA_PCI_READ-DEVICE=1
SPT-H_SATA_PCI_READ-OVERTIME=1
SPT-H_SATA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_SATA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_SATA_PCI_BUS=0x0
SPT-H_SATA_PCI_DEVICE=0x1F
SPT-H_SATA_PCI_FUNCTION=0x2
SPT-H_SATA_PCI_ADDR-OFFSET=0x368

SPT-H_SATA_SnoopLatency_STARTING-BIT=0
SPT-H_SATA_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_SATA_SnoopLatency_METHOD=INSTANCE
SPT-H_SATA_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_SATA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_SATA_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_SATA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_SATA_SnoopLatency_OUTPUT-LABEL=SATA:Snp Lat(us)

SPT-H_SATA_NoSnoopLatency_STARTING-BIT=16
SPT-H_SATA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_SATA_NoSnoopLatency_METHOD=INSTANCE
SPT-H_SATA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_SATA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_SATA_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_SATA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_SATA_NoSnoopLatency_OUTPUT-LABEL=SATA:N-Snp Lat(us)

# GBE
SPT-H_GBE_PCI_READ-CSIR=1
SPT-H_GBE_PCI_READ-DEVICE=1
SPT-H_GBE_PCI_READ-OVERTIME=1
SPT-H_GBE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_GBE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_GBE_PCI_BUS=0x0
SPT-H_GBE_PCI_DEVICE=0x1F
SPT-H_GBE_PCI_FUNCTION=0x2
SPT-H_GBE_PCI_ADDR-OFFSET=0x36C

SPT-H_GBE_SnoopLatency_STARTING-BIT=0
SPT-H_GBE_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_GBE_SnoopLatency_METHOD=INSTANCE
SPT-H_GBE_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_GBE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_GBE_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_GBE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_GBE_SnoopLatency_OUTPUT-LABEL=GBE:Snp Lat(us)

SPT-H_GBE_NoSnoopLatency_STARTING-BIT=16
SPT-H_GBE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_GBE_NoSnoopLatency_METHOD=INSTANCE
SPT-H_GBE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_GBE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_GBE_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_GBE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_GBE_NoSnoopLatency_OUTPUT-LABEL=GBE:N-Snp Lat(us)

# XHCI
SPT-H_XHCI_PCI_READ-CSIR=1
SPT-H_XHCI_PCI_READ-DEVICE=1
SPT-H_XHCI_PCI_READ-OVERTIME=1
SPT-H_XHCI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_XHCI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_XHCI_PCI_BUS=0x0
SPT-H_XHCI_PCI_DEVICE=0x1F
SPT-H_XHCI_PCI_FUNCTION=0x2
SPT-H_XHCI_PCI_ADDR-OFFSET=0x370

SPT-H_XHCI_SnoopLatency_STARTING-BIT=0
SPT-H_XHCI_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_XHCI_SnoopLatency_METHOD=INSTANCE
SPT-H_XHCI_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_XHCI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_XHCI_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_XHCI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_XHCI_SnoopLatency_OUTPUT-LABEL=XHCI:Snp Lat(us)

SPT-H_XHCI_NoSnoopLatency_STARTING-BIT=16
SPT-H_XHCI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_XHCI_NoSnoopLatency_METHOD=INSTANCE
SPT-H_XHCI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_XHCI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_XHCI_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_XHCI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_XHCI_NoSnoopLatency_OUTPUT-LABEL=XHCI:N-Snp Lat(us)

# ME
SPT-H_ME_PCI_READ-CSIR=1
SPT-H_ME_PCI_READ-DEVICE=1
SPT-H_ME_PCI_READ-OVERTIME=1
SPT-H_ME_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_ME_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_ME_PCI_BUS=0x0
SPT-H_ME_PCI_DEVICE=0x1F
SPT-H_ME_PCI_FUNCTION=0x2
SPT-H_ME_PCI_ADDR-OFFSET=0x378

SPT-H_ME_SnoopLatency_STARTING-BIT=0
SPT-H_ME_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_ME_SnoopLatency_METHOD=INSTANCE
SPT-H_ME_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_ME_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ME_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_ME_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ME_SnoopLatency_OUTPUT-LABEL=ME:Snp Lat(us)

SPT-H_ME_NoSnoopLatency_STARTING-BIT=16
SPT-H_ME_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_ME_NoSnoopLatency_METHOD=INSTANCE
SPT-H_ME_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_ME_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ME_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_ME_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ME_NoSnoopLatency_OUTPUT-LABEL=ME:N-Snp Lat(us)

# PCIe-SPC
SPT-H_PCIe-SPC_PCI_READ-CSIR=1
SPT-H_PCIe-SPC_PCI_READ-DEVICE=1
SPT-H_PCIe-SPC_PCI_READ-OVERTIME=1
SPT-H_PCIe-SPC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_PCIe-SPC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_PCIe-SPC_PCI_BUS=0x0
SPT-H_PCIe-SPC_PCI_DEVICE=0x1F
SPT-H_PCIe-SPC_PCI_FUNCTION=0x2
SPT-H_PCIe-SPC_PCI_ADDR-OFFSET=0x380

SPT-H_PCIe-SPC_SnoopLatency_STARTING-BIT=0
SPT-H_PCIe-SPC_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPC_SnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPC_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPC_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_PCIe-SPC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPC_SnoopLatency_OUTPUT-LABEL=PCIe-SPC:Snp Lat(us)

SPT-H_PCIe-SPC_NoSnoopLatency_STARTING-BIT=16
SPT-H_PCIe-SPC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPC_NoSnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPC_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_PCIe-SPC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPC_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPC:N-Snp Lat(us)

# AZALIA(HD-AUDIO)
SPT-H_AZ(HD-AUDIO)_PCI_READ-CSIR=1
SPT-H_AZ(HD-AUDIO)_PCI_READ-DEVICE=1
SPT-H_AZ(HD-AUDIO)_PCI_READ-OVERTIME=1
SPT-H_AZ(HD-AUDIO)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_AZ(HD-AUDIO)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_AZ(HD-AUDIO)_PCI_BUS=0x0
SPT-H_AZ(HD-AUDIO)_PCI_DEVICE=0x1F
SPT-H_AZ(HD-AUDIO)_PCI_FUNCTION=0x2
SPT-H_AZ(HD-AUDIO)_PCI_ADDR-OFFSET=0x384

SPT-H_AZ(HD-AUDIO)_SnoopLatency_STARTING-BIT=0
SPT-H_AZ(HD-AUDIO)_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_AZ(HD-AUDIO)_SnoopLatency_METHOD=INSTANCE
SPT-H_AZ(HD-AUDIO)_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_AZ(HD-AUDIO)_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_AZ(HD-AUDIO)_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_AZ(HD-AUDIO)_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_AZ(HD-AUDIO)_SnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):Snp Lat(us)

SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_STARTING-BIT=16
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_METHOD=INSTANCE
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_AZ(HD-AUDIO)_NoSnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):N-Snp Lat(us)

# LPSS
SPT-H_LPSS_PCI_READ-CSIR=1
SPT-H_LPSS_PCI_READ-DEVICE=1
SPT-H_LPSS_PCI_READ-OVERTIME=1
SPT-H_LPSS_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_LPSS_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_LPSS_PCI_BUS=0x0
SPT-H_LPSS_PCI_DEVICE=0x1F
SPT-H_LPSS_PCI_FUNCTION=0x2
SPT-H_LPSS_PCI_ADDR-OFFSET=0x38C

SPT-H_LPSS_SnoopLatency_STARTING-BIT=0
SPT-H_LPSS_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_LPSS_SnoopLatency_METHOD=INSTANCE
SPT-H_LPSS_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_LPSS_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_LPSS_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_LPSS_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_LPSS_SnoopLatency_OUTPUT-LABEL=LPSS:Snp Lat(us)

SPT-H_LPSS_NoSnoopLatency_STARTING-BIT=16
SPT-H_LPSS_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_LPSS_NoSnoopLatency_METHOD=INSTANCE
SPT-H_LPSS_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_LPSS_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_LPSS_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_LPSS_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_LPSS_NoSnoopLatency_OUTPUT-LABEL=LPSS:N-Snp Lat(us)

# CAM
SPT-H_CAM_PCI_READ-CSIR=1
SPT-H_CAM_PCI_READ-DEVICE=1
SPT-H_CAM_PCI_READ-OVERTIME=1
SPT-H_CAM_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_CAM_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_CAM_PCI_BUS=0x0
SPT-H_CAM_PCI_DEVICE=0x1F
SPT-H_CAM_PCI_FUNCTION=0x2
SPT-H_CAM_PCI_ADDR-OFFSET=0x390

SPT-H_CAM_SnoopLatency_STARTING-BIT=0
SPT-H_CAM_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_CAM_SnoopLatency_METHOD=INSTANCE
SPT-H_CAM_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_CAM_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_CAM_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_CAM_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_CAM_SnoopLatency_OUTPUT-LABEL=CAM:Snp Lat(us)

SPT-H_CAM_NoSnoopLatency_STARTING-BIT=16
SPT-H_CAM_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_CAM_NoSnoopLatency_METHOD=INSTANCE
SPT-H_CAM_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_CAM_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_CAM_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_CAM_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_CAM_NoSnoopLatency_OUTPUT-LABEL=CAM:N-Snp Lat(us)

# PCIe-SPD
SPT-H_PCIe-SPD_PCI_READ-CSIR=1
SPT-H_PCIe-SPD_PCI_READ-DEVICE=1
SPT-H_PCIe-SPD_PCI_READ-OVERTIME=1
SPT-H_PCIe-SPD_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_PCIe-SPD_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_PCIe-SPD_PCI_BUS=0x0
SPT-H_PCIe-SPD_PCI_DEVICE=0x1F
SPT-H_PCIe-SPD_PCI_FUNCTION=0x2
SPT-H_PCIe-SPD_PCI_ADDR-OFFSET=0x394

SPT-H_PCIe-SPD_SnoopLatency_STARTING-BIT=0
SPT-H_PCIe-SPD_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPD_SnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPD_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPD_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPD_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_PCIe-SPD_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPD_SnoopLatency_OUTPUT-LABEL=PCIe-SPD:Snp Lat(us)

SPT-H_PCIe-SPD_NoSnoopLatency_STARTING-BIT=16
SPT-H_PCIe-SPD_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPD_NoSnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPD_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPD_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPD_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_PCIe-SPD_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPD_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPD:N-Snp Lat(us)

# PCIe-SPE
SPT-H_PCIe-SPE_PCI_READ-CSIR=1
SPT-H_PCIe-SPE_PCI_READ-DEVICE=1
SPT-H_PCIe-SPE_PCI_READ-OVERTIME=1
SPT-H_PCIe-SPE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_PCIe-SPE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_PCIe-SPE_PCI_BUS=0x0
SPT-H_PCIe-SPE_PCI_DEVICE=0x1F
SPT-H_PCIe-SPE_PCI_FUNCTION=0x2
SPT-H_PCIe-SPE_PCI_ADDR-OFFSET=0x398

SPT-H_PCIe-SPE_SnoopLatency_STARTING-BIT=0
SPT-H_PCIe-SPE_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPE_SnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPE_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPE_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_PCIe-SPE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPE_SnoopLatency_OUTPUT-LABEL=PCIe-SPE:Snp Lat(us)

SPT-H_PCIe-SPE_NoSnoopLatency_STARTING-BIT=16
SPT-H_PCIe-SPE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_PCIe-SPE_NoSnoopLatency_METHOD=INSTANCE
SPT-H_PCIe-SPE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_PCIe-SPE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_PCIe-SPE_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_PCIe-SPE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_PCIe-SPE_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPE:N-Snp Lat(us)

# ESPI
SPT-H_ESPI_PCI_READ-CSIR=1
SPT-H_ESPI_PCI_READ-DEVICE=1
SPT-H_ESPI_PCI_READ-OVERTIME=1
SPT-H_ESPI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_ESPI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_ESPI_PCI_BUS=0x0
SPT-H_ESPI_PCI_DEVICE=0x1F
SPT-H_ESPI_PCI_FUNCTION=0x2
SPT-H_ESPI_PCI_ADDR-OFFSET=0x39C

SPT-H_ESPI_SnoopLatency_STARTING-BIT=0
SPT-H_ESPI_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_ESPI_SnoopLatency_METHOD=INSTANCE
SPT-H_ESPI_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_ESPI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ESPI_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_ESPI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ESPI_SnoopLatency_OUTPUT-LABEL=ESPI:Snp Lat(us)

SPT-H_ESPI_NoSnoopLatency_STARTING-BIT=16
SPT-H_ESPI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_ESPI_NoSnoopLatency_METHOD=INSTANCE
SPT-H_ESPI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_ESPI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ESPI_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_ESPI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ESPI_NoSnoopLatency_OUTPUT-LABEL=ESPI:N-Snp Lat(us)

# SCC
SPT-H_SCC_PCI_READ-CSIR=1
SPT-H_SCC_PCI_READ-DEVICE=1
SPT-H_SCC_PCI_READ-OVERTIME=1
SPT-H_SCC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_SCC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_SCC_PCI_BUS=0x0
SPT-H_SCC_PCI_DEVICE=0x1F
SPT-H_SCC_PCI_FUNCTION=0x2
SPT-H_SCC_PCI_ADDR-OFFSET=0x3A0

SPT-H_SCC_SnoopLatency_STARTING-BIT=0
SPT-H_SCC_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_SCC_SnoopLatency_METHOD=INSTANCE
SPT-H_SCC_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_SCC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_SCC_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_SCC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_SCC_SnoopLatency_OUTPUT-LABEL=SCC:Snp Lat(us)

SPT-H_SCC_NoSnoopLatency_STARTING-BIT=16
SPT-H_SCC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_SCC_NoSnoopLatency_METHOD=INSTANCE
SPT-H_SCC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_SCC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_SCC_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_SCC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_SCC_NoSnoopLatency_OUTPUT-LABEL=SCC:N-Snp Lat(us)

# ISH
SPT-H_ISH_PCI_READ-CSIR=1
SPT-H_ISH_PCI_READ-DEVICE=1
SPT-H_ISH_PCI_READ-OVERTIME=1
SPT-H_ISH_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_ISH_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_ISH_PCI_BUS=0x0
SPT-H_ISH_PCI_DEVICE=0x1F
SPT-H_ISH_PCI_FUNCTION=0x2
SPT-H_ISH_PCI_ADDR-OFFSET=0x3A4

SPT-H_ISH_SnoopLatency_STARTING-BIT=0
SPT-H_ISH_SnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_ISH_SnoopLatency_METHOD=INSTANCE
SPT-H_ISH_SnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_ISH_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ISH_SnoopLatency_GROUP=1)SnoopLatency
SPT-H_ISH_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ISH_SnoopLatency_OUTPUT-LABEL=ISH:Snp Lat(us)

SPT-H_ISH_NoSnoopLatency_STARTING-BIT=16
SPT-H_ISH_NoSnoopLatency_CONSTANT-MASK=0xFFFF
SPT-H_ISH_NoSnoopLatency_METHOD=INSTANCE
SPT-H_ISH_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
SPT-H_ISH_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
SPT-H_ISH_NoSnoopLatency_GROUP=2)NoSnoopLatency
SPT-H_ISH_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
SPT-H_ISH_NoSnoopLatency_OUTPUT-LABEL=ISH:N-Snp Lat(us)

# LTR-IGNORE
SPT-H_LTR-IGNORE_PCI_READ-CSIR=1
SPT-H_LTR-IGNORE_PCI_READ-DEVICE=1
SPT-H_LTR-IGNORE_PCI_READ-OVERTIME=1
SPT-H_LTR-IGNORE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
SPT-H_LTR-IGNORE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPT-H_LTR-IGNORE_PCI_BUS=0x0
SPT-H_LTR-IGNORE_PCI_DEVICE=0x1F
SPT-H_LTR-IGNORE_PCI_FUNCTION=0x2
SPT-H_LTR-IGNORE_PCI_ADDR-OFFSET=0x30C

SPT-H_LTR-IGNORE_@ISH_STARTING-BIT=17
SPT-H_LTR-IGNORE_@ISH_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@ISH_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@SCC_STARTING-BIT=16
SPT-H_LTR-IGNORE_@SCC_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@SCC_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@ESPI_STARTING-BIT=15
SPT-H_LTR-IGNORE_@ESPI_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@ESPI_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@CAM_STARTING-BIT=14
SPT-H_LTR-IGNORE_@CAM_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@CAM_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@PCIe-SPE_STARTING-BIT=13
SPT-H_LTR-IGNORE_@PCIe-SPE_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@PCIe-SPE_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@PCIe-SPD_STARTING-BIT=12
SPT-H_LTR-IGNORE_@PCIe-SPD_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@PCIe-SPD_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@LPSS_STARTING-BIT=11
SPT-H_LTR-IGNORE_@LPSS_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@LPSS_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@AZ(HD-AUDIO)_STARTING-BIT=9
SPT-H_LTR-IGNORE_@AZ(HD-AUDIO)_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@AZ(HD-AUDIO)_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@PCIe-SPC_STARTING-BIT=8
SPT-H_LTR-IGNORE_@PCIe-SPC_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@PCIe-SPC_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@ME_STARTING-BIT=6
SPT-H_LTR-IGNORE_@ME_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@ME_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@XHCI_STARTING-BIT=4
SPT-H_LTR-IGNORE_@XHCI_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@XHCI_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@GBE_STARTING-BIT=3
SPT-H_LTR-IGNORE_@GBE_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@GBE_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@SATA_STARTING-BIT=2
SPT-H_LTR-IGNORE_@SATA_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@SATA_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@PCIe-SPB_STARTING-BIT=1
SPT-H_LTR-IGNORE_@PCIe-SPB_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@PCIe-SPB_METHOD=INSTANCE

SPT-H_LTR-IGNORE_@PCIe-SPA_STARTING-BIT=0
SPT-H_LTR-IGNORE_@PCIe-SPA_CONSTANT-MASK=0x01
SPT-H_LTR-IGNORE_@PCIe-SPA_METHOD=INSTANCE


#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------

KBP-H_VR-CURRENT-CFG_MSR_PACKAGE=0x601
KBP-H_VR-CURRENT-CFG_MSR_READ-CSIR=1
KBP-H_VR-CURRENT-CFG_MSR_READ-DEVICE=1

KBP-H_VR-CURRENT-CFG_@PltThreshold_STARTING-BIT=30
KBP-H_VR-CURRENT-CFG_@PltThreshold_CONSTANT-MASK=0x01
KBP-H_VR-CURRENT-CFG_@PltThreshold_METHOD=INSTANCE
KBP-H_VR-CURRENT-CFG_@PltThreshold_MAP_0=3000
KBP-H_VR-CURRENT-CFG_@PltThreshold_MAP_1=500

# CPPM-MISC-CFG
KBP-H_CPPM-MISC-CFG_PCI_READ-CSIR=1
KBP-H_CPPM-MISC-CFG_PCI_READ-DEVICE=1
KBP-H_CPPM-MISC-CFG_PCI_READ-OVERTIME=1
KBP-H_CPPM-MISC-CFG_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_CPPM-MISC-CFG_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_CPPM-MISC-CFG_PCI_BUS=0x0
KBP-H_CPPM-MISC-CFG_PCI_DEVICE=0x1F
KBP-H_CPPM-MISC-CFG_PCI_FUNCTION=0x2
KBP-H_CPPM-MISC-CFG_PCI_ADDR-OFFSET=0x320

KBP-H_CPPM-MISC-CFG_@MaxCpuMsgLtr_STARTING-BIT=8
KBP-H_CPPM-MISC-CFG_@MaxCpuMsgLtr_CONSTANT-MASK=0xFFFFFF
KBP-H_CPPM-MISC-CFG_@MaxCpuMsgLtr_METHOD=INSTANCE

# XHCI-ACTIVE
KBP-H_XHCI-ACTIVE_PCI_READ-CSIR=1
KBP-H_XHCI-ACTIVE_PCI_READ-DEVICE=1
KBP-H_XHCI-ACTIVE_PCI_READ-OVERTIME=1
KBP-H_XHCI-ACTIVE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_XHCI-ACTIVE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_XHCI-ACTIVE_PCI_BUS=0x0
KBP-H_XHCI-ACTIVE_PCI_DEVICE=0x1F
KBP-H_XHCI-ACTIVE_PCI_FUNCTION=0x2
KBP-H_XHCI-ACTIVE_PCI_ADDR-OFFSET=0x32C

KBP-H_XHCI-ACTIVE_SnoopLatency_STARTING-BIT=0
KBP-H_XHCI-ACTIVE_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_XHCI-ACTIVE_SnoopLatency_METHOD=INSTANCE
KBP-H_XHCI-ACTIVE_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_XHCI-ACTIVE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_XHCI-ACTIVE_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_XHCI-ACTIVE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_XHCI-ACTIVE_SnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:Snp Lat(us)

KBP-H_XHCI-ACTIVE_NoSnoopLatency_STARTING-BIT=16
KBP-H_XHCI-ACTIVE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_XHCI-ACTIVE_NoSnoopLatency_METHOD=INSTANCE
KBP-H_XHCI-ACTIVE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_XHCI-ACTIVE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_XHCI-ACTIVE_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_XHCI-ACTIVE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_XHCI-ACTIVE_NoSnoopLatency_OUTPUT-LABEL=XHCI-ACTIVE:N-Snp Lat(us)

# CUR_PLT
KBP-H_CUR-PLT_PCI_READ-CSIR=1
KBP-H_CUR-PLT_PCI_READ-DEVICE=1
KBP-H_CUR-PLT_PCI_READ-OVERTIME=1
KBP-H_CUR-PLT_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_CUR-PLT_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_CUR-PLT_PCI_BUS=0x0
KBP-H_CUR-PLT_PCI_DEVICE=0x1F
KBP-H_CUR-PLT_PCI_FUNCTION=0x2
KBP-H_CUR-PLT_PCI_ADDR-OFFSET=0x350

KBP-H_CUR-PLT_SnoopSlowLatency_STARTING-BIT=0
KBP-H_CUR-PLT_SnoopSlowLatency_CONSTANT-MASK=0x01FF
KBP-H_CUR-PLT_SnoopSlowLatency_METHOD=INSTANCE
KBP-H_CUR-PLT_SnoopSlowLatency_HANDLER=AGGR_LATENCY
KBP-H_CUR-PLT_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_CUR-PLT_SnoopSlowLatency_GROUP=1)SnoopLatency
KBP-H_CUR-PLT_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_CUR-PLT_SnoopSlowLatency_TIMELINE-PRE-MSG=* Indicates No LTR data available
KBP-H_CUR-PLT_SnoopSlowLatency_OUTPUT-LABEL=CUR-PLT:Slow-Snp Lat(us)

KBP-H_CUR-PLT_SnoopFastLatency_STARTING-BIT=9
KBP-H_CUR-PLT_SnoopFastLatency_CONSTANT-MASK=0x01FF
KBP-H_CUR-PLT_SnoopFastLatency_METHOD=INSTANCE
KBP-H_CUR-PLT_SnoopFastLatency_HANDLER=AGGR_LATENCY
KBP-H_CUR-PLT_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_CUR-PLT_SnoopFastLatency_GROUP=1)SnoopLatency
KBP-H_CUR-PLT_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_CUR-PLT_SnoopFastLatency_OUTPUT-LABEL=CUR-PLT:Fast-Snp Lat(us)

KBP-H_CUR-PLT_NoSnoopLatency_STARTING-BIT=18
KBP-H_CUR-PLT_NoSnoopLatency_CONSTANT-MASK=0x01FF
KBP-H_CUR-PLT_NoSnoopLatency_METHOD=INSTANCE
KBP-H_CUR-PLT_NoSnoopLatency_HANDLER=AGGR_LATENCY
KBP-H_CUR-PLT_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_CUR-PLT_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_CUR-PLT_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_CUR-PLT_NoSnoopLatency_OUTPUT-LABEL=CUR-PLT:N-Snp Lat(us)

# ASLT(AGGR-LAT)
KBP-H_ASLT(Aggr Subsys)_PCI_READ-CSIR=1
KBP-H_ASLT(Aggr Subsys)_PCI_READ-DEVICE=1
KBP-H_ASLT(Aggr Subsys)_PCI_READ-OVERTIME=1
KBP-H_ASLT(Aggr Subsys)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_ASLT(Aggr Subsys)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_ASLT(Aggr Subsys)_PCI_BUS=0x0
KBP-H_ASLT(Aggr Subsys)_PCI_DEVICE=0x1F
KBP-H_ASLT(Aggr Subsys)_PCI_FUNCTION=0x2
KBP-H_ASLT(Aggr Subsys)_PCI_ADDR-OFFSET=0x354

KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_STARTING-BIT=0
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_CONSTANT-MASK=0x01FF
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_METHOD=INSTANCE
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_HANDLER=AGGR_LATENCY
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_GROUP=1)SnoopLatency
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ASLT(Aggr Subsys)_SnoopSlowLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Slow-Snp Lat(us)

KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_STARTING-BIT=9
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_CONSTANT-MASK=0x01FF
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_METHOD=INSTANCE
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_HANDLER=AGGR_LATENCY
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_GROUP=1)SnoopLatency
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ASLT(Aggr Subsys)_SnoopFastLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Fast-Snp Lat(us)

KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_STARTING-BIT=18
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_CONSTANT-MASK=0x01FF
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_METHOD=INSTANCE
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_HANDLER=AGGR_LATENCY
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ASLT(Aggr Subsys)_NoSnoopLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):N-Snp Lat(us)

# PCIe-SPA
KBP-H_PCIe-SPA_PCI_READ-CSIR=1
KBP-H_PCIe-SPA_PCI_READ-DEVICE=1
KBP-H_PCIe-SPA_PCI_READ-OVERTIME=1
KBP-H_PCIe-SPA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_PCIe-SPA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_PCIe-SPA_PCI_BUS=0x0
KBP-H_PCIe-SPA_PCI_DEVICE=0x1F
KBP-H_PCIe-SPA_PCI_FUNCTION=0x2
KBP-H_PCIe-SPA_PCI_ADDR-OFFSET=0x360

KBP-H_PCIe-SPA_SnoopLatency_STARTING-BIT=0
KBP-H_PCIe-SPA_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPA_SnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPA_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPA_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_PCIe-SPA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPA_SnoopLatency_OUTPUT-LABEL=PCIe-SPA:Snp Lat(us)

KBP-H_PCIe-SPA_NoSnoopLatency_STARTING-BIT=16
KBP-H_PCIe-SPA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPA_NoSnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPA_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_PCIe-SPA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPA_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPA:N-Snp Lat(us)

# PCIe-SPB
KBP-H_PCIe-SPB_PCI_READ-CSIR=1
KBP-H_PCIe-SPB_PCI_READ-DEVICE=1
KBP-H_PCIe-SPB_PCI_READ-OVERTIME=1
KBP-H_PCIe-SPB_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_PCIe-SPB_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_PCIe-SPB_PCI_BUS=0x0
KBP-H_PCIe-SPB_PCI_DEVICE=0x1F
KBP-H_PCIe-SPB_PCI_FUNCTION=0x2
KBP-H_PCIe-SPB_PCI_ADDR-OFFSET=0x364

KBP-H_PCIe-SPB_SnoopLatency_STARTING-BIT=0
KBP-H_PCIe-SPB_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPB_SnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPB_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPB_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPB_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_PCIe-SPB_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPB_SnoopLatency_OUTPUT-LABEL=PCIe-SPB:Snp Lat(us)

KBP-H_PCIe-SPB_NoSnoopLatency_STARTING-BIT=16
KBP-H_PCIe-SPB_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPB_NoSnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPB_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPB_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPB_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_PCIe-SPB_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPB_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPB:N-Snp Lat(us)

# SATA
KBP-H_SATA_PCI_READ-CSIR=1
KBP-H_SATA_PCI_READ-DEVICE=1
KBP-H_SATA_PCI_READ-OVERTIME=1
KBP-H_SATA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_SATA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_SATA_PCI_BUS=0x0
KBP-H_SATA_PCI_DEVICE=0x1F
KBP-H_SATA_PCI_FUNCTION=0x2
KBP-H_SATA_PCI_ADDR-OFFSET=0x368

KBP-H_SATA_SnoopLatency_STARTING-BIT=0
KBP-H_SATA_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_SATA_SnoopLatency_METHOD=INSTANCE
KBP-H_SATA_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_SATA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_SATA_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_SATA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_SATA_SnoopLatency_OUTPUT-LABEL=SATA:Snp Lat(us)

KBP-H_SATA_NoSnoopLatency_STARTING-BIT=16
KBP-H_SATA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_SATA_NoSnoopLatency_METHOD=INSTANCE
KBP-H_SATA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_SATA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_SATA_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_SATA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_SATA_NoSnoopLatency_OUTPUT-LABEL=SATA:N-Snp Lat(us)

# GBE
KBP-H_GBE_PCI_READ-CSIR=1
KBP-H_GBE_PCI_READ-DEVICE=1
KBP-H_GBE_PCI_READ-OVERTIME=1
KBP-H_GBE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_GBE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_GBE_PCI_BUS=0x0
KBP-H_GBE_PCI_DEVICE=0x1F
KBP-H_GBE_PCI_FUNCTION=0x2
KBP-H_GBE_PCI_ADDR-OFFSET=0x36C

KBP-H_GBE_SnoopLatency_STARTING-BIT=0
KBP-H_GBE_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_GBE_SnoopLatency_METHOD=INSTANCE
KBP-H_GBE_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_GBE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_GBE_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_GBE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_GBE_SnoopLatency_OUTPUT-LABEL=GBE:Snp Lat(us)

KBP-H_GBE_NoSnoopLatency_STARTING-BIT=16
KBP-H_GBE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_GBE_NoSnoopLatency_METHOD=INSTANCE
KBP-H_GBE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_GBE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_GBE_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_GBE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_GBE_NoSnoopLatency_OUTPUT-LABEL=GBE:N-Snp Lat(us)

# XHCI
KBP-H_XHCI_PCI_READ-CSIR=1
KBP-H_XHCI_PCI_READ-DEVICE=1
KBP-H_XHCI_PCI_READ-OVERTIME=1
KBP-H_XHCI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_XHCI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_XHCI_PCI_BUS=0x0
KBP-H_XHCI_PCI_DEVICE=0x1F
KBP-H_XHCI_PCI_FUNCTION=0x2
KBP-H_XHCI_PCI_ADDR-OFFSET=0x370

KBP-H_XHCI_SnoopLatency_STARTING-BIT=0
KBP-H_XHCI_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_XHCI_SnoopLatency_METHOD=INSTANCE
KBP-H_XHCI_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_XHCI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_XHCI_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_XHCI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_XHCI_SnoopLatency_OUTPUT-LABEL=XHCI:Snp Lat(us)

KBP-H_XHCI_NoSnoopLatency_STARTING-BIT=16
KBP-H_XHCI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_XHCI_NoSnoopLatency_METHOD=INSTANCE
KBP-H_XHCI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_XHCI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_XHCI_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_XHCI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_XHCI_NoSnoopLatency_OUTPUT-LABEL=XHCI:N-Snp Lat(us)

# ME
KBP-H_ME_PCI_READ-CSIR=1
KBP-H_ME_PCI_READ-DEVICE=1
KBP-H_ME_PCI_READ-OVERTIME=1
KBP-H_ME_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_ME_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_ME_PCI_BUS=0x0
KBP-H_ME_PCI_DEVICE=0x1F
KBP-H_ME_PCI_FUNCTION=0x2
KBP-H_ME_PCI_ADDR-OFFSET=0x378

KBP-H_ME_SnoopLatency_STARTING-BIT=0
KBP-H_ME_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_ME_SnoopLatency_METHOD=INSTANCE
KBP-H_ME_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_ME_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ME_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_ME_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ME_SnoopLatency_OUTPUT-LABEL=ME:Snp Lat(us)

KBP-H_ME_NoSnoopLatency_STARTING-BIT=16
KBP-H_ME_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_ME_NoSnoopLatency_METHOD=INSTANCE
KBP-H_ME_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_ME_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ME_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_ME_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ME_NoSnoopLatency_OUTPUT-LABEL=ME:N-Snp Lat(us)

# PCIe-SPC
KBP-H_PCIe-SPC_PCI_READ-CSIR=1
KBP-H_PCIe-SPC_PCI_READ-DEVICE=1
KBP-H_PCIe-SPC_PCI_READ-OVERTIME=1
KBP-H_PCIe-SPC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_PCIe-SPC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_PCIe-SPC_PCI_BUS=0x0
KBP-H_PCIe-SPC_PCI_DEVICE=0x1F
KBP-H_PCIe-SPC_PCI_FUNCTION=0x2
KBP-H_PCIe-SPC_PCI_ADDR-OFFSET=0x380

KBP-H_PCIe-SPC_SnoopLatency_STARTING-BIT=0
KBP-H_PCIe-SPC_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPC_SnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPC_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPC_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_PCIe-SPC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPC_SnoopLatency_OUTPUT-LABEL=PCIe-SPC:Snp Lat(us)

KBP-H_PCIe-SPC_NoSnoopLatency_STARTING-BIT=16
KBP-H_PCIe-SPC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPC_NoSnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPC_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_PCIe-SPC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPC_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPC:N-Snp Lat(us)

# AZALIA(HD-AUDIO)
KBP-H_AZ(HD-AUDIO)_PCI_READ-CSIR=1
KBP-H_AZ(HD-AUDIO)_PCI_READ-DEVICE=1
KBP-H_AZ(HD-AUDIO)_PCI_READ-OVERTIME=1
KBP-H_AZ(HD-AUDIO)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_AZ(HD-AUDIO)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_AZ(HD-AUDIO)_PCI_BUS=0x0
KBP-H_AZ(HD-AUDIO)_PCI_DEVICE=0x1F
KBP-H_AZ(HD-AUDIO)_PCI_FUNCTION=0x2
KBP-H_AZ(HD-AUDIO)_PCI_ADDR-OFFSET=0x384

KBP-H_AZ(HD-AUDIO)_SnoopLatency_STARTING-BIT=0
KBP-H_AZ(HD-AUDIO)_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_AZ(HD-AUDIO)_SnoopLatency_METHOD=INSTANCE
KBP-H_AZ(HD-AUDIO)_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_AZ(HD-AUDIO)_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_AZ(HD-AUDIO)_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_AZ(HD-AUDIO)_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_AZ(HD-AUDIO)_SnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):Snp Lat(us)

KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_STARTING-BIT=16
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_METHOD=INSTANCE
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_AZ(HD-AUDIO)_NoSnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):N-Snp Lat(us)

# LPSS
KBP-H_LPSS_PCI_READ-CSIR=1
KBP-H_LPSS_PCI_READ-DEVICE=1
KBP-H_LPSS_PCI_READ-OVERTIME=1
KBP-H_LPSS_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_LPSS_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_LPSS_PCI_BUS=0x0
KBP-H_LPSS_PCI_DEVICE=0x1F
KBP-H_LPSS_PCI_FUNCTION=0x2
KBP-H_LPSS_PCI_ADDR-OFFSET=0x38C

KBP-H_LPSS_SnoopLatency_STARTING-BIT=0
KBP-H_LPSS_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_LPSS_SnoopLatency_METHOD=INSTANCE
KBP-H_LPSS_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_LPSS_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_LPSS_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_LPSS_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_LPSS_SnoopLatency_OUTPUT-LABEL=LPSS:Snp Lat(us)

KBP-H_LPSS_NoSnoopLatency_STARTING-BIT=16
KBP-H_LPSS_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_LPSS_NoSnoopLatency_METHOD=INSTANCE
KBP-H_LPSS_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_LPSS_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_LPSS_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_LPSS_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_LPSS_NoSnoopLatency_OUTPUT-LABEL=LPSS:N-Snp Lat(us)

# CAM
KBP-H_CAM_PCI_READ-CSIR=1
KBP-H_CAM_PCI_READ-DEVICE=1
KBP-H_CAM_PCI_READ-OVERTIME=1
KBP-H_CAM_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_CAM_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_CAM_PCI_BUS=0x0
KBP-H_CAM_PCI_DEVICE=0x1F
KBP-H_CAM_PCI_FUNCTION=0x2
KBP-H_CAM_PCI_ADDR-OFFSET=0x390

KBP-H_CAM_SnoopLatency_STARTING-BIT=0
KBP-H_CAM_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_CAM_SnoopLatency_METHOD=INSTANCE
KBP-H_CAM_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_CAM_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_CAM_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_CAM_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_CAM_SnoopLatency_OUTPUT-LABEL=CAM:Snp Lat(us)

KBP-H_CAM_NoSnoopLatency_STARTING-BIT=16
KBP-H_CAM_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_CAM_NoSnoopLatency_METHOD=INSTANCE
KBP-H_CAM_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_CAM_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_CAM_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_CAM_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_CAM_NoSnoopLatency_OUTPUT-LABEL=CAM:N-Snp Lat(us)

# PCIe-SPD
KBP-H_PCIe-SPD_PCI_READ-CSIR=1
KBP-H_PCIe-SPD_PCI_READ-DEVICE=1
KBP-H_PCIe-SPD_PCI_READ-OVERTIME=1
KBP-H_PCIe-SPD_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_PCIe-SPD_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_PCIe-SPD_PCI_BUS=0x0
KBP-H_PCIe-SPD_PCI_DEVICE=0x1F
KBP-H_PCIe-SPD_PCI_FUNCTION=0x2
KBP-H_PCIe-SPD_PCI_ADDR-OFFSET=0x394

KBP-H_PCIe-SPD_SnoopLatency_STARTING-BIT=0
KBP-H_PCIe-SPD_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPD_SnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPD_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPD_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPD_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_PCIe-SPD_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPD_SnoopLatency_OUTPUT-LABEL=PCIe-SPD:Snp Lat(us)

KBP-H_PCIe-SPD_NoSnoopLatency_STARTING-BIT=16
KBP-H_PCIe-SPD_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPD_NoSnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPD_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPD_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPD_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_PCIe-SPD_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPD_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPD:N-Snp Lat(us)

# PCIe-SPE
KBP-H_PCIe-SPE_PCI_READ-CSIR=1
KBP-H_PCIe-SPE_PCI_READ-DEVICE=1
KBP-H_PCIe-SPE_PCI_READ-OVERTIME=1
KBP-H_PCIe-SPE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_PCIe-SPE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_PCIe-SPE_PCI_BUS=0x0
KBP-H_PCIe-SPE_PCI_DEVICE=0x1F
KBP-H_PCIe-SPE_PCI_FUNCTION=0x2
KBP-H_PCIe-SPE_PCI_ADDR-OFFSET=0x398

KBP-H_PCIe-SPE_SnoopLatency_STARTING-BIT=0
KBP-H_PCIe-SPE_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPE_SnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPE_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPE_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_PCIe-SPE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPE_SnoopLatency_OUTPUT-LABEL=PCIe-SPE:Snp Lat(us)

KBP-H_PCIe-SPE_NoSnoopLatency_STARTING-BIT=16
KBP-H_PCIe-SPE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_PCIe-SPE_NoSnoopLatency_METHOD=INSTANCE
KBP-H_PCIe-SPE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_PCIe-SPE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_PCIe-SPE_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_PCIe-SPE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_PCIe-SPE_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPE:N-Snp Lat(us)

# ESPI
KBP-H_ESPI_PCI_READ-CSIR=1
KBP-H_ESPI_PCI_READ-DEVICE=1
KBP-H_ESPI_PCI_READ-OVERTIME=1
KBP-H_ESPI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_ESPI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_ESPI_PCI_BUS=0x0
KBP-H_ESPI_PCI_DEVICE=0x1F
KBP-H_ESPI_PCI_FUNCTION=0x2
KBP-H_ESPI_PCI_ADDR-OFFSET=0x39C

KBP-H_ESPI_SnoopLatency_STARTING-BIT=0
KBP-H_ESPI_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_ESPI_SnoopLatency_METHOD=INSTANCE
KBP-H_ESPI_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_ESPI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ESPI_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_ESPI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ESPI_SnoopLatency_OUTPUT-LABEL=ESPI:Snp Lat(us)

KBP-H_ESPI_NoSnoopLatency_STARTING-BIT=16
KBP-H_ESPI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_ESPI_NoSnoopLatency_METHOD=INSTANCE
KBP-H_ESPI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_ESPI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ESPI_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_ESPI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ESPI_NoSnoopLatency_OUTPUT-LABEL=ESPI:N-Snp Lat(us)

# SCC
KBP-H_SCC_PCI_READ-CSIR=1
KBP-H_SCC_PCI_READ-DEVICE=1
KBP-H_SCC_PCI_READ-OVERTIME=1
KBP-H_SCC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_SCC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_SCC_PCI_BUS=0x0
KBP-H_SCC_PCI_DEVICE=0x1F
KBP-H_SCC_PCI_FUNCTION=0x2
KBP-H_SCC_PCI_ADDR-OFFSET=0x3A0

KBP-H_SCC_SnoopLatency_STARTING-BIT=0
KBP-H_SCC_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_SCC_SnoopLatency_METHOD=INSTANCE
KBP-H_SCC_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_SCC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_SCC_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_SCC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_SCC_SnoopLatency_OUTPUT-LABEL=SCC:Snp Lat(us)

KBP-H_SCC_NoSnoopLatency_STARTING-BIT=16
KBP-H_SCC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_SCC_NoSnoopLatency_METHOD=INSTANCE
KBP-H_SCC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_SCC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_SCC_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_SCC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_SCC_NoSnoopLatency_OUTPUT-LABEL=SCC:N-Snp Lat(us)

# ISH
KBP-H_ISH_PCI_READ-CSIR=1
KBP-H_ISH_PCI_READ-DEVICE=1
KBP-H_ISH_PCI_READ-OVERTIME=1
KBP-H_ISH_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_ISH_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_ISH_PCI_BUS=0x0
KBP-H_ISH_PCI_DEVICE=0x1F
KBP-H_ISH_PCI_FUNCTION=0x2
KBP-H_ISH_PCI_ADDR-OFFSET=0x3A4

KBP-H_ISH_SnoopLatency_STARTING-BIT=0
KBP-H_ISH_SnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_ISH_SnoopLatency_METHOD=INSTANCE
KBP-H_ISH_SnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_ISH_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ISH_SnoopLatency_GROUP=1)SnoopLatency
KBP-H_ISH_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ISH_SnoopLatency_OUTPUT-LABEL=ISH:Snp Lat(us)

KBP-H_ISH_NoSnoopLatency_STARTING-BIT=16
KBP-H_ISH_NoSnoopLatency_CONSTANT-MASK=0xFFFF
KBP-H_ISH_NoSnoopLatency_METHOD=INSTANCE
KBP-H_ISH_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
KBP-H_ISH_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
KBP-H_ISH_NoSnoopLatency_GROUP=2)NoSnoopLatency
KBP-H_ISH_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
KBP-H_ISH_NoSnoopLatency_OUTPUT-LABEL=ISH:N-Snp Lat(us)

# LTR-IGNORE
KBP-H_LTR-IGNORE_PCI_READ-CSIR=1
KBP-H_LTR-IGNORE_PCI_READ-DEVICE=1
KBP-H_LTR-IGNORE_PCI_READ-OVERTIME=1
KBP-H_LTR-IGNORE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
KBP-H_LTR-IGNORE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBP-H_LTR-IGNORE_PCI_BUS=0x0
KBP-H_LTR-IGNORE_PCI_DEVICE=0x1F
KBP-H_LTR-IGNORE_PCI_FUNCTION=0x2
KBP-H_LTR-IGNORE_PCI_ADDR-OFFSET=0x30C

KBP-H_LTR-IGNORE_@ISH_STARTING-BIT=17
KBP-H_LTR-IGNORE_@ISH_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@ISH_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@SCC_STARTING-BIT=16
KBP-H_LTR-IGNORE_@SCC_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@SCC_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@ESPI_STARTING-BIT=15
KBP-H_LTR-IGNORE_@ESPI_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@ESPI_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@CAM_STARTING-BIT=14
KBP-H_LTR-IGNORE_@CAM_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@CAM_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@PCIe-SPE_STARTING-BIT=13
KBP-H_LTR-IGNORE_@PCIe-SPE_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@PCIe-SPE_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@PCIe-SPD_STARTING-BIT=12
KBP-H_LTR-IGNORE_@PCIe-SPD_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@PCIe-SPD_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@LPSS_STARTING-BIT=11
KBP-H_LTR-IGNORE_@LPSS_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@LPSS_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@AZ(HD-AUDIO)_STARTING-BIT=9
KBP-H_LTR-IGNORE_@AZ(HD-AUDIO)_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@AZ(HD-AUDIO)_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@PCIe-SPC_STARTING-BIT=8
KBP-H_LTR-IGNORE_@PCIe-SPC_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@PCIe-SPC_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@ME_STARTING-BIT=6
KBP-H_LTR-IGNORE_@ME_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@ME_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@XHCI_STARTING-BIT=4
KBP-H_LTR-IGNORE_@XHCI_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@XHCI_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@GBE_STARTING-BIT=3
KBP-H_LTR-IGNORE_@GBE_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@GBE_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@SATA_STARTING-BIT=2
KBP-H_LTR-IGNORE_@SATA_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@SATA_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@PCIe-SPB_STARTING-BIT=1
KBP-H_LTR-IGNORE_@PCIe-SPB_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@PCIe-SPB_METHOD=INSTANCE

KBP-H_LTR-IGNORE_@PCIe-SPA_STARTING-BIT=0
KBP-H_LTR-IGNORE_@PCIe-SPA_CONSTANT-MASK=0x01
KBP-H_LTR-IGNORE_@PCIe-SPA_METHOD=INSTANCE

# -->START EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------

# The corresponding values for VR-CURRENT-CFG are not known. So commenting out this section till we get the right values.
#CNP-LP_VR-CURRENT-CFG_MSR_PACKAGE=0x601
#CNP-LP_VR-CURRENT-CFG_MSR_READ-CSIR=1
#CNP-LP_VR-CURRENT-CFG_MSR_READ-DEVICE=1

#CNP-LP_VR-CURRENT-CFG_@PltThreshold_STARTING-BIT=30
#CNP-LP_VR-CURRENT-CFG_@PltThreshold_CONSTANT-MASK=0x01
#CNP-LP_VR-CURRENT-CFG_@PltThreshold_METHOD=INSTANCE
#CNP-LP_VR-CURRENT-CFG_@PltThreshold_MAP_0=3000
#CNP-LP_VR-CURRENT-CFG_@PltThreshold_MAP_1=500

# CPPM-MISC-CFG
CNP-LP_CPPM-MISC-CFG_PCI_READ-CSIR=1
CNP-LP_CPPM-MISC-CFG_PCI_READ-DEVICE=1
CNP-LP_CPPM-MISC-CFG_PCI_READ-OVERTIME=1
CNP-LP_CPPM-MISC-CFG_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_CPPM-MISC-CFG_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_CPPM-MISC-CFG_PCI_BUS=0x0
CNP-LP_CPPM-MISC-CFG_PCI_DEVICE=0x1F
CNP-LP_CPPM-MISC-CFG_PCI_FUNCTION=0x2
CNP-LP_CPPM-MISC-CFG_PCI_ADDR-OFFSET=0x1B20

CNP-LP_CPPM-MISC-CFG_@MaxCpuMsgLtr_STARTING-BIT=8
CNP-LP_CPPM-MISC-CFG_@MaxCpuMsgLtr_CONSTANT-MASK=0xFFFFFF
CNP-LP_CPPM-MISC-CFG_@MaxCpuMsgLtr_METHOD=INSTANCE

# CUR_PLT
CNP-LP_CUR-PLT_PCI_READ-CSIR=1
CNP-LP_CUR-PLT_PCI_READ-DEVICE=1
CNP-LP_CUR-PLT_PCI_READ-OVERTIME=1
CNP-LP_CUR-PLT_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_CUR-PLT_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_CUR-PLT_PCI_BUS=0x0
CNP-LP_CUR-PLT_PCI_DEVICE=0x1F
CNP-LP_CUR-PLT_PCI_FUNCTION=0x2
CNP-LP_CUR-PLT_PCI_ADDR-OFFSET=0x1B50

CNP-LP_CUR-PLT_SnoopSlowLatency_STARTING-BIT=0
CNP-LP_CUR-PLT_SnoopSlowLatency_CONSTANT-MASK=0x01FF
CNP-LP_CUR-PLT_SnoopSlowLatency_METHOD=INSTANCE
CNP-LP_CUR-PLT_SnoopSlowLatency_HANDLER=AGGR_LATENCY
CNP-LP_CUR-PLT_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CUR-PLT_SnoopSlowLatency_GROUP=1)SnoopLatency
CNP-LP_CUR-PLT_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CUR-PLT_SnoopSlowLatency_TIMELINE-PRE-MSG=* Indicates No LTR data available
CNP-LP_CUR-PLT_SnoopSlowLatency_OUTPUT-LABEL=CUR-PLT:Slow-Snp Lat(us)

CNP-LP_CUR-PLT_SnoopFastLatency_STARTING-BIT=9
CNP-LP_CUR-PLT_SnoopFastLatency_CONSTANT-MASK=0x01FF
CNP-LP_CUR-PLT_SnoopFastLatency_METHOD=INSTANCE
CNP-LP_CUR-PLT_SnoopFastLatency_HANDLER=AGGR_LATENCY
CNP-LP_CUR-PLT_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CUR-PLT_SnoopFastLatency_GROUP=1)SnoopLatency
CNP-LP_CUR-PLT_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CUR-PLT_SnoopFastLatency_OUTPUT-LABEL=CUR-PLT:Fast-Snp Lat(us)

CNP-LP_CUR-PLT_NoSnoopLatency_STARTING-BIT=18
CNP-LP_CUR-PLT_NoSnoopLatency_CONSTANT-MASK=0x01FF
CNP-LP_CUR-PLT_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_CUR-PLT_NoSnoopLatency_HANDLER=AGGR_LATENCY
CNP-LP_CUR-PLT_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CUR-PLT_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_CUR-PLT_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CUR-PLT_NoSnoopLatency_OUTPUT-LABEL=CUR-PLT:N-Snp Lat(us)

# ASLT(AGGR-LAT)
CNP-LP_ASLT(Aggr Subsys)_PCI_READ-CSIR=1
CNP-LP_ASLT(Aggr Subsys)_PCI_READ-DEVICE=1
CNP-LP_ASLT(Aggr Subsys)_PCI_READ-OVERTIME=1
CNP-LP_ASLT(Aggr Subsys)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_ASLT(Aggr Subsys)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_ASLT(Aggr Subsys)_PCI_BUS=0x0
CNP-LP_ASLT(Aggr Subsys)_PCI_DEVICE=0x1F
CNP-LP_ASLT(Aggr Subsys)_PCI_FUNCTION=0x2
CNP-LP_ASLT(Aggr Subsys)_PCI_ADDR-OFFSET=0x1B54

CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_STARTING-BIT=0
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_CONSTANT-MASK=0x01FF
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_METHOD=INSTANCE
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_HANDLER=AGGR_LATENCY
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_GROUP=1)SnoopLatency
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ASLT(Aggr Subsys)_SnoopSlowLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Slow-Snp Lat(us)

CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_STARTING-BIT=9
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_CONSTANT-MASK=0x01FF
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_METHOD=INSTANCE
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_HANDLER=AGGR_LATENCY
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_GROUP=1)SnoopLatency
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ASLT(Aggr Subsys)_SnoopFastLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):Fast-Snp Lat(us)

CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_STARTING-BIT=18
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_CONSTANT-MASK=0x01FF
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_HANDLER=AGGR_LATENCY
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ASLT(Aggr Subsys)_NoSnoopLatency_OUTPUT-LABEL=ASLT(Aggr Subsys):N-Snp Lat(us)

# PCIe-SPA
CNP-LP_PCIe-SPA_PCI_READ-CSIR=1
CNP-LP_PCIe-SPA_PCI_READ-DEVICE=1
CNP-LP_PCIe-SPA_PCI_READ-OVERTIME=1
CNP-LP_PCIe-SPA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_PCIe-SPA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_PCIe-SPA_PCI_BUS=0x0
CNP-LP_PCIe-SPA_PCI_DEVICE=0x1F
CNP-LP_PCIe-SPA_PCI_FUNCTION=0x2
CNP-LP_PCIe-SPA_PCI_ADDR-OFFSET=0x1B60

CNP-LP_PCIe-SPA_SnoopLatency_STARTING-BIT=0
CNP-LP_PCIe-SPA_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPA_SnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPA_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPA_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_PCIe-SPA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPA_SnoopLatency_OUTPUT-LABEL=PCIe-SPA:Snp Lat(us)

CNP-LP_PCIe-SPA_NoSnoopLatency_STARTING-BIT=16
CNP-LP_PCIe-SPA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPA_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPA_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_PCIe-SPA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPA_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPA:N-Snp Lat(us)

# PCIe-SPB
CNP-LP_PCIe-SPB_PCI_READ-CSIR=1
CNP-LP_PCIe-SPB_PCI_READ-DEVICE=1
CNP-LP_PCIe-SPB_PCI_READ-OVERTIME=1
CNP-LP_PCIe-SPB_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_PCIe-SPB_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_PCIe-SPB_PCI_BUS=0x0
CNP-LP_PCIe-SPB_PCI_DEVICE=0x1F
CNP-LP_PCIe-SPB_PCI_FUNCTION=0x2
CNP-LP_PCIe-SPB_PCI_ADDR-OFFSET=0x1B64

CNP-LP_PCIe-SPB_SnoopLatency_STARTING-BIT=0
CNP-LP_PCIe-SPB_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPB_SnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPB_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPB_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPB_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_PCIe-SPB_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPB_SnoopLatency_OUTPUT-LABEL=PCIe-SPB:Snp Lat(us)

CNP-LP_PCIe-SPB_NoSnoopLatency_STARTING-BIT=16
CNP-LP_PCIe-SPB_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPB_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPB_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPB_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPB_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_PCIe-SPB_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPB_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPB:N-Snp Lat(us)

# SATA
CNP-LP_SATA_PCI_READ-CSIR=1
CNP-LP_SATA_PCI_READ-DEVICE=1
CNP-LP_SATA_PCI_READ-OVERTIME=1
CNP-LP_SATA_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_SATA_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_SATA_PCI_BUS=0x0
CNP-LP_SATA_PCI_DEVICE=0x1F
CNP-LP_SATA_PCI_FUNCTION=0x2
CNP-LP_SATA_PCI_ADDR-OFFSET=0x1B68

CNP-LP_SATA_SnoopLatency_STARTING-BIT=0
CNP-LP_SATA_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_SATA_SnoopLatency_METHOD=INSTANCE
CNP-LP_SATA_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_SATA_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_SATA_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_SATA_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_SATA_SnoopLatency_OUTPUT-LABEL=SATA:Snp Lat(us)

CNP-LP_SATA_NoSnoopLatency_STARTING-BIT=16
CNP-LP_SATA_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_SATA_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_SATA_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_SATA_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_SATA_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_SATA_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_SATA_NoSnoopLatency_OUTPUT-LABEL=SATA:N-Snp Lat(us)


# GBE
CNP-LP_GBE_PCI_READ-CSIR=1
CNP-LP_GBE_PCI_READ-DEVICE=1
CNP-LP_GBE_PCI_READ-OVERTIME=1
CNP-LP_GBE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_GBE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_GBE_PCI_BUS=0x0
CNP-LP_GBE_PCI_DEVICE=0x1F
CNP-LP_GBE_PCI_FUNCTION=0x2
CNP-LP_GBE_PCI_ADDR-OFFSET=0x1B6C

CNP-LP_GBE_SnoopLatency_STARTING-BIT=0
CNP-LP_GBE_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_GBE_SnoopLatency_METHOD=INSTANCE
CNP-LP_GBE_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_GBE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_GBE_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_GBE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_GBE_SnoopLatency_OUTPUT-LABEL=GBE:Snp Lat(us)

CNP-LP_GBE_NoSnoopLatency_STARTING-BIT=16
CNP-LP_GBE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_GBE_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_GBE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_GBE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_GBE_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_GBE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_GBE_NoSnoopLatency_OUTPUT-LABEL=GBE:N-Snp Lat(us)

# XHCI
CNP-LP_XHCI_PCI_READ-CSIR=1
CNP-LP_XHCI_PCI_READ-DEVICE=1
CNP-LP_XHCI_PCI_READ-OVERTIME=1
CNP-LP_XHCI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_XHCI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_XHCI_PCI_BUS=0x0
CNP-LP_XHCI_PCI_DEVICE=0x1F
CNP-LP_XHCI_PCI_FUNCTION=0x2
CNP-LP_XHCI_PCI_ADDR-OFFSET=0x1B70

CNP-LP_XHCI_SnoopLatency_STARTING-BIT=0
CNP-LP_XHCI_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_XHCI_SnoopLatency_METHOD=INSTANCE
CNP-LP_XHCI_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_XHCI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_XHCI_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_XHCI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_XHCI_SnoopLatency_OUTPUT-LABEL=XHCI:Snp Lat(us)

CNP-LP_XHCI_NoSnoopLatency_STARTING-BIT=16
CNP-LP_XHCI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_XHCI_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_XHCI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_XHCI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_XHCI_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_XHCI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_XHCI_NoSnoopLatency_OUTPUT-LABEL=XHCI:N-Snp Lat(us)

# ME
CNP-LP_ME_PCI_READ-CSIR=1
CNP-LP_ME_PCI_READ-DEVICE=1
CNP-LP_ME_PCI_READ-OVERTIME=1
CNP-LP_ME_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_ME_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_ME_PCI_BUS=0x0
CNP-LP_ME_PCI_DEVICE=0x1F
CNP-LP_ME_PCI_FUNCTION=0x2
CNP-LP_ME_PCI_ADDR-OFFSET=0x1B78

CNP-LP_ME_SnoopLatency_STARTING-BIT=0
CNP-LP_ME_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_ME_SnoopLatency_METHOD=INSTANCE
CNP-LP_ME_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_ME_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ME_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_ME_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ME_SnoopLatency_OUTPUT-LABEL=ME:Snp Lat(us)

CNP-LP_ME_NoSnoopLatency_STARTING-BIT=16
CNP-LP_ME_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_ME_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_ME_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_ME_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ME_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_ME_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ME_NoSnoopLatency_OUTPUT-LABEL=ME:N-Snp Lat(us)

# PCIe-SPC
CNP-LP_PCIe-SPC_PCI_READ-CSIR=1
CNP-LP_PCIe-SPC_PCI_READ-DEVICE=1
CNP-LP_PCIe-SPC_PCI_READ-OVERTIME=1
CNP-LP_PCIe-SPC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_PCIe-SPC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_PCIe-SPC_PCI_BUS=0x0
CNP-LP_PCIe-SPC_PCI_DEVICE=0x1F
CNP-LP_PCIe-SPC_PCI_FUNCTION=0x2
CNP-LP_PCIe-SPC_PCI_ADDR-OFFSET=0x1B80

CNP-LP_PCIe-SPC_SnoopLatency_STARTING-BIT=0
CNP-LP_PCIe-SPC_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPC_SnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPC_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPC_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_PCIe-SPC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPC_SnoopLatency_OUTPUT-LABEL=PCIe-SPC:Snp Lat(us)

CNP-LP_PCIe-SPC_NoSnoopLatency_STARTING-BIT=16
CNP-LP_PCIe-SPC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPC_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPC_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_PCIe-SPC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPC_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPC:N-Snp Lat(us)

# AZALIA(HD-AUDIO)
CNP-LP_AZ(HD-AUDIO)_PCI_READ-CSIR=1
CNP-LP_AZ(HD-AUDIO)_PCI_READ-DEVICE=1
CNP-LP_AZ(HD-AUDIO)_PCI_READ-OVERTIME=1
CNP-LP_AZ(HD-AUDIO)_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_AZ(HD-AUDIO)_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_AZ(HD-AUDIO)_PCI_BUS=0x0
CNP-LP_AZ(HD-AUDIO)_PCI_DEVICE=0x1F
CNP-LP_AZ(HD-AUDIO)_PCI_FUNCTION=0x2
CNP-LP_AZ(HD-AUDIO)_PCI_ADDR-OFFSET=0x1B84

CNP-LP_AZ(HD-AUDIO)_SnoopLatency_STARTING-BIT=0
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_METHOD=INSTANCE
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_AZ(HD-AUDIO)_SnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):Snp Lat(us)

CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_STARTING-BIT=16
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_AZ(HD-AUDIO)_NoSnoopLatency_OUTPUT-LABEL=AZ(HD-AUDIO):N-Snp Lat(us)

# LPSS
CNP-LP_LPSS_PCI_READ-CSIR=1
CNP-LP_LPSS_PCI_READ-DEVICE=1
CNP-LP_LPSS_PCI_READ-OVERTIME=1
CNP-LP_LPSS_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_LPSS_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_LPSS_PCI_BUS=0x0
CNP-LP_LPSS_PCI_DEVICE=0x1F
CNP-LP_LPSS_PCI_FUNCTION=0x2
CNP-LP_LPSS_PCI_ADDR-OFFSET=0x1B8C

CNP-LP_LPSS_SnoopLatency_STARTING-BIT=0
CNP-LP_LPSS_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_LPSS_SnoopLatency_METHOD=INSTANCE
CNP-LP_LPSS_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_LPSS_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_LPSS_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_LPSS_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_LPSS_SnoopLatency_OUTPUT-LABEL=LPSS:Snp Lat(us)

CNP-LP_LPSS_NoSnoopLatency_STARTING-BIT=16
CNP-LP_LPSS_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_LPSS_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_LPSS_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_LPSS_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_LPSS_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_LPSS_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_LPSS_NoSnoopLatency_OUTPUT-LABEL=LPSS:N-Snp Lat(us)

# CAM
CNP-LP_CAM_PCI_READ-CSIR=1
CNP-LP_CAM_PCI_READ-DEVICE=1
CNP-LP_CAM_PCI_READ-OVERTIME=1
CNP-LP_CAM_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_CAM_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_CAM_PCI_BUS=0x0
CNP-LP_CAM_PCI_DEVICE=0x1F
CNP-LP_CAM_PCI_FUNCTION=0x2
CNP-LP_CAM_PCI_ADDR-OFFSET=0x1B90

CNP-LP_CAM_SnoopLatency_STARTING-BIT=0
CNP-LP_CAM_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_CAM_SnoopLatency_METHOD=INSTANCE
CNP-LP_CAM_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_CAM_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CAM_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_CAM_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CAM_SnoopLatency_OUTPUT-LABEL=CAM:Snp Lat(us)

CNP-LP_CAM_NoSnoopLatency_STARTING-BIT=16
CNP-LP_CAM_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_CAM_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_CAM_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_CAM_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CAM_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_CAM_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CAM_NoSnoopLatency_OUTPUT-LABEL=CAM:N-Snp Lat(us)

# PCIe-SPD
CNP-LP_PCIe-SPD_PCI_READ-CSIR=1
CNP-LP_PCIe-SPD_PCI_READ-DEVICE=1
CNP-LP_PCIe-SPD_PCI_READ-OVERTIME=1
CNP-LP_PCIe-SPD_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_PCIe-SPD_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_PCIe-SPD_PCI_BUS=0x0
CNP-LP_PCIe-SPD_PCI_DEVICE=0x1F
CNP-LP_PCIe-SPD_PCI_FUNCTION=0x2
CNP-LP_PCIe-SPD_PCI_ADDR-OFFSET=0x1B94

CNP-LP_PCIe-SPD_SnoopLatency_STARTING-BIT=0
CNP-LP_PCIe-SPD_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPD_SnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPD_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPD_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPD_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_PCIe-SPD_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPD_SnoopLatency_OUTPUT-LABEL=PCIe-SPD:Snp Lat(us)

CNP-LP_PCIe-SPD_NoSnoopLatency_STARTING-BIT=16
CNP-LP_PCIe-SPD_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPD_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPD_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPD_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPD_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_PCIe-SPD_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPD_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPD:N-Snp Lat(us)

# PCIe-SPE
CNP-LP_PCIe-SPE_PCI_READ-CSIR=1
CNP-LP_PCIe-SPE_PCI_READ-DEVICE=1
CNP-LP_PCIe-SPE_PCI_READ-OVERTIME=1
CNP-LP_PCIe-SPE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_PCIe-SPE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_PCIe-SPE_PCI_BUS=0x0
CNP-LP_PCIe-SPE_PCI_DEVICE=0x1F
CNP-LP_PCIe-SPE_PCI_FUNCTION=0x2
CNP-LP_PCIe-SPE_PCI_ADDR-OFFSET=0x1B98

CNP-LP_PCIe-SPE_SnoopLatency_STARTING-BIT=0
CNP-LP_PCIe-SPE_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPE_SnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPE_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPE_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPE_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_PCIe-SPE_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPE_SnoopLatency_OUTPUT-LABEL=PCIe-SPE:Snp Lat(us)

CNP-LP_PCIe-SPE_NoSnoopLatency_STARTING-BIT=16
CNP-LP_PCIe-SPE_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_PCIe-SPE_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_PCIe-SPE_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_PCIe-SPE_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_PCIe-SPE_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_PCIe-SPE_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_PCIe-SPE_NoSnoopLatency_OUTPUT-LABEL=PCIe-SPE:N-Snp Lat(us)

# ESPI
CNP-LP_ESPI_PCI_READ-CSIR=1
CNP-LP_ESPI_PCI_READ-DEVICE=1
CNP-LP_ESPI_PCI_READ-OVERTIME=1
CNP-LP_ESPI_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_ESPI_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_ESPI_PCI_BUS=0x0
CNP-LP_ESPI_PCI_DEVICE=0x1F
CNP-LP_ESPI_PCI_FUNCTION=0x2
CNP-LP_ESPI_PCI_ADDR-OFFSET=0x1B9C

CNP-LP_ESPI_SnoopLatency_STARTING-BIT=0
CNP-LP_ESPI_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_ESPI_SnoopLatency_METHOD=INSTANCE
CNP-LP_ESPI_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_ESPI_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ESPI_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_ESPI_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ESPI_SnoopLatency_OUTPUT-LABEL=ESPI:Snp Lat(us)

CNP-LP_ESPI_NoSnoopLatency_STARTING-BIT=16
CNP-LP_ESPI_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_ESPI_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_ESPI_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_ESPI_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ESPI_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_ESPI_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ESPI_NoSnoopLatency_OUTPUT-LABEL=ESPI:N-Snp Lat(us)

# SCC
CNP-LP_SCC_PCI_READ-CSIR=1
CNP-LP_SCC_PCI_READ-DEVICE=1
CNP-LP_SCC_PCI_READ-OVERTIME=1
CNP-LP_SCC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_SCC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_SCC_PCI_BUS=0x0
CNP-LP_SCC_PCI_DEVICE=0x1F
CNP-LP_SCC_PCI_FUNCTION=0x2
CNP-LP_SCC_PCI_ADDR-OFFSET=0x1BA0

CNP-LP_SCC_SnoopLatency_STARTING-BIT=0
CNP-LP_SCC_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_SCC_SnoopLatency_METHOD=INSTANCE
CNP-LP_SCC_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_SCC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_SCC_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_SCC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_SCC_SnoopLatency_OUTPUT-LABEL=SCC:Snp Lat(us)

CNP-LP_SCC_NoSnoopLatency_STARTING-BIT=16
CNP-LP_SCC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_SCC_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_SCC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_SCC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_SCC_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_SCC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_SCC_NoSnoopLatency_OUTPUT-LABEL=SCC:N-Snp Lat(us)

# ISH
CNP-LP_ISH_PCI_READ-CSIR=1
CNP-LP_ISH_PCI_READ-DEVICE=1
CNP-LP_ISH_PCI_READ-OVERTIME=1
CNP-LP_ISH_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_ISH_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_ISH_PCI_BUS=0x0
CNP-LP_ISH_PCI_DEVICE=0x1F
CNP-LP_ISH_PCI_FUNCTION=0x2
CNP-LP_ISH_PCI_ADDR-OFFSET=0x1BA4

CNP-LP_ISH_SnoopLatency_STARTING-BIT=0
CNP-LP_ISH_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_ISH_SnoopLatency_METHOD=INSTANCE
CNP-LP_ISH_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_ISH_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ISH_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_ISH_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ISH_SnoopLatency_OUTPUT-LABEL=ISH:Snp Lat(us)

CNP-LP_ISH_NoSnoopLatency_STARTING-BIT=16
CNP-LP_ISH_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_ISH_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_ISH_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_ISH_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_ISH_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_ISH_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_ISH_NoSnoopLatency_OUTPUT-LABEL=ISH:N-Snp Lat(us)

# CNV
CNP-LP_CNV_PCI_READ-CSIR=1
CNP-LP_CNV_PCI_READ-DEVICE=1
CNP-LP_CNV_PCI_READ-OVERTIME=1
CNP-LP_CNV_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_CNV_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_CNV_PCI_BUS=0x0
CNP-LP_CNV_PCI_DEVICE=0x1F
CNP-LP_CNV_PCI_FUNCTION=0x2
CNP-LP_CNV_PCI_ADDR-OFFSET=0x1BF0

CNP-LP_CNV_SnoopLatency_STARTING-BIT=0
CNP-LP_CNV_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_CNV_SnoopLatency_METHOD=INSTANCE
CNP-LP_CNV_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_CNV_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CNV_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_CNV_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CNV_SnoopLatency_OUTPUT-LABEL=CNV:Snp Lat(us)

CNP-LP_CNV_NoSnoopLatency_STARTING-BIT=16
CNP-LP_CNV_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_CNV_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_CNV_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_CNV_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_CNV_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_CNV_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_CNV_NoSnoopLatency_OUTPUT-LABEL=CNV:N-Snp Lat(us)

# EMMC
CNP-LP_EMMC_PCI_READ-CSIR=1
CNP-LP_EMMC_PCI_READ-DEVICE=1
CNP-LP_EMMC_PCI_READ-OVERTIME=1
CNP-LP_EMMC_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_EMMC_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_EMMC_PCI_BUS=0x0
CNP-LP_EMMC_PCI_DEVICE=0x1F
CNP-LP_EMMC_PCI_FUNCTION=0x2
CNP-LP_EMMC_PCI_ADDR-OFFSET=0x1BF4

CNP-LP_EMMC_SnoopLatency_STARTING-BIT=0
CNP-LP_EMMC_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_EMMC_SnoopLatency_METHOD=INSTANCE
CNP-LP_EMMC_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_EMMC_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_EMMC_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_EMMC_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_EMMC_SnoopLatency_OUTPUT-LABEL=EMMC:Snp Lat(us)

CNP-LP_EMMC_NoSnoopLatency_STARTING-BIT=16
CNP-LP_EMMC_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_EMMC_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_EMMC_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_EMMC_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_EMMC_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_EMMC_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_EMMC_NoSnoopLatency_OUTPUT-LABEL=EMMC:N-Snp Lat(us)

# UFSX2
CNP-LP_UFSX2_PCI_READ-CSIR=1
CNP-LP_UFSX2_PCI_READ-DEVICE=1
CNP-LP_UFSX2_PCI_READ-OVERTIME=1
CNP-LP_UFSX2_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_UFSX2_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_UFSX2_PCI_BUS=0x0
CNP-LP_UFSX2_PCI_DEVICE=0x1F
CNP-LP_UFSX2_PCI_FUNCTION=0x2
CNP-LP_UFSX2_PCI_ADDR-OFFSET=0x1BF8

CNP-LP_UFSX2_SnoopLatency_STARTING-BIT=0
CNP-LP_UFSX2_SnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_UFSX2_SnoopLatency_METHOD=INSTANCE
CNP-LP_UFSX2_SnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_UFSX2_SnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_UFSX2_SnoopLatency_GROUP=1)SnoopLatency
CNP-LP_UFSX2_SnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_UFSX2_SnoopLatency_OUTPUT-LABEL=UFSX2:Snp Lat(us)

CNP-LP_UFSX2_NoSnoopLatency_STARTING-BIT=16
CNP-LP_UFSX2_NoSnoopLatency_CONSTANT-MASK=0xFFFF
CNP-LP_UFSX2_NoSnoopLatency_METHOD=INSTANCE
CNP-LP_UFSX2_NoSnoopLatency_HANDLER=PLATFORM_LATENCY
CNP-LP_UFSX2_NoSnoopLatency_REPORTER=PLAT-LTR_REPORTER
CNP-LP_UFSX2_NoSnoopLatency_GROUP=2)NoSnoopLatency
CNP-LP_UFSX2_NoSnoopLatency_TIMELINE-FILE=platform_ltr_tl
CNP-LP_UFSX2_NoSnoopLatency_OUTPUT-LABEL=UFSX2:N-Snp Lat(us)

# LTR-IGNORE
CNP-LP_LTR-IGNORE_PCI_READ-CSIR=1
CNP-LP_LTR-IGNORE_PCI_READ-DEVICE=1
CNP-LP_LTR-IGNORE_PCI_READ-OVERTIME=1
CNP-LP_LTR-IGNORE_PCI_BAR-OFFSET=0x48 # MCHBAR = 0x48
CNP-LP_LTR-IGNORE_PCI_BAR-MASK=0xFFFFF000 # PMBaseAddress Mask
CNP-LP_LTR-IGNORE_PCI_BUS=0x0
CNP-LP_LTR-IGNORE_PCI_DEVICE=0x1F
CNP-LP_LTR-IGNORE_PCI_FUNCTION=0x2
CNP-LP_LTR-IGNORE_PCI_ADDR-OFFSET=0x1B0C

CNP-LP_LTR-IGNORE_@EMMC_STARTING-BIT=19
CNP-LP_LTR-IGNORE_@EMMC_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@EMMC_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@UFSX2_STARTING-BIT=18
CNP-LP_LTR-IGNORE_@UFSX2_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@UFSX2_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@ISH_STARTING-BIT=17
CNP-LP_LTR-IGNORE_@ISH_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@ISH_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@SCC_STARTING-BIT=16
CNP-LP_LTR-IGNORE_@SCC_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@SCC_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@ESPI_STARTING-BIT=15
CNP-LP_LTR-IGNORE_@ESPI_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@ESPI_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@CAM_STARTING-BIT=14
CNP-LP_LTR-IGNORE_@CAM_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@CAM_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@PCIe-SPE_STARTING-BIT=13
CNP-LP_LTR-IGNORE_@PCIe-SPE_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@PCIe-SPE_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@PCIe-SPD_STARTING-BIT=12
CNP-LP_LTR-IGNORE_@PCIe-SPD_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@PCIe-SPD_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@LPSS_STARTING-BIT=11
CNP-LP_LTR-IGNORE_@LPSS_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@LPSS_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@CNV_STARTING-BIT=10
CNP-LP_LTR-IGNORE_@CNV_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@CNV_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@AZ(HD-AUDIO)_STARTING-BIT=9
CNP-LP_LTR-IGNORE_@AZ(HD-AUDIO)_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@AZ(HD-AUDIO)_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@PCIe-SPC_STARTING-BIT=8
CNP-LP_LTR-IGNORE_@PCIe-SPC_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@PCIe-SPC_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@ME_STARTING-BIT=6
CNP-LP_LTR-IGNORE_@ME_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@ME_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@XHCI_STARTING-BIT=4
CNP-LP_LTR-IGNORE_@XHCI_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@XHCI_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@GBE_STARTING-BIT=3
CNP-LP_LTR-IGNORE_@GBE_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@GBE_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@SATA_STARTING-BIT=2
CNP-LP_LTR-IGNORE_@SATA_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@SATA_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@PCIe-SPB_STARTING-BIT=1
CNP-LP_LTR-IGNORE_@PCIe-SPB_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@PCIe-SPB_METHOD=INSTANCE

CNP-LP_LTR-IGNORE_@PCIe-SPA_STARTING-BIT=0
CNP-LP_LTR-IGNORE_@PCIe-SPA_CONSTANT-MASK=0x01
CNP-LP_LTR-IGNORE_@PCIe-SPA_METHOD=INSTANCE

# <--END EXCLUDE FROM NDA
