
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pwm/pwm.h>

#include "imx6sx.dtsi"


/ {
	aliases {
		mmc0 = &usdhc4;
		mmc1 = &usdhc2;
		mmc2 = &usdhc3;

	};


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 REGULATORS                               |
 * |__________________________________________________________________________|
 */
	regulators {
		compatible       = "simple-bus";
		#address-cells   = <1>;
		#size-cells      = <0>;


		reg_usb_otg1_vbus_j2: usb_otg1_vbus {
			compatible              = "regulator-fixed";
			regulator-name          = "usb_otg1_vbus_j2";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			enable-active-down;
		};

		reg_usb_otg2_vbus_j3: usb_otg2_vbus {
			compatible              = "regulator-fixed";
			regulator-name          = "usb_otg2_vbus_j3";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio4 22 GPIO_ACTIVE_HIGH>;
			enable-active-down;
		};

		reg_usb_hub_port4_vbus_j4: usb_otg4_vbus {
			compatible              = "regulator-fixed";
			regulator-name          = "usb_hub_port4_vbus_j4";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio4 9 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_usb_hub_port3_vbus_j5: usb_otg3_vbus {
			compatible              = "regulator-fixed";
			regulator-name          = "usb_hub_port3_vbus_j5";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio4 8 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};


		reg_sd1_vmmc: reg_usd {
			compatible              = "regulator-fixed";
			regulator-name          = "vmmc_uSD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio                    = <&gpio6 1 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_sd3_wlan_en: reg_wlan_en {
			compatible              = "regulator-fixed";
			regulator-name          = "wlan-en";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			gpio                    = <&gpio2 12 GPIO_ACTIVE_LOW>;
			startup-delay-us        = <70000>;    /* WLAN card specific delay */
			enable-active-high;
		};


		reg_vref_3v3: reg_vref_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};


		reg_lcd_panel_on: reg_lcd_pon {
        	compatible        = "regulator-fixed";
            regulator-name    = "LCD PANEL_ON";
            gpio              = <&gpio4 18 GPIO_ACTIVE_HIGH>;
			status            = "disabled";
            enable-active-high;
        };

	};


	emmc_reset: gpio-reset {
		compatible  = "gpio-reset";
		reset-gpios = <&gpio6 22 GPIO_ACTIVE_HIGH>;
		status      = "okay";
	};


 /*  __________________________________________________________________________
 * |                                                                          |
 * |                                   VIDEO                                  |
 * |__________________________________________________________________________|
 */
	pxp_v4l2_out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status     = "okay";
	};


	blk_lcdif1: backlight_lcdif1 {
		compatible               = "pwm-backlight";
		pwms                     = <&pwm6 0 5000000>;
		brightness-levels        = <0  4   8   12  16  20  24  28  32  36
		                            40  44  48  52  56  60  64  68  72  76
		                            80  84  88  92  96  100 104 108 112 116
		                            120 124 128 132 136 140 144 148 152 156
		                            160 164 168 172 176 180 184 188 192 196
		                            200 204 208 212 216 220 224 228 232 236
		                            240 244 248 252 255
		                           >;
		default-brightness-level = <65>;
		fb-names                 = "mxs-lcdif1";
        default-on;
		enable-gpios             = <&gpio5 23 0>;
		status                   = "okay";
	};	


	blk_lcdif2: backlight_lcdif2 {
    	compatible   = "gpio-backlight";
        gpios        = <&gpio6 3 GPIO_ACTIVE_HIGH>;
        default-on;
        status       = "disabled";
    };

};


&lcdif1 {
    pinctrl-names = "default";
    pinctrl-0     = <&pinctrl_lcdif_dat_0
    				&pinctrl_rbg_lcd
    				&pinctrl_lcdif_ctrl_0>;
    lcd-supply    = <&vgen5_reg>;
    display       = <&display0>;
    status        = "disabled";

    display0: display {
      	bits-per-pixel = <32>;
        bus-width = <24>;

        display-timings {
            native-mode = <&timing0>;
            timing0: timing0 {
        		clock-frequency = <38000000>;
           		hactive         = <800>;
           		vactive         = <480>;
            	hback-porch     = <56>;
            	hfront-porch    = <50>;
            	vback-porch     = <20>;
            	vfront-porch    = <53>;
            	hsync-len       = <180>;
            	vsync-len       = <30>;
				hsync-active    = <0>;
            	vsync-active    = <1>;
            	de-active       = <1>;
            	pixelclk-active = <0>;
        	};
    	};
    };
};


&lcdif2 {
	display    = <&display1>;
	disp-dev   = "ldb";
	lcd-supply = <&reg_lcd_panel_on>;
	status     = "disabled";

	display1: display {
		bits-per-pixel = <16>;
		bus-width      = <18>;
	};
};


&ldb {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_ldb_0>;
	status        = "disabled";

	lvds_chn1: lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width   = <18>;
		crtc             = "lcdif2";
		status           = "disabled";
		
		display-timings {
			native-mode = <&timing2>;
			timing2: LDB-WVGA {
				clock-frequency = <33660000>;
				hactive         = <800>;
				vactive         = <480>;
				hback-porch     = <56>;
				hfront-porch    = <50>;
				vback-porch     = <23>;
				vfront-porch    = <20>;
				hsync-len       = <150>;
				vsync-len       = <2>;
			};
		};
	};
};


&dcic2 {
	dcic_id  = <1>;
	dcic_mux = "dcic-lvds";
	status   = "disabled";
};


 /*  __________________________________________________________________________
 * |                                                                          |
 * |                             POWER MANAGEMENT                             |
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    CAN                                   |
 * |__________________________________________________________________________|
 */
 /*  PORT 3  */
 &flexcan1 {
    pinctrl-names = "default";
    pinctrl-0     = <&pinctrl_j9_port3_1>;
    status        = "disabled";
};


&flexcan2 {
    pinctrl-names = "default";
    pinctrl-0     = <&pinctrl_flexcan2>;
    status        = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
/*  PORT 11  */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j9_port11_1>;
	fsl,uart-has-rtscts;
	status        = "disabled";
};


/*  PORT 11  */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j9_port11_3>;
	status        = "disabled";
};


 /* Bluetooth */
 &uart3 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_uart3>;
	dma-names     = "","tx";
	fsl,uart-has-rtscts;
	status        = "okay";
};


&uart5 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_uart5>;
	status        = "okay";
};


 /*  PORT 4  */
&uart6 {
	pinctrl-names  = "default";
	pinctrl-0      = <&pinctrl_j9_port4_2>;
	rs485-cts-gpio = <&gpio1 20 0>;
	fsl,rs485-mode;          // to remove if RTS/CTS are used
	fsl,uart-has-rtscts;     // to remove if r485 mode is used
	status         = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


 /*  __________________________________________________________________________
 * |                                                                          |
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
 &i2c1 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c1>;
	status          = "okay";

	pmic: pfuze3000@08 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

};


/*  PORT 10  */
&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_j9_port10_1>;
	status          = "disabled";
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c3>;
	status          = "okay";

    usbhub: usb3503@08 {
    	compatible       = "smsc,usb3503";
    	reg              = <0x08>;
    	disabled-ports   = <>;
		vbusport3-supply = <&reg_usb_hub_port3_vbus_j5>;
		vbusport4-supply = <&reg_usb_hub_port4_vbus_j4>;
    	intn-gpios       = <&gpio2 11 GPIO_ACTIVE_HIGH>;
    	reset-gpios      = <&gpio5 2 GPIO_ACTIVE_HIGH>;
    	clk-en-gpios     = <&gpio4 27 GPIO_ACTIVE_HIGH>;
    	initial-mode     = <1>;
    };

 	accelerometer: fxos8700@1e {
 		compatible       = "fsl,fxos8700";
 		reg              = <0x1e>;
 		position         = <3>;
		interrupt-parent = <&gpio4>;
		interrupts       = <10 1>;
		shared-interrupt;
 	};
 
 	gyroscope: fxas2100x@20 {
 		compatible       = "fsl,fxas2100x";
 		reg              = <0x20>;
 		position         = <3>;
		interrupt-parent = <&gpio4>;
		interrupts       = <26 1>;
		shared-interrupt;
 	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                       QSPI AND SPI INTERFACE/DEVICE                      |
 * |__________________________________________________________________________|
 */
 /*  (FULL only)  */
&qspi2 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_qspi2>;
	ddrsmp        = <2>;
	status        = "disabled";

    flash0: s25fl128s@0 {
		compatible        = "spansion,s25fl128s", "jedec,spi-nor";
		reg               = <0>;
        #address-cells    = <1>;
        #size-cells       = <1>;
        spi-max-frequency = <29000000>;         
    };
};


&ecspi3 {
    fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio4 30 GPIO_ACTIVE_HIGH>;
    pinctrl-names           = "default";
    pinctrl-0               = <&pinctrl_ecspi3>;
    status                  = "okay"; 

    rtcO: pcf2123@0 {
        compatible        = "nxp,rtc-pcf2123";
		reg               = <0>;
        spi-max-frequency = <1000000>;
        spi-cs-high;
        
    };
};


/*  PORT 2  */
&ecspi5 {
    fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio4 7 GPIO_ACTIVE_HIGH>;
    pinctrl-names           = "default";
    pinctrl-0               = <&pinctrl_j9_port2_1>;
    status                  = "disabled"; 
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */

 /*  uSD  */
&usdhc2 {
	pinctrl-names          = "default";
	pinctrl-0              = <&pinctrl_usdhc2>;
	vmmc-supply            = <&reg_sd1_vmmc>;
	bus-width              = <4>;
	cd-gpios               = <&gpio6 2 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status                 = "okay";
};


/*  WiFi (FULL only)  */
 &usdhc3 { 
	pinctrl-names          = "default";
	pinctrl-0              = <&pinctrl_usdhc3>;	
	vmmc-supply            = <&reg_sd3_wlan_en>;
	enable-sdio-wakeup;
	non-removable;	
	cap-power-off-card;
	keep-power-in-suspend;
	status                 = "disabled";

	#address-cells         = <1>;
	#size-cells            = <0>;

	wlcore: wlcore@0 {
		compatible           = "ti,wl1831";
		reg                  = <2>;
		interrupt-parent     = <&gpio2>;
		interrupts           = <16 IRQ_TYPE_EDGE_RISING>;
		ref-clock-frequency  = <38400000>;
		tcxo-clock-frequency = <26000000>;
	};
};


/*  eMMC (FULL only) */
&usdhc4 {
	pinctrl-names          = "default";
	pinctrl-0              = <&pinctrl_usdhc4>;
//	resets                 = <&emmc_reset>;
	bus-width              = <8>;
	no-1-8-v;
	non-removable;
    keep-power-in-suspend;
	status                 = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
&fec1 {
    pinctrl-names     = "default"; //, "phy-reset", "phy-running";
	pinctrl-0         = <&pinctrl_enet1_1>;
	// pinctrl-1         = <&pinctrl_enet1_2>;
	// pinctrl-2         = <&pinctrl_enet1_3>;
	phy-reset-gpios   = <&gpio2 1 GPIO_ACTIVE_LOW>;
		phy-reset-duration = <20>;
	phy-reset-post-delay = <100>;
	//phy-addr01-gpios  = <&gpio5 4 GPIO_ACTIVE_LOW>;
	phy-mode          = "rmii";
	phy-handle        = <&ethphy0>;
	fsl,num_tx_queues = <3>;
	fsl,num_rx_queues = <3>;
	status            = "okay";

    mdio: mdio {
    	#address-cells = <1>;
    	#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg        = <0>;
			max-speed  = <100>;
			status     = "okay";
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};

		ethphy2: ethernet-phy@2 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <2>;
		};

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg        = <3>;
			max-speed  = <100>;
			status     = "okay";
		};
    };
};


/*  (FULL only)  */
&fec2 {
    pinctrl-names     = "default";//, "phy-reset", "phy-running";
	pinctrl-0         = <&pinctrl_enet2_1>;
	// pinctrl-1         = <&pinctrl_enet2_2>;
	// pinctrl-2         = <&pinctrl_enet2_3>;
	phy-reset-gpios   = <&gpio2 0 GPIO_ACTIVE_LOW>;
	//phy-addr01-gpios  = <&gpio5 16 GPIO_ACTIVE_HIGH>;
	phy-mode          = "rmii";
	phy-handle        = <&ethphy3>;
	fsl,num_tx_queues = <3>;
	fsl,num_rx_queues = <3>;
	status            = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */
&usbotg1 {
	pinctrl-names               = "default";
	pinctrl-0                   = <&pinctrl_usb_otg1>;
	vbus-supply                 = <&reg_usb_otg1_vbus_j2>;
    idirq-gpios                 = <&gpio1 10 GPIO_ACTIVE_HIGH>;
	dr_mode                     = "otg";
    srp-disable;
    hnp-disable;
    adp-disable;
	imx-usb-charger-detection;
	status                      = "okay";
};


&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus_j3>;
	dr_mode     = "host";
	status      = "okay";
};


&usbh {
	pinctrl-names     = "idle", "active";
	pinctrl-0         = <&pinctrl_usbh_1>;
	pinctrl-1         = <&pinctrl_usbh_2>;
	dr_mode           = "host";
	osc-clkgate-delay = <0x3>;
	status            = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



  /*  __________________________________________________________________________
 * |                                                                          |
 * |                                     PWM                                  |
 * |__________________________________________________________________________|
 */
 /*  PORT 1  */
 &pwm1 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j9_port1_1>;
	status        = "disabled";
};


 /*  PORT 12  */
&pwm2 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j9_port12_1>;
	status        = "disabled";
};


 /*  PORT 13  */
&pwm5 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j9_port13_1>;
	status        = "disabled";
};


&pwm6 {
    pinctrl-names = "default";
    pinctrl-0     = <&pinctrl_pwm6>;
    status        = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  BLUETOOTH                               |
 * |__________________________________________________________________________|
 */
 / {

	kim: kim {
	    compatible     = "kim";
	    nshutdown_gpio = <49>;  // GPIO2_17 The wl8 driver expects gpio to be an integer, so gpio2_17 is (2-1)*32+17=49
	    dev_name       = "/dev/ttymxc2";
	    flow_cntrl     = <1>;
	    baud_rate      = <921600>;
		status         = "disabled";
	};

	btwilink: btwilink {
	    compatible = "btwilink";
		status     = "disabled";
	};

 };
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



  /*  __________________________________________________________________________
 * |                                                                          |
 * |                                     ADC                                  |
 * |__________________________________________________________________________|
 */
 &adc1 {
	vref-supply = <&reg_vref_3v3>;
	status      = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_3v3>;
	status      = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    AUDIO                                 |
 * |__________________________________________________________________________|
 */
 /*  PORT 6  */
&spdif {
   	pinctrl-names = "default";
   	pinctrl-0     = <&pinctrl_j9_port6_1>;
   	status        = "disabled";
};


 /*  PORT 7  */
&audmux {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j9_port7_1>;	
	status        = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


 /*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6sx-SBC_B08 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				/*  USB  */
				MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22          0x80000000
				MX6SX_PAD_NAND_DATA04__GPIO4_IO_8            0x80000000
				MX6SX_PAD_NAND_DATA05__GPIO4_IO_9	         0x80000000
				MX6SX_PAD_KEY_COL1__GPIO2_IO_11              0x80000000
				MX6SX_PAD_QSPI1B_DATA3__GPIO4_IO_27          0x80000000
				MX6SX_PAD_RGMII1_RD2__GPIO5_IO_2             0x80000000
				/*  BOARD DETECTION  */
				MX6SX_PAD_ENET2_COL__GPIO2_IO_6              0xb0b0
				MX6SX_PAD_ENET2_CRS__GPIO2_IO_7              0xb0b0
				MX6SX_PAD_RGMII1_RD3__GPIO5_IO_3              0xb0b0

								MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M	 0x91

				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO             0xa0b1
				MX6SX_PAD_ENET1_MDC__ENET1_MDC               0xa0b1
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6SX_PAD_CSI_MCLK__OSC32K_32K_OUT           0x10059
				MX6SX_PAD_SD3_DATA4__UART3_RX                0x13059
				MX6SX_PAD_SD3_DATA5__UART3_TX                0x13059
				MX6SX_PAD_SD3_DATA6__UART3_RTS_B             0x13059
				MX6SX_PAD_SD3_DATA7__UART3_CTS_B             0x13059
				MX6SX_PAD_KEY_ROW2__GPIO2_IO_17              0x15059
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL3__UART5_TX                 0x13059
				MX6SX_PAD_KEY_ROW3__UART5_RX                 0x13059
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */
        pinctrl_i2c1: i2c1grp {
			fsl,pins = <
                MX6SX_PAD_GPIO1_IO01__I2C1_SDA               0x4001b8b1
			    MX6SX_PAD_GPIO1_IO00__I2C1_SCL               0x4001b8b1
			>;
		};

 		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO03__I2C2_SDA               0x4001b8b1
				MX6SX_PAD_GPIO1_IO02__I2C2_SCL               0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW4__I2C3_SDA                 0x4001b8b1
				MX6SX_PAD_KEY_COL4__I2C3_SCL                 0x4001b8b1                                    
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
                MX6SX_PAD_QSPI1B_SCLK__ECSPI3_SCLK 	         0x100b1
                MX6SX_PAD_QSPI1B_DATA0__ECSPI3_MOSI	         0x100b1
                MX6SX_PAD_QSPI1B_DATA1__ECSPI3_MISO	         0x100b1
                /*  CS SPI 1  */
                MX6SX_PAD_QSPI1B_SS0_B__GPIO4_IO_30	         0x80000000
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ QSPI ____________________________________|
 */
        pinctrl_qspi2: qspi2grp {
			fsl,pins = <
				MX6SX_PAD_NAND_WP_B__QSPI2_A_DATA_0	         0x70f1
				MX6SX_PAD_NAND_READY_B__QSPI2_A_DATA_1       0x70f1
				MX6SX_PAD_NAND_CE0_B__QSPI2_A_DATA_2	     0x70f1
				MX6SX_PAD_NAND_CE1_B__QSPI2_A_DATA_3	     0x70f1
				MX6SX_PAD_NAND_CLE__QSPI2_A_SCLK	         0x70f1
				MX6SX_PAD_NAND_ALE__QSPI2_A_SS0_B	         0x70f1
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
        /*  uSD  */
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6SX_PAD_SD2_CMD__USDHC2_CMD                0x17059
				MX6SX_PAD_SD2_CLK__USDHC2_CLK                0x10059
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0            0x17059
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1            0x17059
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2            0x17059
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3            0x17059
				MX6SX_PAD_SD1_CMD__GPIO6_IO_1                0x80000000 // uSD USDHC2 PWR
				MX6SX_PAD_SD1_DATA0__GPIO6_IO_2              0xb0b0 // uSD USDHC2 CD
			>;
		};

        /*  WiFi  */
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6SX_PAD_SD3_CMD__USDHC3_CMD                0x17069
				MX6SX_PAD_SD3_CLK__USDHC3_CLK                0x10069
				MX6SX_PAD_SD3_DATA0__USDHC3_DATA0            0x17069
				MX6SX_PAD_SD3_DATA1__USDHC3_DATA1            0x17069
				MX6SX_PAD_SD3_DATA2__USDHC3_DATA2            0x17069
				MX6SX_PAD_SD3_DATA3__USDHC3_DATA3            0x17069
				MX6SX_PAD_KEY_COL2__GPIO2_IO_12              0x80000000
				MX6SX_PAD_KEY_ROW1__GPIO2_IO_16              0x80000000
			>;
		};

        /*  eMMC  */
		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6SX_PAD_SD4_CLK__USDHC4_CLK                0x17069
				MX6SX_PAD_SD4_CMD__USDHC4_CMD                0x10069
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0            0x17069
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1            0x17069
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2            0x17069
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3            0x17069
				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4            0x17069
				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5            0x17069
				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6            0x17069
				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7            0x17069
				MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22           0x80000000
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ CAN ___________________________________|
 */
        pinctrl_flexcan2: flexcan2grp {
            fsl,pins = <
                MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX              0x1b020
                MX6SX_PAD_QSPI1A_DQS__CAN2_TX                0x1b020
            >;
        };


/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
		pinctrl_enet1_1: enet1grp-1 {
			fsl,pins = <
				
				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0        0xa0b1
				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1        0xa0b1
				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN         0xa0b1
				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0        0x3081
				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1        0x3081

				/*  RESET  */
                MX6SX_PAD_ENET1_CRS__GPIO2_IO_1              0x80000000
				/*  IRQ  */
				MX6SX_PAD_KEY_COL0__GPIO2_IO_10	             0x80000000
				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER   	     0x3081

				MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1       0x3081
				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN         0x3081


			>;
		};

		pinctrl_enet1_2: enet1grp-2 {
			fsl,pins = <
        		MX6SX_PAD_RGMII1_RX_CTL__GPIO5_IO_4          0x80000000
			>;
		};

		pinctrl_enet1_3: enet1grp-3 {
			fsl,pins = <
				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN         0x3081
			>;
		};

		pinctrl_enet2_1: enet2grp-1 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0        0xa0b1
				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1        0xa0b1
				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN         0xa0b1
				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0        0x3081
				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1        0x3081

				/*  RESET  */
				MX6SX_PAD_ENET1_COL__GPIO2_IO_0              0x80000000
				/*  IRQ  */
				MX6SX_PAD_KEY_ROW0__GPIO2_IO_15			     0x80000000
				MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER   	     0x3081
				MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2       0x3081
				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN         0x3081
                
			>;
		};

		pinctrl_enet2_2: enet2grp-2 {
			fsl,pins = <
            //	MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16         0x80000000
			>;
		};

		pinctrl_enet2_3: enet2grp-3 {
			fsl,pins = <
			//	MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN         0x3081
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ PWM ___________________________________|
 */
        pinctrl_pwm6: pwm6grp {
        	fsl,pins = <
				MX6SX_PAD_RGMII2_TD2__PWM6_OUT               0x1b0b1	        // RGB_BL_CTRL
            >;
        };


/*  __________________________________________________________________________
 * |__________________________________ USB ___________________________________|
 */
 		pinctrl_usb_otg1: usbotg1idgrp {
        	fsl,pins = <
				MX6SX_PAD_GPIO1_IO10__GPIO1_IO_10            0x80000000 
				MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9             0x10b0
				MX6SX_PAD_GPIO1_IO08__USB_OTG1_OC            0x10b0
            >;
        };

		pinctrl_usbh_1: usbhgrp-1 {
			fsl,pins = <
				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE         0x40013030
				MX6SX_PAD_USB_H_DATA__USB_H_DATA             0x40013030
			>;
		};

		pinctrl_usbh_2: usbhgrp-2 {
			fsl,pins = <
				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE         0x40017030
				MX6SX_PAD_QSPI1A_DATA0__USB_OTG2_OC          0x17059
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ RGB ___________________________________|
 */
		pinctrl_rbg_lcd: rgblcdgrp-0 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_TXC__GPIO5_IO_23            0x80000000	        // RGB_BL_ON
				MX6SX_PAD_NAND_RE_B__GPIO4_IO_12             0x80000000	        // RGB_VGH_ON
				MX6SX_PAD_QSPI1A_SCLK__GPIO4_IO_21           0x80000000	        // RGB_PANEL_ON
			>;
		};

		pinctrl_lcdif_ctrl_0: lcdifctrlgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_CLK__LCDIF1_CLK               0x4001b0b8
				MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE         0x4001b0b8
				MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC           0x4001b080
				MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC           0x40018080
				MX6SX_PAD_LCD1_RESET__GPIO3_IO_27            0x80000000
			>;
		};

		pinctrl_lcdif_dat_0: lcdifdatgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0         0x4001b0b8
				MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1         0x4001b0b8
				MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2         0x4001b0b8
				MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3         0x4001b0b8
				MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4         0x4001b0b8
				MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5         0x4001b0b8
				MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6         0x4001b0b8
				MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7         0x4001b0b8
				MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8         0x4001b0b8
				MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9         0x4001b0b8
				MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10        0x4001b0b8
				MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11        0x4001b0b8
				MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12        0x4001b0b8
				MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13        0x4001b0b8
				MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14        0x4001b0b8
				MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15        0x4001b0b8
				MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16        0x4001b0b8
				MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17        0x4001b0b8
				MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18        0x4001b0b8
				MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19        0x4001b0b8
				MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20        0x4001b0b8
				MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21        0x4001b0b8
				MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22        0x4001b0b8
				MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23        0x4001b0b8
			>;
		};

		pinctrl_ldb_0: ldbctrlgrp-0 {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA1__GPIO6_IO_3              0x80000000	          // BL_ON
				MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18	         0x80000000	          // PANEL_ON
			>;
		};


/*  __________________________________________________________________________
 * |_____________________________ TOUCH SCREEN _______________________________|
 */
 		pinctrl_gt911: gt911grp {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA2__GPIO6_IO_4              0x80000000	          // TOUCH_INT
				MX6SX_PAD_SD1_DATA3__GPIO6_IO_5              0x80000000	          // TOUCH_RST
			>;
		};

		pinctrl_st1232: st1232grp {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA2__GPIO6_IO_4              0x80000000	          // TOUCH_INT
				MX6SX_PAD_SD1_DATA3__GPIO6_IO_5              0x80000000	          // TOUCH_RST
			>;
		};


/*  ____________________________________________________________________________
 * |__________________________________ PORT1 ___________________________________|
*/
		pinctrl_j9_port1_gpio: j9_port1grp1 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_RD3__GPIO5_IO_15            0x1f071
			>;
		};

		pinctrl_j9_port1_1: j9_port1grp2 {	/* PWM1 */
			fsl,pins = <
				MX6SX_PAD_RGMII2_RD3__PWM1_OUT               0x1b0b1
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT2 ___________________________________|
*/
		pinctrl_j9_port2_gpio: j9_port2grp1 {
			fsl,pins = <
				MX6SX_PAD_NAND_DATA00__GPIO4_IO_4            0x1f071
                MX6SX_PAD_NAND_DATA01__GPIO4_IO_5            0x1f071
                MX6SX_PAD_NAND_DATA02__GPIO4_IO_6            0x1f071
                MX6SX_PAD_NAND_DATA03__GPIO4_IO_7            0x1f071
			>;
		};
	
		pinctrl_j9_port2_1: j9_port2grp2 {
            fsl,pins = <
            	MX6SX_PAD_NAND_DATA00__ECSPI5_MISO           0x100b1
                MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI           0x100b1
                MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK           0x100b1
                MX6SX_PAD_NAND_DATA03__GPIO4_IO_7            0x80000000
            >;
        };

/*  ____________________________________________________________________________
 * |__________________________________ PORT3 ___________________________________|
*/
		pinctrl_j9_port3_gpio: j9_port3grp1 {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_DQS__GPIO4_IO_28            0x1f071
                MX6SX_PAD_QSPI1A_SS1_B__GPIO4_IO_23          0x1f071
			>;
		};

		pinctrl_j9_port3_1: j9_port3grp2 {
            fsl,pins = <
                MX6SX_PAD_QSPI1B_DQS__CAN1_TX                0x80000000
                MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX              0x80000000
            >;
        };

/*  ____________________________________________________________________________
 * |__________________________________ PORT4 ___________________________________|
*/	
		pinctrl_j9_port4_gpio: j9_port4grp1 {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA07__GPIO1_IO_21            0x1f071
				MX6SX_PAD_CSI_DATA06__GPIO1_IO_20            0x1f071
				MX6SX_PAD_CSI_DATA05__GPIO1_IO_19            0x1f071
				MX6SX_PAD_CSI_DATA04__GPIO1_IO_18            0x1f071
			>;
		};

		pinctrl_j9_port4_1: j9_port4grp2 {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA05__UART6_TX               0x1b0b1
				MX6SX_PAD_CSI_DATA04__UART6_RX               0x1b0b1
				MX6SX_PAD_CSI_DATA07__UART6_CTS_B            0x1b0b1
				MX6SX_PAD_CSI_DATA06__UART6_RTS_B            0x1b0b1
			>;
		};


		pinctrl_j9_port4_2: j9_port4grp3 {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA05__UART6_TX               0x1b0b1
				MX6SX_PAD_CSI_DATA04__UART6_RX               0x1b0b1
				MX6SX_PAD_CSI_DATA06__GPIO1_IO_20            0x80000000
				MX6SX_PAD_CSI_DATA07__GPIO1_IO_21            0x80000000
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT5 ___________________________________|
*/
		pinctrl_j9_port5_gpio: j9_port5grp1 {
			fsl,pins = <
				MX6SX_PAD_CSI_PIXCLK__GPIO1_IO_24            0x1f071 
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT6 ___________________________________|
*/
		pinctrl_j9_port6_gpio: j9_port6grp1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO11__GPIO1_IO_11            0x1f071
				MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12            0x1f071
			>;
		};

		pinctrl_j9_port6_1: j9_port6grp2 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO11__SPDIF_IN               0x1b0b0
				MX6SX_PAD_GPIO1_IO12__SPDIF_OUT	             0x1b0b0
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT7 ___________________________________|
*/
		pinctrl_j9_port7_gpio: j9_port7grp1 {
			fsl,pins = <
				MX6SX_PAD_CSI_VSYNC__GPIO1_IO_25             0x1f071		
				MX6SX_PAD_CSI_HSYNC__GPIO1_IO_22             0x1f071		
				MX6SX_PAD_CSI_DATA00__GPIO1_IO_14            0x1f071		
				MX6SX_PAD_CSI_DATA01__GPIO1_IO_15            0x1f071	
			>;
		};

	 	pinctrl_j9_port7_1: j9_port7grp2 {
            fsl,pins = <
				MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD         0x130b0
				MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD         0x120b0
				MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC        0x130b0
				MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS       0x130b0
            >;
        };

/*  ____________________________________________________________________________
 * |__________________________________ PORT8 ___________________________________|
*/
		pinctrl_j9_port8_gpio: j9_port8grp1 {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA05__GPIO1_IO_19            0x1f071
			>;
		};
	

/*  ____________________________________________________________________________
 * |__________________________________ PORT9 ___________________________________|
*/
		pinctrl_j9_port9_gpio: j9_port9grp1 {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA06__GPIO1_IO_20            0x1f071
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT10 ___________________________________|
*/
		pinctrl_j9_port10_gpio: j9_port10grp1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO03__GPIO1_IO_3             0x1f071
				MX6SX_PAD_GPIO1_IO02__GPIO1_IO_2             0x1f071
			>;
		};

		pinctrl_j9_port10_1: j9_port10grp2 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO03__I2C2_SDA               0x4001b8b1
				MX6SX_PAD_GPIO1_IO02__I2C2_SCL               0x4001b8b1
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT11 ___________________________________|
*/
		pinctrl_j9_port11_gpio: j9_port11grp1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__GPIO1_IO_4             0x1f071
				MX6SX_PAD_GPIO1_IO05__GPIO1_IO_5             0x1f071
				MX6SX_PAD_GPIO1_IO07__GPIO1_IO_7             0x1f071
				MX6SX_PAD_GPIO1_IO06__GPIO1_IO_6             0x1f071
			>;
		};

		pinctrl_j9_port11_1: j9_port11grp2 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX               0x1b0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX               0x1b0b1
				MX6SX_PAD_GPIO1_IO07__UART1_CTS_B            0x1b0b1
				MX6SX_PAD_GPIO1_IO06__UART1_RTS_B            0x1b0b1
			>;
		};

		pinctrl_j9_port11_2: j9_port11grp3 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX               0x1b0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX               0x1b0b1
			>;
		};
	
		pinctrl_j9_port11_3: j9_port11grp4 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO07__UART2_RX               0x1b0b1
				MX6SX_PAD_GPIO1_IO06__UART2_TX               0x1b0b1
			>;
		};
	
/*  ____________________________________________________________________________
 * |__________________________________ PORT12 ___________________________________|
*/
		pinctrl_j9_port12_gpio: j9_port12grp1 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_RD2__GPIO5_IO_14            0x1f071
			>;
		};

		pinctrl_j9_port12_1: j9_port12grp2 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_RD2__PWM2_OUT               0x1b0b1
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT13 ___________________________________|
*/
		pinctrl_j9_port13_gpio: j9_port13grp1 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_TD3__GPIO5_IO_21            0x1f071
			>;
		};

		pinctrl_j9_port13_1: j9_port13grp2 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_TD3__PWM5_OUT	             0x1b0b1
			>;
		};


	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */
