###############################################################
#  Generated by:      Cadence First Encounter 08.10-s372_1
#  OS:                Linux x86_64(Host ID viterbi-scf1.usc.edu)
#  Generated on:      Tue Oct  3 20:52:14 2017
#  Command:           summaryReport -noHtml -outfile summaryReport.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed 
Design Name: TCAM 
# Instances: 1864 
# Hard Macros: 0 
# Std Cells: 
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type  Instance Count Area (um^2) 
                  AND2X1             281        791.2398 
                  AND2X2              26         61.0090 
                 AOI21X1              34         79.7810 
                 AOI22X1              10         28.1580 
                   BUFX2             205        384.8260 
                   BUFX4              57        160.5006 
                 CLKBUF2               2         14.0790 
                 CLKBUF3               4         35.6668 
                DFFPOSX1               7         45.9914 
                   DFFSR             181       1868.7526 
                   INVX1             444        625.1076 
                   INVX2              80        112.6320 
                   INVX4               5          9.3860 
                   INVX8               2          6.5702 
                  MUX2X1              22         82.5968 
                 NAND3X1              96        225.2640 
                  NOR3X1              31         72.7415 
                 OAI21X1             244        572.5460 
                   OR2X1              60        168.9480 
                   OR2X2               7         16.4255 
                 XNOR2X1              16         67.5792 
                  XOR2X1              50        211.1850 
# Pads: 0 
# Net: 1886 
# Special Net: 2 
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin 0 
    # Floating IO 0 
    # IO Connected to Non-IO Inst 
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name     Non-IO Inst Name 
               match_addr[0]                U1904 
               match_addr[1]                U1846 
               match_addr[2]                U1780 
                       match                U1222 
                          WE                 U156 
                          EN                U1227 
                      DIN[0]                U1406 
                      DIN[1]                U1408 
                      DIN[2]                U1410 
                      DIN[3]                U1412 
                      DIN[4]                U1414 
                      DIN[5]                U1372 
                      DIN[6]                U1910 
                      DIN[7]                U1416 
                      DIN[8]                U1870 
                      DIN[9]                U1210 
                     DIN[10]                U1770 
                     DIN[11]                 U278 
                     DIN[12]                U1209 
                     DIN[13]                U1729 
                     DIN[14]                U1758 
                     DIN[15]                 U165 
                         clk           clk__L1_I0 
                       reset                 U155 
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms 
        ------------------------------
        Floating Terms
        ------------------------------
          Floating Term Name            Term Type        Instance Name        Instance Type 
                           S TieHi                Input       rank_reg_1__1_                      
                           R TieHi                Input       rank_reg_1__0_                      
                           S TieHi                Input       rank_reg_1__2_                      
                           S TieHi                Input    match_addr_reg_0_                      
                           R TieHi                Input       rank_reg_3__1_                      
                           R TieHi                Input       rank_reg_3__0_                      
                           S TieHi                Input       rank_reg_3__2_                      
                           R TieHi                Input       rank_reg_2__1_                      
                           S TieHi                Input       rank_reg_2__0_                      
                           S TieHi                Input       rank_reg_2__2_                      
                           S TieHi                Input    match_addr_reg_1_                      
                           S TieHi                Input       rank_reg_4__1_                      
                           S TieHi                Input       rank_reg_4__0_                      
                           R TieHi                Input       rank_reg_4__2_                      
                           R TieHi                Input       rank_reg_7__2_                      
                           R TieHi                Input       rank_reg_7__0_                      
                           R TieHi                Input       rank_reg_7__1_                      
                           S TieHi                Input        mem_reg_1__0_                      
                           S TieHi                Input        mem_reg_1__1_                      
                           S TieHi                Input        mem_reg_1__2_                      
                           S TieHi                Input        mem_reg_1__3_                      
                           S TieHi                Input        mem_reg_1__4_                      
                           S TieHi                Input        mem_reg_1__5_                      
                           S TieHi                Input        mem_reg_1__6_                      
                           S TieHi                Input        mem_reg_1__7_                      
                           S TieHi                Input        mem_reg_1__8_                      
                           S TieHi                Input        mem_reg_1__9_                      
                           S TieHi                Input       mem_reg_1__10_                      
                           S TieHi                Input       mem_reg_1__11_                      
                           S TieHi                Input       mem_reg_1__12_                      
                           S TieHi                Input       mem_reg_1__13_                      
                           S TieHi                Input       mem_reg_1__14_                      
                           S TieHi                Input       mem_reg_1__15_                      
                           S TieHi                Input     matchN_reg_1__0_                      
                           S TieHi                Input     matchN_reg_1__1_                      
                           S TieHi                Input     matchN_reg_1__2_                      
                           S TieHi                Input        mem_reg_3__0_                      
                           S TieHi                Input        mem_reg_3__1_                      
                           S TieHi                Input        mem_reg_3__2_                      
                           S TieHi                Input        mem_reg_3__3_                      
                           S TieHi                Input        mem_reg_3__4_                      
                           S TieHi                Input        mem_reg_3__5_                      
                           S TieHi                Input        mem_reg_3__6_                      
                           S TieHi                Input        mem_reg_3__7_                      
                           S TieHi                Input        mem_reg_3__8_                      
                           S TieHi                Input        mem_reg_3__9_                      
                           S TieHi                Input       mem_reg_3__10_                      
                           S TieHi                Input       mem_reg_3__11_                      
                           S TieHi                Input       mem_reg_3__12_                      
                           S TieHi                Input       mem_reg_3__13_                      
                           S TieHi                Input       mem_reg_3__14_                      
                           S TieHi                Input       mem_reg_3__15_                      
                           S TieHi                Input     matchN_reg_3__0_                      
                           S TieHi                Input     matchN_reg_3__1_                      
                           S TieHi                Input     matchN_reg_3__2_                      
                           S TieHi                Input        mem_reg_5__0_                      
                           S TieHi                Input        mem_reg_5__1_                      
                           S TieHi                Input        mem_reg_5__2_                      
                           S TieHi                Input        mem_reg_5__3_                      
                           S TieHi                Input        mem_reg_5__4_                      
                           S TieHi                Input        mem_reg_5__5_                      
                           S TieHi                Input        mem_reg_5__6_                      
                           S TieHi                Input        mem_reg_5__7_                      
                           S TieHi                Input        mem_reg_5__8_                      
                           S TieHi                Input        mem_reg_5__9_                      
                           S TieHi                Input       mem_reg_5__10_                      
                           S TieHi                Input       mem_reg_5__11_                      
                           S TieHi                Input       mem_reg_5__12_                      
                           S TieHi                Input       mem_reg_5__13_                      
                           S TieHi                Input       mem_reg_5__14_                      
                           S TieHi                Input       mem_reg_5__15_                      
                           S TieHi                Input     matchN_reg_5__0_                      
                           S TieHi                Input     matchN_reg_5__1_                      
                           S TieHi                Input     matchN_reg_5__2_                      
                           S TieHi                Input            match_reg                      
                           S TieHi                Input                m_reg                      
                           S TieHi                Input        mem_reg_6__0_                      
                           S TieHi                Input        mem_reg_6__1_                      
                           S TieHi                Input        mem_reg_6__2_                      
                           S TieHi                Input        mem_reg_6__3_                      
                           S TieHi                Input        mem_reg_6__4_                      
                           S TieHi                Input        mem_reg_6__5_                      
                           S TieHi                Input        mem_reg_6__6_                      
                           S TieHi                Input        mem_reg_6__7_                      
                           S TieHi                Input        mem_reg_6__8_                      
                           S TieHi                Input        mem_reg_6__9_                      
                           S TieHi                Input       mem_reg_6__10_                      
                           S TieHi                Input       mem_reg_6__11_                      
                           S TieHi                Input       mem_reg_6__12_                      
                           S TieHi                Input       mem_reg_6__13_                      
                           S TieHi                Input       mem_reg_6__14_                      
                           S TieHi                Input       mem_reg_6__15_                      
                           S TieHi                Input     matchN_reg_6__0_                      
                           S TieHi                Input     matchN_reg_6__1_                      
                           S TieHi                Input     matchN_reg_6__2_                      
                           S TieHi                Input     matchN_reg_2__2_                      
                           S TieHi                Input     matchN_reg_2__1_                      
                           S TieHi                Input     matchN_reg_2__0_                      
                           S TieHi                Input       mem_reg_2__15_                      
                           S TieHi                Input       mem_reg_2__14_                      
                           S TieHi                Input       mem_reg_2__13_                      
                           S TieHi                Input       mem_reg_2__12_                      
                           S TieHi                Input       mem_reg_2__11_                      
                           S TieHi                Input       mem_reg_2__10_                      
                           S TieHi                Input        mem_reg_2__9_                      
                           S TieHi                Input        mem_reg_2__8_                      
                           S TieHi                Input        mem_reg_2__7_                      
                           S TieHi                Input        mem_reg_2__6_                      
                           S TieHi                Input        mem_reg_2__5_                      
                           S TieHi                Input        mem_reg_2__4_                      
                           S TieHi                Input        mem_reg_2__3_                      
                           S TieHi                Input        mem_reg_2__2_                      
                           S TieHi                Input        mem_reg_2__1_                      
                           S TieHi                Input        mem_reg_2__0_                      
                           S TieHi                Input     matchN_reg_4__2_                      
                           S TieHi                Input     matchN_reg_4__1_                      
                           S TieHi                Input     matchN_reg_4__0_                      
                           S TieHi                Input       mem_reg_4__15_                      
                           S TieHi                Input       mem_reg_4__14_                      
                           S TieHi                Input       mem_reg_4__13_                      
                           S TieHi                Input       mem_reg_4__12_                      
                           S TieHi                Input       mem_reg_4__11_                      
                           S TieHi                Input       mem_reg_4__10_                      
                           S TieHi                Input        mem_reg_4__9_                      
                           S TieHi                Input        mem_reg_4__8_                      
                           S TieHi                Input        mem_reg_4__7_                      
                           S TieHi                Input        mem_reg_4__6_                      
                           S TieHi                Input        mem_reg_4__5_                      
                           S TieHi                Input        mem_reg_4__4_                      
                           S TieHi                Input        mem_reg_4__3_                      
                           S TieHi                Input        mem_reg_4__2_                      
                           S TieHi                Input        mem_reg_4__1_                      
                           S TieHi                Input        mem_reg_4__0_                      
                           S TieHi                Input       rank_reg_5__1_                      
                           R TieHi                Input       rank_reg_5__0_                      
                           R TieHi                Input       rank_reg_5__2_                      
                           S TieHi                Input    match_addr_reg_2_                      
                           S TieHi                Input        mem_reg_7__0_                      
                           S TieHi                Input        mem_reg_7__1_                      
                           S TieHi                Input        mem_reg_7__2_                      
                           S TieHi                Input        mem_reg_7__3_                      
                           S TieHi                Input        mem_reg_7__4_                      
                           S TieHi                Input        mem_reg_7__5_                      
                           S TieHi                Input        mem_reg_7__6_                      
                           S TieHi                Input        mem_reg_7__7_                      
                           S TieHi                Input        mem_reg_7__8_                      
                           S TieHi                Input        mem_reg_7__9_                      
                           S TieHi                Input       mem_reg_7__10_                      
                           S TieHi                Input       mem_reg_7__11_                      
                           S TieHi                Input       mem_reg_7__12_                      
                           S TieHi                Input       mem_reg_7__13_                      
                           S TieHi                Input       mem_reg_7__14_                      
                           S TieHi                Input       mem_reg_7__15_                      
                           S TieHi                Input     matchN_reg_7__0_                      
                           S TieHi                Input     matchN_reg_7__1_                      
                           S TieHi                Input     matchN_reg_7__2_                      
                           R TieHi                Input       rank_reg_6__1_                      
                           S TieHi                Input       rank_reg_6__0_                      
                           R TieHi                Input       rank_reg_6__2_                      
                           S TieHi                Input        mem_reg_0__0_                      
                           S TieHi                Input        mem_reg_0__1_                      
                           S TieHi                Input        mem_reg_0__2_                      
                           S TieHi                Input        mem_reg_0__3_                      
                           S TieHi                Input        mem_reg_0__4_                      
                           S TieHi                Input        mem_reg_0__5_                      
                           S TieHi                Input        mem_reg_0__6_                      
                           S TieHi                Input        mem_reg_0__7_                      
                           S TieHi                Input        mem_reg_0__8_                      
                           S TieHi                Input        mem_reg_0__9_                      
                           S TieHi                Input       mem_reg_0__10_                      
                           S TieHi                Input       mem_reg_0__11_                      
                           S TieHi                Input       mem_reg_0__12_                      
                           S TieHi                Input       mem_reg_0__13_                      
                           S TieHi                Input       mem_reg_0__14_                      
                           S TieHi                Input       mem_reg_0__15_                      
                           S TieHi                Input     matchN_reg_0__0_                      
                           S TieHi                Input     matchN_reg_0__1_                      
                           S TieHi                Input     matchN_reg_0__2_                      
                           S TieHi                Input       rank_reg_0__2_                      
                           S TieHi                Input       rank_reg_0__1_                      
                           S TieHi                Input       rank_reg_0__0_                      
    # Output Term Marked Tie Hi/Lo 0 
    # Output Term Shorted to PG Net 0 
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin 0 
    # Floating PG Terms 0 
    # PG Pins Connect to Non-PG Net 0 
    # Power Pins Connect Ground Net 0 
    # Ground Pins Connect Power Net 0 3728 
Average Pins Per Net(Signal): 2.874 

==============================
General Library Information
==============================
# Routing Layers: 10 
# Masterslice Layers: 1 
# Pin Layers: 
    General Caution:
        1) Library have metal1, metal2, metal3, metal4 and metal5 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    metal5 
    metal4 
    metal3 
    metal2 
    metal1 
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type Overlap 
    ------------------------------
    Layer metal10 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.710 um 
    Wire Pitch Y 1.710 um 
    Offset X 0.855 um 
    Offset Y 0.855 um 
    Wire Width 0.800 um 
    Spacing 0.800 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via9 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via9
        ------------------------------
                Vias in via9 Default 
                  M10_M9_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal9 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.710 um 
    Wire Pitch Y 1.710 um 
    Offset X 0.855 um 
    Offset Y 0.855 um 
    Wire Width 0.800 um 
    Spacing 0.800 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via8 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via8
        ------------------------------
                Vias in via8 Default 
                   M9_M8_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal8 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.855 um 
    Wire Pitch Y 0.855 um 
    Offset X 0.427 um 
    Offset Y 0.427 um 
    Wire Width 0.400 um 
    Spacing 0.400 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via7 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via7
        ------------------------------
                Vias in via7 Default 
                   M8_M7_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal7 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.855 um 
    Wire Pitch Y 0.855 um 
    Offset X 0.427 um 
    Offset Y 0.427 um 
    Wire Width 0.400 um 
    Spacing 0.400 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via6 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via6
        ------------------------------
                Vias in via6 Default 
                   M7_M6_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal6 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via5 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via5
        ------------------------------
                Vias in via5 Default 
                   M6_M5_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal5 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4 Default 
                   M5_M4_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal4 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3 Default 
                  M4_M3_viaB     Yes 
                   M4_M3_via     Yes 
    ------------------------------
    Layer metal3 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.070 um 
    Spacing 0.070 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2 Default 
                  M3_M2_viaC     Yes 
                  M3_M2_viaB     Yes 
                   M3_M2_via     Yes 
    ------------------------------
    Layer metal2 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.070 um 
    Spacing 0.075 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via1 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via1
        ------------------------------
                Vias in via1 Default 
                  M2_M1_viaC     Yes 
                  M2_M1_viaB     Yes 
                   M2_M1_via     Yes 
    ------------------------------
    Layer metal1 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.065 um 
    Spacing 0.065 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer contact Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer contact
        ------------------------------ 
    ------------------------------
    Layer M0 Information
    ------------------------------
    Type Masterslice 
# Pins without Physical Port: 0 
# Pins in Library without Timing Lib: 
    ------------------------------
    Pins in Library without timing lib
    ------------------------------
               Cell Name     List of Pin Name 
                 OAI22X1                    A 
                 OAI22X1                    B 
                 OAI22X1                    C 
                 OAI22X1                    D 
                 OAI22X1                    Y 
# Pins Missing Direction: 0 
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the layer section of LEF.
        2) All Antenna Constructs are absent for the macro section of LEF.
# Cells Missing LEF Info: 0 
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name       Tech Site name 
                  AND2X2             CoreSite 
                 AOI21X1             CoreSite 
                 CLKBUF1             CoreSite 
                 CLKBUF2             CoreSite 
                 CLKBUF3             CoreSite 
                DFFNEGX1             CoreSite 
                    FAX1             CoreSite 
                    HAX1             CoreSite 
                   INVX1             CoreSite 
                   INVX2             CoreSite 
                   INVX8             CoreSite 
                   LATCH             CoreSite 
                 NAND3X1             CoreSite 
                  NOR3X1             CoreSite 
                 OAI21X1             CoreSite 
                   OR2X2             CoreSite 
                  TBUFX1             CoreSite 
                  TBUFX2             CoreSite 
                 XNOR2X1             CoreSite 
                  XOR2X1             CoreSite 

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0 
# No-driven Nets: 0 
# Multi-driven Nets: 0 
# Assign Statements: 0 
Is Design Uniquified: YES 
# Pins in Netlist without timing lib: 0 

==============================

==============================
: Internal External 
No of Nets:       1884          0 
No of Connections:       3561          0 
Total Net Length (X): 8.6117e+03 0.0000e+00 
Total Net Length (Y): 8.2806e+03 0.0000e+00 
Total Net Length: 1.6892e+04 0.0000e+00 

==============================
Timing Information
==============================
# Clocks in design: 0 
# Generated clocks: 0 
# "dont_use" cells from .libs: 0 
# "dont_touch" cells from .libs: 0 
# Cells in .lib with max_tran: 0 
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name Max Capacitance (pf) 
                  AND2X1 0.137429 
                  AND2X2 0.505125 
                 AOI21X1 0.000000 
                 AOI22X1 0.000000 
                   BUFX2 0.518678 
                   BUFX4 0.999277 
                 CLKBUF1 1.017510 
                 CLKBUF2 0.949224 
                 CLKBUF3 0.923974 
                DFFNEGX1 0.499310 
                DFFPOSX1 0.490882 
                   DFFSR 0.000000 
                    FAX1 0.175491 
                    HAX1 0.222356 
                   INVX1 0.238796 
                   INVX2 0.518681 
                   INVX4 1.041050 
                   INVX8 2.081990 
                   LATCH 0.485757 
                  MUX2X1 0.075078 
                 NAND2X1 0.000000 
                 NAND3X1 0.000000 
                  NOR2X1 0.000000 
                  NOR3X1 0.096899 
                 OAI21X1 0.229396 
                   OR2X1 0.070030 
                   OR2X2 0.519729 
                  TBUFX1 0.000000 
                  TBUFX2 0.489120 
                 XNOR2X1 0.228324 
                  XOR2X1 0.223282 
# Cells in .lib with max_fanout: 0 
SDC max_cap: N/A 
SDC max_tran: N/A 
SDC max_fanout: N/A 
Default Ext. Scale Factor: 1.000 
Detail Ext. Scale Factor: 1.000 

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 5640.986 um^2 
Total area of Standard cells(Subtracting Physical Cells): 5640.986 um^2 
Total area of Macros: 0.000 um^2 
Total area of Blockages: 0.000 um^2 
Total area of Pad cells: 0.000 um^2 
Total area of Core: 8048.643 um^2 
Total area of Chip: 16877.838 um^2 
Effective Utilization: 7.3956e-01 
Number of Cell Rows: 34 
% Pure Gate Density #1 (Subtracting BLOCKAGES): 70.086% 
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 70.086% 
% Pure Gate Density #3 (Subtracting MACROS): 70.086% 
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 70.086% 
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 70.086% 
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 70.086% 
% Core Density (Counting Std Cells and MACROs): 70.086% 
% Core Density #2(Subtracting Physical Cells): 70.086% 
% Chip Density (Counting Std Cells and MACROs and IOs): 33.422% 
% Chip Density #2(Subtracting Physical Cells): 33.422% 
# Macros within 5 sites of IO pad: No 
Macro halo defined?: No 

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 700.6925 um 
Total metal2 wire length: 6287.6175 um 
Total metal3 wire length: 8567.3925 um 
Total metal4 wire length: 3537.1700 um 
Total metal5 wire length: 538.5350 um 
Total metal6 wire length: 60.1350 um 
Total metal7 wire length: 0.0000 um 
Total metal8 wire length: 0.0000 um 
Total metal9 wire length: 0.0000 um 
Total metal10 wire length: 0.0000 um 
Total wire length: 19691.5425 um 
Average wire length/net: 10.4409 um 
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name Area of Power Net Routable Area Percentage 
    metal1 298.9584 8048.6432 3.7144% 
    metal2 0.0000 8048.6432 0.0000% 
    metal3 0.0000 8048.6432 0.0000% 
    metal4 0.0000 8048.6432 0.0000% 
    metal5 0.0000 8048.6432 0.0000% 
    metal6 0.0000 8048.6432 0.0000% 
    metal7 0.0000 8048.6432 0.0000% 
    metal8 0.0000 8048.6432 0.0000% 
    metal9 1022.0800 8048.6432 12.6988% 
    metal10 1391.7600 8048.6432 17.2919% 
