###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad15.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 15:45:28 2015
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix poly5_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin pushdata_reg/CLK 
Endpoint:   pushdata_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.726
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.971
  Arrival Time                  0.077
  Slack Time                   -0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |          |       |       |  Time   |   Time   | 
     |--------------+------------+----------+-------+-------+---------+----------| 
     |              | rst v      |          | 0.000 |       |   0.000 |    0.894 | 
     | U3           | A v -> Y ^ | OAI21X1  | 0.051 | 0.076 |   0.077 |    0.970 | 
     | pushdata_reg | D ^        | DFFPOSX1 | 0.051 | 0.000 |   0.077 |    0.971 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |          |       |       |  Time   |   Time   | 
     |--------------+------------+----------+-------+-------+---------+----------| 
     |              | clk ^      |          | 0.000 |       |   0.000 |   -0.894 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1  | 0.216 | 0.234 |   0.234 |   -0.660 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1  | 0.132 | 0.254 |   0.487 |   -0.407 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1  | 0.160 | 0.228 |   0.715 |   -0.179 | 
     | pushdata_reg | CLK ^      | DFFPOSX1 | 0.163 | 0.011 |   0.726 |   -0.167 | 
     +---------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \a0_reg[4] /CLK 
Endpoint:   \a0_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[4]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.722
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  0.948
  Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[4] v |         | 0.041 |       |   0.527 |    0.580 | 
     | U3617      | A v -> Y ^  | INVX2   | 0.536 | 0.300 |   0.827 |    0.880 | 
     | U566       | A ^ -> Y v  | OAI21X1 | 0.049 | 0.121 |   0.948 |    1.001 | 
     | \a0_reg[4] | D v         | DFFSR   | 0.049 | 0.000 |   0.948 |    1.001 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.053 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.181 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.440 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.668 | 
     | \a0_reg[4]  | CLK ^      | DFFSR   | 0.140 | 0.001 |   0.722 |    0.669 | 
     +-------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \a0_reg[3] /CLK 
Endpoint:   \a0_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[3]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.721
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.000
  Arrival Time                  0.961
  Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[3] v |         | 0.043 |       |   0.528 |    0.567 | 
     | U3618      | A v -> Y ^  | INVX2   | 0.541 | 0.310 |   0.837 |    0.877 | 
     | U564       | A ^ -> Y v  | OAI21X1 | 0.050 | 0.123 |   0.961 |    1.000 | 
     | \a0_reg[3] | D v         | DFFSR   | 0.050 | 0.000 |   0.961 |    1.000 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.040 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.194 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.453 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.681 | 
     | \a0_reg[3]  | CLK ^      | DFFSR   | 0.140 | 0.001 |   0.721 |    0.682 | 
     +-------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \a0_reg[2] /CLK 
Endpoint:   \a0_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[2]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.722
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.002
  Arrival Time                  0.965
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[2] v |         | 0.045 |       |   0.529 |    0.566 | 
     | U3619      | A v -> Y ^  | INVX2   | 0.568 | 0.321 |   0.850 |    0.887 | 
     | U562       | A ^ -> Y v  | OAI21X1 | 0.049 | 0.115 |   0.965 |    1.001 | 
     | \a0_reg[2] | D v         | DFFSR   | 0.049 | 0.000 |   0.965 |    1.002 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.037 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.197 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.456 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.684 | 
     | \a0_reg[2]  | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.722 |    0.686 | 
     +-------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \a1_reg[4] /CLK 
Endpoint:   \a1_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[4]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.005
  Arrival Time                  0.972
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[4] v |         | 0.041 |       |   0.527 |    0.560 | 
     | U3617      | A v -> Y ^  | INVX2   | 0.536 | 0.300 |   0.827 |    0.860 | 
     | U529       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.145 |   0.972 |    1.005 | 
     | \a1_reg[4] | D v         | DFFSR   | 0.047 | 0.000 |   0.972 |    1.005 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.033 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.201 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.459 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.687 | 
     | \a1_reg[4]  | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.725 |    0.692 | 
     +-------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \a1_reg[3] /CLK 
Endpoint:   \a1_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[3]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.005
  Arrival Time                  0.975
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[3] v |         | 0.043 |       |   0.528 |    0.558 | 
     | U3618      | A v -> Y ^  | INVX2   | 0.541 | 0.310 |   0.837 |    0.867 | 
     | U528       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.137 |   0.974 |    1.005 | 
     | \a1_reg[3] | D v         | DFFSR   | 0.047 | 0.000 |   0.975 |    1.005 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.030 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.204 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.462 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.690 | 
     | \a1_reg[3]  | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.725 |    0.695 | 
     +-------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \a0_reg[0] /CLK 
Endpoint:   \a0_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[0]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.723
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.002
  Arrival Time                  0.972
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[0] v |         | 0.041 |       |   0.527 |    0.556 | 
     | U3621      | A v -> Y ^  | INVX2   | 0.564 | 0.320 |   0.847 |    0.876 | 
     | U558       | A ^ -> Y v  | OAI21X1 | 0.049 | 0.126 |   0.972 |    1.002 | 
     | \a0_reg[0] | D v         | DFFSR   | 0.049 | 0.000 |   0.972 |    1.002 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.029 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.205 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.463 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.691 | 
     | \a0_reg[0]  | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.723 |    0.693 | 
     +-------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \a1_reg[6] /CLK 
Endpoint:   \a1_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[6]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.005
  Arrival Time                  0.977
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[6] v |         | 0.043 |       |   0.527 |    0.555 | 
     | U3615      | A v -> Y ^  | INVX2   | 0.543 | 0.318 |   0.845 |    0.872 | 
     | U531       | D ^ -> Y v  | OAI22X1 | 0.049 | 0.132 |   0.977 |    1.004 | 
     | \a1_reg[6] | D v         | DFFSR   | 0.049 | 0.000 |   0.977 |    1.005 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.027 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.206 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.465 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.693 | 
     | \a1_reg[6]  | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.725 |    0.698 | 
     +-------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \a1_reg[11] /CLK 
Endpoint:   \a1_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[11]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.005
  Arrival Time                  0.979
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[11] v |         | 0.042 |       |   0.527 |    0.553 | 
     | U3610       | A v -> Y ^   | INVX2   | 0.566 | 0.317 |   0.844 |    0.870 | 
     | U536        | D ^ -> Y v   | OAI22X1 | 0.047 | 0.134 |   0.979 |    1.004 | 
     | \a1_reg[11] | D v          | DFFSR   | 0.047 | 0.000 |   0.979 |    1.005 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.026 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.208 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.467 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.695 | 
     | \a1_reg[11] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.725 |    0.699 | 
     +-------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \a0_reg[6] /CLK 
Endpoint:   \a0_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[6]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.722
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  0.977
  Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[6] v |         | 0.043 |       |   0.527 |    0.551 | 
     | U3615      | A v -> Y ^  | INVX2   | 0.543 | 0.318 |   0.845 |    0.869 | 
     | U570       | A ^ -> Y v  | OAI21X1 | 0.049 | 0.132 |   0.977 |    1.001 | 
     | \a0_reg[6] | D v         | DFFSR   | 0.049 | 0.000 |   0.977 |    1.001 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.024 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.210 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.469 | 
     | clk__L3_I13 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.224 |   0.716 |    0.693 | 
     | \a0_reg[6]  | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.722 |    0.698 | 
     +-------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \a0_reg[31] /CLK 
Endpoint:   \a0_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[31]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.731
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.011
  Arrival Time                  0.990
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.074
     = Beginpoint Arrival Time            0.574
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[31] v |         | 0.109 |       |   0.574 |    0.596 | 
     | U3590       | A v -> Y ^   | INVX2   | 0.439 | 0.307 |   0.882 |    0.903 | 
     | U620        | A ^ -> Y v   | OAI21X1 | 0.047 | 0.108 |   0.989 |    1.011 | 
     | \a0_reg[31] | D v          | DFFSR   | 0.047 | 0.000 |   0.990 |    1.011 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.022 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.212 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.476 | 
     | clk__L3_I8  | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.228 |   0.726 |    0.704 | 
     | \a0_reg[31] | CLK ^      | DFFSR   | 0.141 | 0.005 |   0.731 |    0.709 | 
     +-------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \a2_reg[17] /CLK 
Endpoint:   \a2_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[17]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.724
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.011
  Arrival Time                  0.990
  Slack Time                   -0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.578
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[17] v |         | 0.114 |       |   0.578 |    0.598 | 
     | U3604       | A v -> Y ^   | INVX2   | 0.437 | 0.312 |   0.890 |    0.911 | 
     | U507        | D ^ -> Y v   | OAI22X1 | 0.045 | 0.100 |   0.990 |    1.010 | 
     | \a2_reg[17] | D v          | DFFSR   | 0.045 | 0.000 |   0.990 |    1.011 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.020 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.213 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.467 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.156 | 0.227 |   0.714 |    0.693 | 
     | \a2_reg[17] | CLK ^      | DFFSR   | 0.159 | 0.010 |   0.724 |    0.704 | 
     +-------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \x_reg[4] /CLK 
Endpoint:   \x_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[4]    (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.732
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.011
  Arrival Time                  0.994
  Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |           |             |         |       |       |  Time   |   Time   | 
     |-----------+-------------+---------+-------+-------+---------+----------| 
     |           | datain[4] v |         | 0.041 |       |   0.527 |    0.544 | 
     | U3617     | A v -> Y ^  | INVX2   | 0.536 | 0.300 |   0.827 |    0.844 | 
     | U2417     | B ^ -> Y v  | OAI22X1 | 0.054 | 0.167 |   0.994 |    1.011 | 
     | \x_reg[4] | D v         | DFFSR   | 0.054 | 0.000 |   0.994 |    1.011 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.017 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.217 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.481 | 
     | clk__L3_I8 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.228 |   0.726 |    0.709 | 
     | \x_reg[4]  | CLK ^      | DFFSR   | 0.141 | 0.006 |   0.732 |    0.715 | 
     +------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \a2_reg[25] /CLK 
Endpoint:   \a2_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[25]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.727
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.014
  Arrival Time                  0.999
  Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.075
     = Beginpoint Arrival Time            0.575
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[25] v |         | 0.109 |       |   0.575 |    0.590 | 
     | U3596       | A v -> Y ^   | INVX2   | 0.483 | 0.319 |   0.894 |    0.909 | 
     | U515        | D ^ -> Y v   | OAI22X1 | 0.046 | 0.104 |   0.999 |    1.013 | 
     | \a2_reg[25] | D v          | DFFSR   | 0.046 | 0.000 |   0.999 |    1.014 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.015 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.219 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.473 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.159 | 0.237 |   0.724 |    0.710 | 
     | \a2_reg[25] | CLK ^      | DFFSR   | 0.159 | 0.003 |   0.727 |    0.712 | 
     +-------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \x_reg[31] /CLK 
Endpoint:   \x_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[31]    (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.732
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.004
  Arrival Time                  0.990
  Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.074
     = Beginpoint Arrival Time            0.574
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |              |         |       |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+-------+---------+----------| 
     |            | datain[31] v |         | 0.109 |       |   0.574 |    0.589 | 
     | U3590      | A v -> Y ^   | INVX2   | 0.439 | 0.307 |   0.881 |    0.896 | 
     | U2461      | B ^ -> Y v   | OAI22X1 | 0.087 | 0.108 |   0.989 |    1.004 | 
     | \x_reg[31] | D v          | DFFSR   | 0.087 | 0.000 |   0.990 |    1.004 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.014 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.220 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.484 | 
     | clk__L3_I8 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.228 |   0.726 |    0.712 | 
     | \x_reg[31] | CLK ^      | DFFSR   | 0.141 | 0.006 |   0.732 |    0.718 | 
     +------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \x_reg[6] /CLK 
Endpoint:   \x_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[6]    (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.732
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.012
  Arrival Time                  0.998
  Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |           |             |         |       |       |  Time   |   Time   | 
     |-----------+-------------+---------+-------+-------+---------+----------| 
     |           | datain[6] v |         | 0.043 |       |   0.527 |    0.541 | 
     | U3615     | A v -> Y ^  | INVX2   | 0.543 | 0.318 |   0.845 |    0.859 | 
     | U2420     | B ^ -> Y v  | OAI22X1 | 0.052 | 0.153 |   0.998 |    1.011 | 
     | \x_reg[6] | D v         | DFFSR   | 0.052 | 0.000 |   0.998 |    1.012 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.014 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.220 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.484 | 
     | clk__L3_I8 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.228 |   0.726 |    0.712 | 
     | \x_reg[6]  | CLK ^      | DFFSR   | 0.141 | 0.006 |   0.732 |    0.719 | 
     +------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \x_reg[17] /CLK 
Endpoint:   \x_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[17]    (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.732
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.011
  Arrival Time                  1.000
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.578
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |              |         |       |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+-------+---------+----------| 
     |            | datain[17] v |         | 0.114 |       |   0.578 |    0.589 | 
     | U3604      | A v -> Y ^   | INVX2   | 0.437 | 0.312 |   0.890 |    0.901 | 
     | U2434      | B ^ -> Y v   | OAI22X1 | 0.051 | 0.110 |   1.000 |    1.011 | 
     | \x_reg[17] | D v          | DFFSR   | 0.051 | 0.000 |   1.000 |    1.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.011 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.223 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.487 | 
     | clk__L3_I8 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.228 |   0.726 |    0.715 | 
     | \x_reg[17] | CLK ^      | DFFSR   | 0.141 | 0.006 |   0.732 |    0.721 | 
     +------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \a0_reg[5] /CLK 
Endpoint:   \a0_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[5]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.004
  Arrival Time                  0.994
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[5] v |         | 0.042 |       |   0.527 |    0.537 | 
     | U3616      | A v -> Y ^  | INVX2   | 0.606 | 0.344 |   0.871 |    0.881 | 
     | U568       | A ^ -> Y v  | OAI21X1 | 0.048 | 0.123 |   0.994 |    1.004 | 
     | \a0_reg[5] | D v         | DFFSR   | 0.048 | 0.000 |   0.994 |    1.004 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.010 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.224 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.482 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.710 | 
     | \a0_reg[5]  | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.725 |    0.714 | 
     +-------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \a0_reg[1] /CLK 
Endpoint:   \a0_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[1]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.723
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  0.991
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[1] v |         | 0.046 |       |   0.530 |    0.540 | 
     | U3620      | A v -> Y ^  | INVX2   | 0.601 | 0.323 |   0.853 |    0.863 | 
     | U560       | A ^ -> Y v  | OAI21X1 | 0.050 | 0.138 |   0.991 |    1.001 | 
     | \a0_reg[1] | D v         | DFFSR   | 0.050 | 0.000 |   0.991 |    1.001 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.010 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.224 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.482 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.711 | 
     | \a0_reg[1]  | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.723 |    0.712 | 
     +-------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \a4_reg[17] /CLK 
Endpoint:   \a4_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[17]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.719
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.011
  Arrival Time                  1.003
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.578
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[17] v |         | 0.114 |       |   0.578 |    0.586 | 
     | U3604       | A v -> Y ^   | INVX2   | 0.437 | 0.312 |   0.890 |    0.899 | 
     | U728        | D ^ -> Y v   | OAI22X1 | 0.048 | 0.112 |   1.003 |    1.011 | 
     | \a4_reg[17] | D v          | DFFSR   | 0.048 | 0.000 |   1.003 |    1.011 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.225 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.245 |   0.479 |    0.470 | 
     | clk__L3_I0  | A ^ -> Y ^ | CLKBUF1 | 0.171 | 0.227 |   0.706 |    0.697 | 
     | \a4_reg[17] | CLK ^      | DFFSR   | 0.176 | 0.014 |   0.719 |    0.711 | 
     +-------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \a5_reg[17] /CLK 
Endpoint:   \a5_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[17]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.718
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.009
  Arrival Time                  1.001
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.578
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[17] v |         | 0.114 |       |   0.578 |    0.586 | 
     | U3604       | A v -> Y ^   | INVX2   | 0.437 | 0.312 |   0.890 |    0.898 | 
     | U678        | D ^ -> Y v   | OAI22X1 | 0.048 | 0.111 |   1.001 |    1.009 | 
     | \a5_reg[17] | D v          | DFFSR   | 0.048 | 0.000 |   1.001 |    1.009 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.226 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.245 |   0.479 |    0.471 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.227 |   0.705 |    0.697 | 
     | \a5_reg[17] | CLK ^      | DFFSR   | 0.173 | 0.013 |   0.718 |    0.710 | 
     +-------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \a0_reg[11] /CLK 
Endpoint:   \a0_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[11]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.722
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  0.993
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[11] v |         | 0.042 |       |   0.527 |    0.535 | 
     | U3610       | A v -> Y ^   | INVX2   | 0.566 | 0.317 |   0.844 |    0.852 | 
     | U580        | A ^ -> Y v   | OAI21X1 | 0.053 | 0.149 |   0.993 |    1.000 | 
     | \a0_reg[11] | D v          | DFFSR   | 0.053 | 0.000 |   0.993 |    1.001 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.226 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.485 | 
     | clk__L3_I13 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.224 |   0.716 |    0.709 | 
     | \a0_reg[11] | CLK ^      | DFFSR   | 0.140 | 0.006 |   0.722 |    0.714 | 
     +-------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \a2_reg[20] /CLK 
Endpoint:   \a2_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[20]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.724
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.012
  Arrival Time                  1.005
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.582
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[20] v |         | 0.120 |       |   0.582 |    0.589 | 
     | U3601       | A v -> Y ^   | INVX2   | 0.428 | 0.324 |   0.906 |    0.913 | 
     | U510        | D ^ -> Y v   | OAI22X1 | 0.048 | 0.099 |   1.005 |    1.011 | 
     | \a2_reg[20] | D v          | DFFSR   | 0.048 | 0.000 |   1.005 |    1.012 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.006 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.227 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.481 | 
     | clk__L3_I7  | A ^ -> Y ^ | CLKBUF1 | 0.160 | 0.228 |   0.715 |    0.709 | 
     | \a2_reg[20] | CLK ^      | DFFSR   | 0.163 | 0.009 |   0.724 |    0.718 | 
     +-------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \a2_reg[4] /CLK 
Endpoint:   \a2_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[4]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.012
  Arrival Time                  1.009
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[4] v |         | 0.041 |       |   0.527 |    0.530 | 
     | U3617      | A v -> Y ^  | INVX2   | 0.536 | 0.300 |   0.827 |    0.830 | 
     | U494       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.182 |   1.009 |    1.012 | 
     | \a2_reg[4] | D v         | DFFSR   | 0.047 | 0.000 |   1.009 |    1.012 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.003 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.230 | 
     | clk__L2_I1 | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.484 | 
     | clk__L3_I7 | A ^ -> Y ^ | CLKBUF1 | 0.160 | 0.228 |   0.715 |    0.712 | 
     | \a2_reg[4] | CLK ^      | DFFSR   | 0.163 | 0.009 |   0.725 |    0.721 | 
     +------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \a1_reg[9] /CLK 
Endpoint:   \a1_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[9]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.724
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.004
  Arrival Time                  1.001
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[9] v |         | 0.045 |       |   0.529 |    0.532 | 
     | U3612      | A v -> Y ^  | INVX2   | 0.577 | 0.346 |   0.874 |    0.877 | 
     | U534       | D ^ -> Y v  | OAI22X1 | 0.049 | 0.126 |   1.000 |    1.003 | 
     | \a1_reg[9] | D v         | DFFSR   | 0.049 | 0.000 |   1.001 |    1.004 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.003 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.231 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.489 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.718 | 
     | \a1_reg[9]  | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.724 |    0.721 | 
     +-------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \a1_reg[7] /CLK 
Endpoint:   \a1_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[7]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.723
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.002
  Arrival Time                  0.999
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[7] v |         | 0.041 |       |   0.527 |    0.529 | 
     | U3614      | A v -> Y ^  | INVX2   | 0.591 | 0.333 |   0.859 |    0.862 | 
     | U532       | D ^ -> Y v  | OAI22X1 | 0.050 | 0.140 |   0.999 |    1.002 | 
     | \a1_reg[7] | D v         | DFFSR   | 0.050 | 0.000 |   0.999 |    1.002 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.003 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.231 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.490 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.718 | 
     | \a1_reg[7]  | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.723 |    0.720 | 
     +-------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \a1_reg[8] /CLK 
Endpoint:   \a1_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[8]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.723
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.003
  Arrival Time                  1.001
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[8] v |         | 0.047 |       |   0.530 |    0.532 | 
     | U3613      | A v -> Y ^  | INVX2   | 0.609 | 0.342 |   0.873 |    0.874 | 
     | U533       | D ^ -> Y v  | OAI22X1 | 0.048 | 0.128 |   1.001 |    1.003 | 
     | \a1_reg[8] | D v         | DFFSR   | 0.048 | 0.000 |   1.001 |    1.003 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.001 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.232 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.491 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.719 | 
     | \a1_reg[8]  | CLK ^      | DFFSR   | 0.140 | 0.003 |   0.723 |    0.722 | 
     +-------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \a1_reg[0] /CLK 
Endpoint:   \a1_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[0]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.716
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.993
  Arrival Time                  0.993
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[0] v |         | 0.041 |       |   0.527 |    0.528 | 
     | U3621      | A v -> Y ^  | INVX2   | 0.564 | 0.320 |   0.847 |    0.847 | 
     | U525       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.146 |   0.992 |    0.993 | 
     | \a1_reg[0] | D v         | DFFSR   | 0.047 | 0.000 |   0.993 |    0.993 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.001 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.233 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.492 | 
     | clk__L3_I14 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.221 |   0.713 |    0.713 | 
     | \a1_reg[0]  | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.716 |    0.715 | 
     +-------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \a2_reg[6] /CLK 
Endpoint:   \a2_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[6]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.724
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.011
  Arrival Time                  1.011
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[6] v |         | 0.043 |       |   0.527 |    0.528 | 
     | U3615      | A v -> Y ^  | INVX2   | 0.543 | 0.318 |   0.845 |    0.845 | 
     | U496       | D ^ -> Y v  | OAI22X1 | 0.050 | 0.165 |   1.010 |    1.011 | 
     | \a2_reg[6] | D v         | DFFSR   | 0.050 | 0.000 |   1.011 |    1.011 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.000 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.233 | 
     | clk__L2_I1 | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.487 | 
     | clk__L3_I7 | A ^ -> Y ^ | CLKBUF1 | 0.160 | 0.228 |   0.715 |    0.715 | 
     | \a2_reg[6] | CLK ^      | DFFSR   | 0.163 | 0.009 |   0.724 |    0.724 | 
     +------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \a2_reg[3] /CLK 
Endpoint:   \a2_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[3]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.012
  Arrival Time                  1.012
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[3] v |         | 0.043 |       |   0.527 |    0.528 | 
     | U3618      | A v -> Y ^  | INVX2   | 0.541 | 0.310 |   0.837 |    0.837 | 
     | U493       | D ^ -> Y v  | OAI22X1 | 0.051 | 0.174 |   1.012 |    1.012 | 
     | \a2_reg[3] | D v         | DFFSR   | 0.051 | 0.000 |   1.012 |    1.012 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.000 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.234 | 
     | clk__L2_I1 | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.487 | 
     | clk__L3_I7 | A ^ -> Y ^ | CLKBUF1 | 0.160 | 0.228 |   0.715 |    0.715 | 
     | \a2_reg[3] | CLK ^      | DFFSR   | 0.163 | 0.010 |   0.725 |    0.725 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \a3_reg[3] /CLK 
Endpoint:   \a3_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[3]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.718
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.992
  Arrival Time                  0.993
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[3] v |         | 0.043 |       |   0.527 |    0.526 | 
     | U3618      | A v -> Y ^  | INVX2   | 0.541 | 0.310 |   0.837 |    0.836 | 
     | U460       | D ^ -> Y v  | OAI22X1 | 0.049 | 0.156 |   0.993 |    0.992 | 
     | \a3_reg[3] | D v         | DFFSR   | 0.049 | 0.000 |   0.993 |    0.992 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.001 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.235 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.499 | 
     | clk__L3_I9 | A ^ -> Y ^ | CLKBUF1 | 0.126 | 0.214 |   0.712 |    0.713 | 
     | \a3_reg[3] | CLK ^      | DFFSR   | 0.126 | 0.005 |   0.718 |    0.719 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \a0_reg[17] /CLK 
Endpoint:   \a0_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[17]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.726
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.005
  Arrival Time                  1.007
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.578
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[17] v |         | 0.114 |       |   0.578 |    0.577 | 
     | U3604       | A v -> Y ^   | INVX2   | 0.437 | 0.312 |   0.890 |    0.889 | 
     | U592        | A ^ -> Y v   | OAI21X1 | 0.050 | 0.116 |   1.007 |    1.005 | 
     | \a0_reg[17] | D v          | DFFSR   | 0.050 | 0.000 |   1.007 |    1.005 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.001 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.235 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.492 |    0.494 | 
     | clk__L3_I12 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.227 |   0.719 |    0.720 | 
     | \a0_reg[17] | CLK ^      | DFFSR   | 0.141 | 0.007 |   0.726 |    0.727 | 
     +-------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \a4_reg[31] /CLK 
Endpoint:   \a4_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[31]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.726
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  1.002
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.074
     = Beginpoint Arrival Time            0.574
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[31] v |         | 0.109 |       |   0.574 |    0.573 | 
     | U3590       | A v -> Y ^   | INVX2   | 0.439 | 0.307 |   0.882 |    0.880 | 
     | U89         | D ^ -> Y v   | OAI22X1 | 0.055 | 0.121 |   1.002 |    1.001 | 
     | \a4_reg[31] | D v          | DFFSR   | 0.055 | 0.000 |   1.002 |    1.001 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.002 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.235 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.500 | 
     | clk__L3_I11 | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.221 |   0.719 |    0.721 | 
     | \a4_reg[31] | CLK ^      | DFFSR   | 0.132 | 0.006 |   0.726 |    0.727 | 
     +-------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \a2_reg[22] /CLK 
Endpoint:   \a2_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[22]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.727
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.013
  Arrival Time                  1.015
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.090
     = Beginpoint Arrival Time            0.590
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[22] v |         | 0.131 |       |   0.590 |    0.589 | 
     | U3599       | A v -> Y ^   | INVX2   | 0.455 | 0.324 |   0.915 |    0.913 | 
     | U512        | D ^ -> Y v   | OAI22X1 | 0.047 | 0.100 |   1.015 |    1.013 | 
     | \a2_reg[22] | D v          | DFFSR   | 0.047 | 0.000 |   1.015 |    1.013 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.002 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.236 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.489 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.159 | 0.237 |   0.724 |    0.726 | 
     | \a2_reg[22] | CLK ^      | DFFSR   | 0.159 | 0.002 |   0.727 |    0.728 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \a2_reg[24] /CLK 
Endpoint:   \a2_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[24]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.725
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.012
  Arrival Time                  1.013
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            0.580
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[24] v |         | 0.117 |       |   0.580 |    0.578 | 
     | U3597       | A v -> Y ^   | INVX2   | 0.506 | 0.326 |   0.906 |    0.904 | 
     | U514        | D ^ -> Y v   | OAI22X1 | 0.047 | 0.107 |   1.013 |    1.011 | 
     | \a2_reg[24] | D v          | DFFSR   | 0.047 | 0.000 |   1.013 |    1.012 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.002 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.236 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.489 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.159 | 0.237 |   0.724 |    0.726 | 
     | \a2_reg[24] | CLK ^      | DFFSR   | 0.159 | 0.001 |   0.725 |    0.727 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \a5_reg[20] /CLK 
Endpoint:   \a5_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[20]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.715
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.005
  Arrival Time                  1.008
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.582
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[20] v |         | 0.120 |       |   0.582 |    0.580 | 
     | U3601       | A v -> Y ^   | INVX2   | 0.428 | 0.324 |   0.906 |    0.904 | 
     | U681        | D ^ -> Y v   | OAI22X1 | 0.048 | 0.101 |   1.007 |    1.005 | 
     | \a5_reg[20] | D v          | DFFSR   | 0.048 | 0.000 |   1.008 |    1.005 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.002 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.236 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.245 |   0.479 |    0.481 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.227 |   0.705 |    0.708 | 
     | \a5_reg[20] | CLK ^      | DFFSR   | 0.172 | 0.009 |   0.715 |    0.717 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \a0_reg[20] /CLK 
Endpoint:   \a0_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[20]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.726
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.007
  Arrival Time                  1.009
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.582
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[20] v |         | 0.120 |       |   0.582 |    0.580 | 
     | U3601       | A v -> Y ^   | INVX2   | 0.428 | 0.324 |   0.906 |    0.903 | 
     | U598        | A ^ -> Y v   | OAI21X1 | 0.047 | 0.103 |   1.009 |    1.006 | 
     | \a0_reg[20] | D v          | DFFSR   | 0.047 | 0.000 |   1.009 |    1.007 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.003 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.237 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.492 |    0.495 | 
     | clk__L3_I12 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.227 |   0.719 |    0.722 | 
     | \a0_reg[20] | CLK ^      | DFFSR   | 0.141 | 0.007 |   0.726 |    0.729 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \a5_reg[6] /CLK 
Endpoint:   \a5_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[6]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.724
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.008
  Arrival Time                  1.011
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[6] v |         | 0.043 |       |   0.527 |    0.524 | 
     | U3615      | A v -> Y ^  | INVX2   | 0.543 | 0.318 |   0.845 |    0.842 | 
     | U667       | D ^ -> Y v  | OAI22X1 | 0.046 | 0.166 |   1.011 |    1.008 | 
     | \a5_reg[6] | D v         | DFFSR   | 0.046 | 0.000 |   1.011 |    1.008 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.003 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.237 | 
     | clk__L2_I1 | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.491 | 
     | clk__L3_I4 | A ^ -> Y ^ | CLKBUF1 | 0.150 | 0.231 |   0.719 |    0.722 | 
     | \a5_reg[6] | CLK ^      | DFFSR   | 0.150 | 0.005 |   0.724 |    0.728 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \a4_reg[3] /CLK 
Endpoint:   \a4_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[3]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.715
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.000
  Arrival Time                  1.005
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[3] v |         | 0.043 |       |   0.527 |    0.523 | 
     | U3618      | A v -> Y ^  | INVX2   | 0.541 | 0.310 |   0.837 |    0.832 | 
     | U700       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.167 |   1.004 |    1.000 | 
     | \a4_reg[3] | D v         | DFFSR   | 0.047 | 0.000 |   1.005 |    1.000 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.005 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.239 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.245 |   0.479 |    0.483 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUF1 | 0.156 | 0.229 |   0.708 |    0.712 | 
     | \a4_reg[3] | CLK ^      | DFFSR   | 0.156 | 0.007 |   0.715 |    0.720 | 
     +------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \a2_reg[31] /CLK 
Endpoint:   \a2_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[31]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.724
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.010
  Arrival Time                  1.015
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.074
     = Beginpoint Arrival Time            0.574
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[31] v |         | 0.109 |       |   0.574 |    0.569 | 
     | U3590       | A v -> Y ^   | INVX2   | 0.439 | 0.307 |   0.882 |    0.876 | 
     | U452        | C ^ -> Y v   | OAI22X1 | 0.048 | 0.133 |   1.014 |    1.009 | 
     | \a2_reg[31] | D v          | DFFSR   | 0.048 | 0.000 |   1.015 |    1.010 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.005 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.239 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.254 |   0.487 |    0.492 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.156 | 0.227 |   0.714 |    0.719 | 
     | \a2_reg[31] | CLK ^      | DFFSR   | 0.159 | 0.010 |   0.724 |    0.729 | 
     +-------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \a4_reg[20] /CLK 
Endpoint:   \a4_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[20]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.715
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.000
  Arrival Time                  1.006
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.582
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[20] v |         | 0.120 |       |   0.582 |    0.577 | 
     | U3601       | A v -> Y ^   | INVX2   | 0.428 | 0.324 |   0.906 |    0.901 | 
     | U734        | D ^ -> Y v   | OAI22X1 | 0.046 | 0.100 |   1.006 |    1.000 | 
     | \a4_reg[20] | D v          | DFFSR   | 0.046 | 0.000 |   1.006 |    1.000 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.006 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.239 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.245 |   0.479 |    0.484 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUF1 | 0.156 | 0.229 |   0.708 |    0.713 | 
     | \a4_reg[20] | CLK ^      | DFFSR   | 0.156 | 0.007 |   0.715 |    0.720 | 
     +-------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \a3_reg[4] /CLK 
Endpoint:   \a3_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[4]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.717
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.992
  Arrival Time                  0.998
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[4] v |         | 0.041 |       |   0.527 |    0.521 | 
     | U3617      | A v -> Y ^  | INVX2   | 0.536 | 0.300 |   0.827 |    0.821 | 
     | U461       | D ^ -> Y v  | OAI22X1 | 0.049 | 0.171 |   0.998 |    0.992 | 
     | \a3_reg[4] | D v         | DFFSR   | 0.049 | 0.000 |   0.998 |    0.992 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.006 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.240 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.504 | 
     | clk__L3_I9 | A ^ -> Y ^ | CLKBUF1 | 0.126 | 0.214 |   0.712 |    0.718 | 
     | \a3_reg[4] | CLK ^      | DFFSR   | 0.126 | 0.005 |   0.717 |    0.724 | 
     +------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \a3_reg[6] /CLK 
Endpoint:   \a3_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[6]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.717
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.992
  Arrival Time                  0.999
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[6] v |         | 0.043 |       |   0.527 |    0.521 | 
     | U3615      | A v -> Y ^  | INVX2   | 0.543 | 0.318 |   0.845 |    0.839 | 
     | U463       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.153 |   0.998 |    0.992 | 
     | \a3_reg[6] | D v         | DFFSR   | 0.047 | 0.000 |   0.999 |    0.992 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.240 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.505 | 
     | clk__L3_I10 | A ^ -> Y ^ | CLKBUF1 | 0.127 | 0.214 |   0.712 |    0.718 | 
     | \a3_reg[6]  | CLK ^      | DFFSR   | 0.127 | 0.005 |   0.717 |    0.723 | 
     +-------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \a0_reg[9] /CLK 
Endpoint:   \a0_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[9]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.722
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  1.008
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[9] v |         | 0.045 |       |   0.529 |    0.522 | 
     | U3612      | A v -> Y ^  | INVX2   | 0.577 | 0.346 |   0.874 |    0.868 | 
     | U576       | A ^ -> Y v  | OAI21X1 | 0.050 | 0.133 |   1.007 |    1.000 | 
     | \a0_reg[9] | D v         | DFFSR   | 0.050 | 0.000 |   1.008 |    1.001 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.241 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.492 |    0.499 | 
     | clk__L3_I13 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.224 |   0.716 |    0.723 | 
     | \a0_reg[9]  | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.722 |    0.728 | 
     +-------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \a1_reg[2] /CLK 
Endpoint:   \a1_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[2]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.716
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.994
  Arrival Time                  1.001
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[2] v |         | 0.045 |       |   0.529 |    0.521 | 
     | U3619      | A v -> Y ^  | INVX2   | 0.568 | 0.321 |   0.850 |    0.843 | 
     | U527       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.151 |   1.001 |    0.993 | 
     | \a1_reg[2] | D v         | DFFSR   | 0.047 | 0.000 |   1.001 |    0.994 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.241 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.500 | 
     | clk__L3_I14 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.221 |   0.713 |    0.721 | 
     | \a1_reg[2]  | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.716 |    0.724 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \a1_reg[5] /CLK 
Endpoint:   \a1_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[5]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.723
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.002
  Arrival Time                  1.010
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[5] v |         | 0.042 |       |   0.527 |    0.519 | 
     | U3616      | A v -> Y ^  | INVX2   | 0.606 | 0.344 |   0.871 |    0.863 | 
     | U530       | D ^ -> Y v  | OAI22X1 | 0.047 | 0.139 |   1.010 |    1.002 | 
     | \a1_reg[5] | D v         | DFFSR   | 0.047 | 0.000 |   1.010 |    1.002 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.242 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.493 |    0.500 | 
     | clk__L3_I15 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.228 |   0.721 |    0.728 | 
     | \a1_reg[5]  | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.723 |    0.731 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \a1_reg[17] /CLK 
Endpoint:   \a1_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[17]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.722
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.002
  Arrival Time                  1.011
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.078
     = Beginpoint Arrival Time            0.578
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |         |       |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+-------+---------+----------| 
     |             | datain[17] v |         | 0.114 |       |   0.578 |    0.570 | 
     | U3604       | A v -> Y ^   | INVX2   | 0.437 | 0.312 |   0.890 |    0.882 | 
     | U542        | D ^ -> Y v   | OAI22X1 | 0.047 | 0.120 |   1.010 |    1.002 | 
     | \a1_reg[17] | D v          | DFFSR   | 0.047 | 0.000 |   1.011 |    1.002 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.242 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.492 |    0.501 | 
     | clk__L3_I13 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.224 |   0.716 |    0.725 | 
     | \a1_reg[17] | CLK ^      | DFFSR   | 0.140 | 0.006 |   0.722 |    0.731 | 
     +-------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \a0_reg[8] /CLK 
Endpoint:   \a0_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[8]     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.721
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.001
  Arrival Time                  1.010
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |             |         |       |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+-------+---------+----------| 
     |            | datain[8] v |         | 0.047 |       |   0.530 |    0.522 | 
     | U3613      | A v -> Y ^  | INVX2   | 0.609 | 0.342 |   0.873 |    0.864 | 
     | U574       | A ^ -> Y v  | OAI21X1 | 0.048 | 0.137 |   1.009 |    1.001 | 
     | \a0_reg[8] | D v         | DFFSR   | 0.048 | 0.000 |   1.010 |    1.001 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    0.009 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.242 | 
     | clk__L2_I3  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.259 |   0.492 |    0.501 | 
     | clk__L3_I13 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.224 |   0.716 |    0.725 | 
     | \a0_reg[8]  | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.721 |    0.730 | 
     +-------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \x_reg[3] /CLK 
Endpoint:   \x_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[3]    (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.705
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.987
  Arrival Time                  0.996
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |           |             |         |       |       |  Time   |   Time   | 
     |-----------+-------------+---------+-------+-------+---------+----------| 
     |           | datain[3] v |         | 0.043 |       |   0.527 |    0.519 | 
     | U3618     | A v -> Y ^  | INVX2   | 0.541 | 0.310 |   0.837 |    0.828 | 
     | U2416     | B ^ -> Y v  | OAI22X1 | 0.049 | 0.158 |   0.995 |    0.987 | 
     | \x_reg[3] | D v         | DFFSR   | 0.049 | 0.000 |   0.996 |    0.987 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.009 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.243 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.245 |   0.479 |    0.487 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.213 |   0.692 |    0.701 | 
     | \x_reg[3]  | CLK ^      | DFFSR   | 0.147 | 0.014 |   0.705 |    0.714 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \x_reg[0] /CLK 
Endpoint:   \x_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: datain[0]    (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.730
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.008
  Arrival Time                  1.018
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |           |             |         |       |       |  Time   |   Time   | 
     |-----------+-------------+---------+-------+-------+---------+----------| 
     |           | datain[0] v |         | 0.041 |       |   0.527 |    0.517 | 
     | U3621     | A v -> Y ^  | INVX2   | 0.564 | 0.320 |   0.847 |    0.837 | 
     | U2411     | B ^ -> Y v  | OAI22X1 | 0.058 | 0.171 |   1.017 |    1.008 | 
     | \x_reg[0] | D v         | DFFSR   | 0.058 | 0.000 |   1.018 |    1.008 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.010 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.216 | 0.234 |   0.234 |    0.243 | 
     | clk__L2_I2 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.264 |   0.498 |    0.508 | 
     | clk__L3_I8 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.228 |   0.726 |    0.736 | 
     | \x_reg[0]  | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.730 |    0.740 | 
     +------------------------------------------------------------------------+ 

