INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_Output_Interface'
