-layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 9 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Hazard.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.log