
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000126                       # Number of seconds simulated
sim_ticks                                   125682500                       # Number of ticks simulated
final_tick                                  125682500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
<<<<<<< Updated upstream
host_inst_rate                                 171976                       # Simulator instruction rate (inst/s)
host_op_rate                                   171973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              223856114                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751620                       # Number of bytes of host memory used
host_seconds                                     0.56                       # Real time elapsed on the host
=======
host_inst_rate                                 152911                       # Simulator instruction rate (inst/s)
host_op_rate                                   152909                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              198756194                       # Simulator tick rate (ticks/s)
host_mem_usage                                2324708                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
>>>>>>> Stashed changes
sim_insts                                       96690                       # Number of instructions simulated
sim_ops                                         96690                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             89792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             80960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               170752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        89792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           89792                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               1403                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2668                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            714435184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            644162871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1358598055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       714435184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          714435184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           714435184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           644162871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1358598055                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1465.241419                       # Cycle average of tags in use
system.l2.total_refs                             2669                       # Total number of references to valid blocks.
system.l2.sampled_refs                           2567                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.039735                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           582.151162                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             747.311771                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             135.778486                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035532                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.045612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008287                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.089431                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 1984                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  444                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2428                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1188                       # number of Writeback hits
system.l2.Writeback_hits::total                  1188                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  1984                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   512                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2496                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1984                       # number of overall hits
system.l2.overall_hits::cpu.data                  512                       # number of overall hits
system.l2.overall_hits::total                    2496                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1404                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                226                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1630                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1039                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1404                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1265                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2669                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1404                       # number of overall misses
system.l2.overall_misses::cpu.data               1265                       # number of overall misses
system.l2.overall_misses::total                  2669                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     75628000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     13136000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        88764000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     68669992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      68669992                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      81805992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        157433992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75628000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     81805992                       # number of overall miss cycles
system.l2.overall_miss_latency::total       157433992                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             3388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4058                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1188                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1188                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1107                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1777                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5165                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1777                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5165                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.414404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.337313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.401676                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.938573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938573                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.414404                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.711874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.516747                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.414404                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.711874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.516747                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53866.096866                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 58123.893805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54456.441718                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 66092.388835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66092.388835                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53866.096866                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 64668.768379                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58986.134133                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53866.096866                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 64668.768379                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58986.134133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          1404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1630                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1039                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     58512500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     10400500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     68913000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     56104492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56104492                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58512500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     66504992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125017492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58512500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     66504992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125017492                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.414404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.337313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.401676                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.938573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938573                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.414404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.711874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.516747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.414404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.711874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.516747                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41675.569801                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 46019.911504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42277.914110                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 53998.548604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53998.548604                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41675.569801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 52573.116206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46840.573998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41675.569801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 52573.116206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46840.573998                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        22722                       # DTB read hits
system.cpu.dtb.read_misses                        252                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    22974                       # DTB read accesses
system.cpu.dtb.write_hits                       19641                       # DTB write hits
system.cpu.dtb.write_misses                        96                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   19737                       # DTB write accesses
system.cpu.dtb.data_hits                        42363                       # DTB hits
system.cpu.dtb.data_misses                        348                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    42711                       # DTB accesses
system.cpu.itb.fetch_hits                       23439                       # ITB hits
system.cpu.itb.fetch_misses                       186                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   23625                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   27                       # Number of system calls
system.cpu.numCycles                           251366                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    27211                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted              19051                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               3598                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                 20836                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                    12118                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     2465                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 255                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              83341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         163566                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       27211                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              14583                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         30692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10964                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  40298                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4292                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     23439                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2326                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             165807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.986484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.325049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   135115     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2142      1.29%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3378      2.04%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2926      1.76%     86.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4576      2.76%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2333      1.41%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2103      1.27%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2569      1.55%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    10665      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               165807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.108253                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.650709                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    88251                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 41548                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     28380                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1435                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6193                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 4563                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   915                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 152270                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3109                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   6193                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    90318                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   10952                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          25021                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     27541                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  5782                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 146293                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     17                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  4862                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               93215                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                184667                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           182936                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1731                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 63691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    29524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                820                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            449                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     10849                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                25532                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               22109                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               831                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1162                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     129434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 831                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    120944                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               532                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           29993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            115                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        165807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.729426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.434673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              116744     70.41%     70.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19694     11.88%     82.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9799      5.91%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7625      4.60%     92.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5386      3.25%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3385      2.04%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2152      1.30%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 780      0.47%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 242      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          165807                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     148      8.32%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    875     49.18%     57.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   756     42.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                54      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75759     62.64%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   17      0.01%     62.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 285      0.24%     62.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  16      0.01%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  87      0.07%     63.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  26      0.02%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                24376     20.15%     83.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               20324     16.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 120944                       # Type of FU issued
system.cpu.iq.rate                           0.481147                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1779                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014709                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             408087                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            159188                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       113869                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1919                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1150                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          855                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 121696                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     973                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1909                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7654                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4592                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6193                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3815                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   252                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              136780                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1568                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 25532                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                22109                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                444                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     71                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1048                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1948                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2996                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                117136                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 23000                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3808                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          6515                       # number of nop insts executed
system.cpu.iew.exec_refs                        42740                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20131                       # Number of branches executed
system.cpu.iew.exec_stores                      19740                       # Number of stores executed
system.cpu.iew.exec_rate                     0.465998                       # Inst execution rate
system.cpu.iew.wb_sent                         115513                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        114724                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     48342                       # num instructions producing a value
system.cpu.iew.wb_consumers                     64769                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.456402                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.746376                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           35321                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             716                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2703                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       159614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.633691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.575836                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       121351     76.03%     76.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        18358     11.50%     87.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6725      4.21%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3349      2.10%     93.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2978      1.87%     95.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1322      0.83%     96.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1280      0.80%     97.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          919      0.58%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3332      2.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       159614                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               101146                       # Number of instructions committed
system.cpu.commit.committedOps                 101146                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          35395                       # Number of memory references committed
system.cpu.commit.loads                         17878                       # Number of loads committed
system.cpu.commit.membars                         344                       # Number of memory barriers committed
system.cpu.commit.branches                      16665                       # Number of branches committed
system.cpu.commit.fp_insts                        742                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     94865                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1587                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                  3332                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       291657                       # The number of ROB reads
system.cpu.rob.rob_writes                      279149                       # The number of ROB writes
system.cpu.timesIdled                            2510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       96690                       # Number of Instructions Simulated
system.cpu.committedOps                         96690                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 96690                       # Number of Instructions Simulated
system.cpu.cpi                               2.599710                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.599710                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.384658                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.384658                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   154472                       # number of integer regfile reads
system.cpu.int_regfile_writes                   76907                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       741                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      491                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     913                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    716                       # number of misc regfile writes
system.cpu.icache.replacements                   3131                       # number of replacements
system.cpu.icache.tagsinuse                234.599185                       # Cycle average of tags in use
system.cpu.icache.total_refs                    19490                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   3387                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   5.754355                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               45274000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     234.599185                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.916403                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.916403                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst        19490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19490                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         19490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19490                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        19490                       # number of overall hits
system.cpu.icache.overall_hits::total           19490                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3949                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3949                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3949                       # number of overall misses
system.cpu.icache.overall_misses::total          3949                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    130171500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130171500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    130171500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130171500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    130171500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130171500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        23439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        23439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        23439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        23439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        23439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        23439                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.168480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.168480                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.168480                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.168480                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.168480                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.168480                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 32963.155229                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32963.155229                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 32963.155229                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32963.155229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 32963.155229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32963.155229                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          561                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          561                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          561                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          561                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          561                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          561                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3388                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3388                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    102014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    102014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    102014000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102014000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.144545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.144545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.144545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.144545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.144545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.144545                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 30110.389610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30110.389610                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 30110.389610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30110.389610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 30110.389610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30110.389610                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   1521                       # number of replacements
system.cpu.dcache.tagsinuse                234.929191                       # Cycle average of tags in use
system.cpu.dcache.total_refs                    32016                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1777                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  18.016882                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               21562000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     234.929191                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.917692                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.917692                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data        19220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19220                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12110                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          342                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          344                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         31330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31330                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        31330                       # number of overall hits
system.cpu.dcache.overall_hits::total           31330                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1054                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5063                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         6117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6117                       # number of overall misses
system.cpu.dcache.overall_misses::total          6117                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     34753500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34753500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    324476666                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    324476666                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    359230166                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    359230166                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    359230166                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    359230166                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        20274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        20274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        37447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        37447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37447                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.051988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051988                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.294823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.294823                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.011561                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011561                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.163351                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.163351                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.163351                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.163351                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32972.960152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32972.960152                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64087.826585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64087.826585                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        50250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        50250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58726.527056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58726.527056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58726.527056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58726.527056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3259365                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               347                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs  9392.982709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1188                       # number of writebacks
system.cpu.dcache.writebacks::total              1188                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3956                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4344                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4344                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          666                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1107                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1773                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     73574865                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73574865                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     93714365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93714365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     93714365                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93714365                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.064462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.011561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.047347                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047347                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.047347                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047347                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30239.489489                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30239.489489                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66463.292683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66463.292683                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        47250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52856.381839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52856.381839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52856.381839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52856.381839                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
