PPA Report for RangeDetector_Hysteresis.v (Module: RangeDetector_Hysteresis)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 21
FF Count: 28
IO Count: 19
Cell Count: 125

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 851.06 MHz
Reg-to-Reg Critical Path Delay: 1.001 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
