<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OExp01-Element.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADC32_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX8T1_32_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Multi_8CH32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="or32_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="or32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="or32_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489244015" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489244014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489244015" xil_pn:in_ck="3063821461084713334" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489244015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Code/ADC32.v"/>
      <outfile xil_pn:name="Code/ADC32_test.v"/>
      <outfile xil_pn:name="Code/Ext_32.v"/>
      <outfile xil_pn:name="Code/Ext_32_test.v"/>
      <outfile xil_pn:name="Code/MUX2T1_32.v"/>
      <outfile xil_pn:name="Code/MUX2T1_5.v"/>
      <outfile xil_pn:name="Code/MUX2T1_5_test.v"/>
      <outfile xil_pn:name="Code/MUX4T1_32.v"/>
      <outfile xil_pn:name="Code/MUX4T1_5.v"/>
      <outfile xil_pn:name="Code/MUX4T1_5_test.v"/>
      <outfile xil_pn:name="Code/MUX8T1_32.v"/>
      <outfile xil_pn:name="Code/MUX8T1_32_test.v"/>
      <outfile xil_pn:name="Code/MUX8T1_8.v"/>
      <outfile xil_pn:name="Code/Multi_8CH32.v"/>
      <outfile xil_pn:name="Code/SignalExt_32.v"/>
      <outfile xil_pn:name="Code/add_32.v"/>
      <outfile xil_pn:name="Code/add_32_test.v"/>
      <outfile xil_pn:name="Code/and32.v"/>
      <outfile xil_pn:name="Code/and32_test.v"/>
      <outfile xil_pn:name="Code/clk_div.v"/>
      <outfile xil_pn:name="Code/nor32.v"/>
      <outfile xil_pn:name="Code/nor32_test.v"/>
      <outfile xil_pn:name="Code/or32.v"/>
      <outfile xil_pn:name="Code/or32_test.v"/>
      <outfile xil_pn:name="Code/or_bit_32.v"/>
      <outfile xil_pn:name="Code/srl32.v"/>
      <outfile xil_pn:name="Code/srl32_test.v"/>
      <outfile xil_pn:name="Code/xor32.v"/>
      <outfile xil_pn:name="Code/xor32_test.v"/>
      <outfile xil_pn:name="Multi_8CH32_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1489244507" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5149776051310750667" xil_pn:start_ts="1489244507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489244509" xil_pn:in_ck="3561111715523451017" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-234057696834121495" xil_pn:start_ts="1489244507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489244017" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2108242147124469941" xil_pn:start_ts="1489244017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489244017" xil_pn:in_ck="3063821461084713334" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489244017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Code/ADC32.v"/>
      <outfile xil_pn:name="Code/ADC32_test.v"/>
      <outfile xil_pn:name="Code/Ext_32.v"/>
      <outfile xil_pn:name="Code/Ext_32_test.v"/>
      <outfile xil_pn:name="Code/MUX2T1_32.v"/>
      <outfile xil_pn:name="Code/MUX2T1_5.v"/>
      <outfile xil_pn:name="Code/MUX2T1_5_test.v"/>
      <outfile xil_pn:name="Code/MUX4T1_32.v"/>
      <outfile xil_pn:name="Code/MUX4T1_5.v"/>
      <outfile xil_pn:name="Code/MUX4T1_5_test.v"/>
      <outfile xil_pn:name="Code/MUX8T1_32.v"/>
      <outfile xil_pn:name="Code/MUX8T1_32_test.v"/>
      <outfile xil_pn:name="Code/MUX8T1_8.v"/>
      <outfile xil_pn:name="Code/Multi_8CH32.v"/>
      <outfile xil_pn:name="Code/SignalExt_32.v"/>
      <outfile xil_pn:name="Code/add_32.v"/>
      <outfile xil_pn:name="Code/add_32_test.v"/>
      <outfile xil_pn:name="Code/and32.v"/>
      <outfile xil_pn:name="Code/and32_test.v"/>
      <outfile xil_pn:name="Code/clk_div.v"/>
      <outfile xil_pn:name="Code/nor32.v"/>
      <outfile xil_pn:name="Code/nor32_test.v"/>
      <outfile xil_pn:name="Code/or32.v"/>
      <outfile xil_pn:name="Code/or32_test.v"/>
      <outfile xil_pn:name="Code/or_bit_32.v"/>
      <outfile xil_pn:name="Code/srl32.v"/>
      <outfile xil_pn:name="Code/srl32_test.v"/>
      <outfile xil_pn:name="Code/xor32.v"/>
      <outfile xil_pn:name="Code/xor32_test.v"/>
      <outfile xil_pn:name="Multi_8CH32_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1489244513" xil_pn:in_ck="3063821461084713334" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-390799121143106197" xil_pn:start_ts="1489244509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="or32_test_beh.prj"/>
      <outfile xil_pn:name="or32_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1489244513" xil_pn:in_ck="7082851683120742232" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3947615260182165966" xil_pn:start_ts="1489244513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="or32_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
