CPC_INT_CNTL,VAR_0
CP_ECC_ERROR_INT_ENABLE,VAR_1
CP_INT_CNTL,VAR_2
CP_INT_CNTL_RING0,VAR_3
CP_INT_CNTL_RING1,VAR_4
CP_INT_CNTL_RING2,VAR_5
CP_ME1_PIPE0_INT_CNTL,VAR_6
CP_ME1_PIPE1_INT_CNTL,VAR_7
CP_ME1_PIPE2_INT_CNTL,VAR_8
CP_ME1_PIPE3_INT_CNTL,VAR_9
CP_ME2_PIPE0_INT_CNTL,VAR_10
CP_ME2_PIPE1_INT_CNTL,VAR_11
CP_ME2_PIPE2_INT_CNTL,VAR_12
CP_ME2_PIPE3_INT_CNTL,VAR_13
EINVAL,VAR_14
WREG32_FIELD,FUNC_0
gfx_v8_0_set_cp_ecc_int_state,FUNC_1
adev,VAR_15
source,VAR_16
type,VAR_17
state,VAR_18
enable_flag,VAR_19
