
uAnemometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015368  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b8  08015548  08015548  00016548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015c00  08015c00  000176c8  2**0
                  CONTENTS
  4 .ARM          00000008  08015c00  08015c00  00016c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015c08  08015c08  000176c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08015c08  08015c08  00016c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015c10  08015c10  00016c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006c8  20000000  08015c14  00017000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d1c  200006c8  080162dc  000176c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200033e4  080162dc  000183e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000176c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002acf1  00000000  00000000  000176f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051ef  00000000  00000000  000423e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002330  00000000  00000000  000475d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b5f  00000000  00000000  00049908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000064ba  00000000  00000000  0004b467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000295ec  00000000  00000000  00051921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee3f5  00000000  00000000  0007af0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169302  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ad1c  00000000  00000000  00169348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00174064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200006c8 	.word	0x200006c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015530 	.word	0x08015530

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200006cc 	.word	0x200006cc
 800021c:	08015530 	.word	0x08015530

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b96a 	b.w	8000fc4 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9d08      	ldr	r5, [sp, #32]
 8000d0e:	460c      	mov	r4, r1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d14e      	bne.n	8000db2 <__udivmoddi4+0xaa>
 8000d14:	4694      	mov	ip, r2
 8000d16:	458c      	cmp	ip, r1
 8000d18:	4686      	mov	lr, r0
 8000d1a:	fab2 f282 	clz	r2, r2
 8000d1e:	d962      	bls.n	8000de6 <__udivmoddi4+0xde>
 8000d20:	b14a      	cbz	r2, 8000d36 <__udivmoddi4+0x2e>
 8000d22:	f1c2 0320 	rsb	r3, r2, #32
 8000d26:	4091      	lsls	r1, r2
 8000d28:	fa20 f303 	lsr.w	r3, r0, r3
 8000d2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d30:	4319      	orrs	r1, r3
 8000d32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3a:	fa1f f68c 	uxth.w	r6, ip
 8000d3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d46:	fb07 1114 	mls	r1, r7, r4, r1
 8000d4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4e:	fb04 f106 	mul.w	r1, r4, r6
 8000d52:	4299      	cmp	r1, r3
 8000d54:	d90a      	bls.n	8000d6c <__udivmoddi4+0x64>
 8000d56:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d5e:	f080 8112 	bcs.w	8000f86 <__udivmoddi4+0x27e>
 8000d62:	4299      	cmp	r1, r3
 8000d64:	f240 810f 	bls.w	8000f86 <__udivmoddi4+0x27e>
 8000d68:	3c02      	subs	r4, #2
 8000d6a:	4463      	add	r3, ip
 8000d6c:	1a59      	subs	r1, r3, r1
 8000d6e:	fa1f f38e 	uxth.w	r3, lr
 8000d72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d76:	fb07 1110 	mls	r1, r7, r0, r1
 8000d7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7e:	fb00 f606 	mul.w	r6, r0, r6
 8000d82:	429e      	cmp	r6, r3
 8000d84:	d90a      	bls.n	8000d9c <__udivmoddi4+0x94>
 8000d86:	eb1c 0303 	adds.w	r3, ip, r3
 8000d8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d8e:	f080 80fc 	bcs.w	8000f8a <__udivmoddi4+0x282>
 8000d92:	429e      	cmp	r6, r3
 8000d94:	f240 80f9 	bls.w	8000f8a <__udivmoddi4+0x282>
 8000d98:	4463      	add	r3, ip
 8000d9a:	3802      	subs	r0, #2
 8000d9c:	1b9b      	subs	r3, r3, r6
 8000d9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000da2:	2100      	movs	r1, #0
 8000da4:	b11d      	cbz	r5, 8000dae <__udivmoddi4+0xa6>
 8000da6:	40d3      	lsrs	r3, r2
 8000da8:	2200      	movs	r2, #0
 8000daa:	e9c5 3200 	strd	r3, r2, [r5]
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d905      	bls.n	8000dc2 <__udivmoddi4+0xba>
 8000db6:	b10d      	cbz	r5, 8000dbc <__udivmoddi4+0xb4>
 8000db8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e7f5      	b.n	8000dae <__udivmoddi4+0xa6>
 8000dc2:	fab3 f183 	clz	r1, r3
 8000dc6:	2900      	cmp	r1, #0
 8000dc8:	d146      	bne.n	8000e58 <__udivmoddi4+0x150>
 8000dca:	42a3      	cmp	r3, r4
 8000dcc:	d302      	bcc.n	8000dd4 <__udivmoddi4+0xcc>
 8000dce:	4290      	cmp	r0, r2
 8000dd0:	f0c0 80f0 	bcc.w	8000fb4 <__udivmoddi4+0x2ac>
 8000dd4:	1a86      	subs	r6, r0, r2
 8000dd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dda:	2001      	movs	r0, #1
 8000ddc:	2d00      	cmp	r5, #0
 8000dde:	d0e6      	beq.n	8000dae <__udivmoddi4+0xa6>
 8000de0:	e9c5 6300 	strd	r6, r3, [r5]
 8000de4:	e7e3      	b.n	8000dae <__udivmoddi4+0xa6>
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	f040 8090 	bne.w	8000f0c <__udivmoddi4+0x204>
 8000dec:	eba1 040c 	sub.w	r4, r1, ip
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa1f f78c 	uxth.w	r7, ip
 8000df8:	2101      	movs	r1, #1
 8000dfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e02:	fb08 4416 	mls	r4, r8, r6, r4
 8000e06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e0a:	fb07 f006 	mul.w	r0, r7, r6
 8000e0e:	4298      	cmp	r0, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x11c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x11a>
 8000e1c:	4298      	cmp	r0, r3
 8000e1e:	f200 80cd 	bhi.w	8000fbc <__udivmoddi4+0x2b4>
 8000e22:	4626      	mov	r6, r4
 8000e24:	1a1c      	subs	r4, r3, r0
 8000e26:	fa1f f38e 	uxth.w	r3, lr
 8000e2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb00 f707 	mul.w	r7, r0, r7
 8000e3a:	429f      	cmp	r7, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x148>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x146>
 8000e48:	429f      	cmp	r7, r3
 8000e4a:	f200 80b0 	bhi.w	8000fae <__udivmoddi4+0x2a6>
 8000e4e:	4620      	mov	r0, r4
 8000e50:	1bdb      	subs	r3, r3, r7
 8000e52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e56:	e7a5      	b.n	8000da4 <__udivmoddi4+0x9c>
 8000e58:	f1c1 0620 	rsb	r6, r1, #32
 8000e5c:	408b      	lsls	r3, r1
 8000e5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e62:	431f      	orrs	r7, r3
 8000e64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e68:	fa04 f301 	lsl.w	r3, r4, r1
 8000e6c:	ea43 030c 	orr.w	r3, r3, ip
 8000e70:	40f4      	lsrs	r4, r6
 8000e72:	fa00 f801 	lsl.w	r8, r0, r1
 8000e76:	0c38      	lsrs	r0, r7, #16
 8000e78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e80:	fa1f fc87 	uxth.w	ip, r7
 8000e84:	fb00 441e 	mls	r4, r0, lr, r4
 8000e88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e90:	45a1      	cmp	r9, r4
 8000e92:	fa02 f201 	lsl.w	r2, r2, r1
 8000e96:	d90a      	bls.n	8000eae <__udivmoddi4+0x1a6>
 8000e98:	193c      	adds	r4, r7, r4
 8000e9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e9e:	f080 8084 	bcs.w	8000faa <__udivmoddi4+0x2a2>
 8000ea2:	45a1      	cmp	r9, r4
 8000ea4:	f240 8081 	bls.w	8000faa <__udivmoddi4+0x2a2>
 8000ea8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000eac:	443c      	add	r4, r7
 8000eae:	eba4 0409 	sub.w	r4, r4, r9
 8000eb2:	fa1f f983 	uxth.w	r9, r3
 8000eb6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eba:	fb00 4413 	mls	r4, r0, r3, r4
 8000ebe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ec6:	45a4      	cmp	ip, r4
 8000ec8:	d907      	bls.n	8000eda <__udivmoddi4+0x1d2>
 8000eca:	193c      	adds	r4, r7, r4
 8000ecc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ed0:	d267      	bcs.n	8000fa2 <__udivmoddi4+0x29a>
 8000ed2:	45a4      	cmp	ip, r4
 8000ed4:	d965      	bls.n	8000fa2 <__udivmoddi4+0x29a>
 8000ed6:	3b02      	subs	r3, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ede:	fba0 9302 	umull	r9, r3, r0, r2
 8000ee2:	eba4 040c 	sub.w	r4, r4, ip
 8000ee6:	429c      	cmp	r4, r3
 8000ee8:	46ce      	mov	lr, r9
 8000eea:	469c      	mov	ip, r3
 8000eec:	d351      	bcc.n	8000f92 <__udivmoddi4+0x28a>
 8000eee:	d04e      	beq.n	8000f8e <__udivmoddi4+0x286>
 8000ef0:	b155      	cbz	r5, 8000f08 <__udivmoddi4+0x200>
 8000ef2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ef6:	eb64 040c 	sbc.w	r4, r4, ip
 8000efa:	fa04 f606 	lsl.w	r6, r4, r6
 8000efe:	40cb      	lsrs	r3, r1
 8000f00:	431e      	orrs	r6, r3
 8000f02:	40cc      	lsrs	r4, r1
 8000f04:	e9c5 6400 	strd	r6, r4, [r5]
 8000f08:	2100      	movs	r1, #0
 8000f0a:	e750      	b.n	8000dae <__udivmoddi4+0xa6>
 8000f0c:	f1c2 0320 	rsb	r3, r2, #32
 8000f10:	fa20 f103 	lsr.w	r1, r0, r3
 8000f14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f18:	fa24 f303 	lsr.w	r3, r4, r3
 8000f1c:	4094      	lsls	r4, r2
 8000f1e:	430c      	orrs	r4, r1
 8000f20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f28:	fa1f f78c 	uxth.w	r7, ip
 8000f2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f30:	fb08 3110 	mls	r1, r8, r0, r3
 8000f34:	0c23      	lsrs	r3, r4, #16
 8000f36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f3a:	fb00 f107 	mul.w	r1, r0, r7
 8000f3e:	4299      	cmp	r1, r3
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x24c>
 8000f42:	eb1c 0303 	adds.w	r3, ip, r3
 8000f46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f4a:	d22c      	bcs.n	8000fa6 <__udivmoddi4+0x29e>
 8000f4c:	4299      	cmp	r1, r3
 8000f4e:	d92a      	bls.n	8000fa6 <__udivmoddi4+0x29e>
 8000f50:	3802      	subs	r0, #2
 8000f52:	4463      	add	r3, ip
 8000f54:	1a5b      	subs	r3, r3, r1
 8000f56:	b2a4      	uxth	r4, r4
 8000f58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f64:	fb01 f307 	mul.w	r3, r1, r7
 8000f68:	42a3      	cmp	r3, r4
 8000f6a:	d908      	bls.n	8000f7e <__udivmoddi4+0x276>
 8000f6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f74:	d213      	bcs.n	8000f9e <__udivmoddi4+0x296>
 8000f76:	42a3      	cmp	r3, r4
 8000f78:	d911      	bls.n	8000f9e <__udivmoddi4+0x296>
 8000f7a:	3902      	subs	r1, #2
 8000f7c:	4464      	add	r4, ip
 8000f7e:	1ae4      	subs	r4, r4, r3
 8000f80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f84:	e739      	b.n	8000dfa <__udivmoddi4+0xf2>
 8000f86:	4604      	mov	r4, r0
 8000f88:	e6f0      	b.n	8000d6c <__udivmoddi4+0x64>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e706      	b.n	8000d9c <__udivmoddi4+0x94>
 8000f8e:	45c8      	cmp	r8, r9
 8000f90:	d2ae      	bcs.n	8000ef0 <__udivmoddi4+0x1e8>
 8000f92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f9a:	3801      	subs	r0, #1
 8000f9c:	e7a8      	b.n	8000ef0 <__udivmoddi4+0x1e8>
 8000f9e:	4631      	mov	r1, r6
 8000fa0:	e7ed      	b.n	8000f7e <__udivmoddi4+0x276>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	e799      	b.n	8000eda <__udivmoddi4+0x1d2>
 8000fa6:	4630      	mov	r0, r6
 8000fa8:	e7d4      	b.n	8000f54 <__udivmoddi4+0x24c>
 8000faa:	46d6      	mov	lr, sl
 8000fac:	e77f      	b.n	8000eae <__udivmoddi4+0x1a6>
 8000fae:	4463      	add	r3, ip
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	e74d      	b.n	8000e50 <__udivmoddi4+0x148>
 8000fb4:	4606      	mov	r6, r0
 8000fb6:	4623      	mov	r3, r4
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e70f      	b.n	8000ddc <__udivmoddi4+0xd4>
 8000fbc:	3e02      	subs	r6, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	e730      	b.n	8000e24 <__udivmoddi4+0x11c>
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	f023 030f 	bic.w	r3, r3, #15
 8000fd8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	011b      	lsls	r3, r3, #4
 8000fde:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	f043 030c 	orr.w	r3, r3, #12
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	f043 0308 	orr.w	r3, r3, #8
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000ff4:	7bbb      	ldrb	r3, [r7, #14]
 8000ff6:	f043 030c 	orr.w	r3, r3, #12
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000ffe:	7bbb      	ldrb	r3, [r7, #14]
 8001000:	f043 0308 	orr.w	r3, r3, #8
 8001004:	b2db      	uxtb	r3, r3
 8001006:	72fb      	strb	r3, [r7, #11]
//	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100); //for polling just use this line
//	HAL_I2C_Master_Transmit_DMA(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4);
	while (HAL_I2C_Master_Transmit_DMA(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4) != HAL_OK)
 8001008:	e007      	b.n	800101a <lcd_send_cmd+0x52>
	{
		/* Error_Handler() function is called when Timeout error occurs.
		When Acknowledge failure occurs (Slave don't acknowledge its address)
		Master restarts communication */
		if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 800100a:	480f      	ldr	r0, [pc, #60]	@ (8001048 <lcd_send_cmd+0x80>)
 800100c:	f005 f909 	bl	8006222 <HAL_I2C_GetError>
 8001010:	4603      	mov	r3, r0
 8001012:	2b04      	cmp	r3, #4
 8001014:	d001      	beq.n	800101a <lcd_send_cmd+0x52>
		{
			Error_Handler();
 8001016:	f001 f8f3 	bl	8002200 <Error_Handler>
	while (HAL_I2C_Master_Transmit_DMA(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4) != HAL_OK)
 800101a:	f107 0208 	add.w	r2, r7, #8
 800101e:	2304      	movs	r3, #4
 8001020:	214e      	movs	r1, #78	@ 0x4e
 8001022:	4809      	ldr	r0, [pc, #36]	@ (8001048 <lcd_send_cmd+0x80>)
 8001024:	f004 ff08 	bl	8005e38 <HAL_I2C_Master_Transmit_DMA>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1ed      	bne.n	800100a <lcd_send_cmd+0x42>
		}
	}
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
 800102e:	bf00      	nop
 8001030:	4805      	ldr	r0, [pc, #20]	@ (8001048 <lcd_send_cmd+0x80>)
 8001032:	f005 f8e8 	bl	8006206 <HAL_I2C_GetState>
 8001036:	4603      	mov	r3, r0
 8001038:	2b20      	cmp	r3, #32
 800103a:	d1f9      	bne.n	8001030 <lcd_send_cmd+0x68>
		//HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
		/*##-2- Start the transmission process #####################################*/
		/* While the I2C in reception process, user can transmit data through
	 	 "aTxBuffer" buffer */
	}
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000824 	.word	0x20000824

0800104c <lcd_send_data>:

void lcd_send_data (char data)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	f023 030f 	bic.w	r3, r3, #15
 800105c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	f043 030d 	orr.w	r3, r3, #13
 800106a:	b2db      	uxtb	r3, r3
 800106c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	f043 0309 	orr.w	r3, r3, #9
 8001074:	b2db      	uxtb	r3, r3
 8001076:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001078:	7bbb      	ldrb	r3, [r7, #14]
 800107a:	f043 030d 	orr.w	r3, r3, #13
 800107e:	b2db      	uxtb	r3, r3
 8001080:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001082:	7bbb      	ldrb	r3, [r7, #14]
 8001084:	f043 0309 	orr.w	r3, r3, #9
 8001088:	b2db      	uxtb	r3, r3
 800108a:	72fb      	strb	r3, [r7, #11]
//	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);  //for polling just use this line
//	HAL_I2C_Master_Transmit_DMA(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4);
	while (HAL_I2C_Master_Transmit_DMA(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4) != HAL_OK)
 800108c:	e007      	b.n	800109e <lcd_send_data+0x52>
	{
		/* Error_Handler() function is called when Timeout error occurs.
	 	 When Acknowledge failure occurs (Slave don't acknowledge its address)
		Master restarts communication */
		if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 800108e:	480f      	ldr	r0, [pc, #60]	@ (80010cc <lcd_send_data+0x80>)
 8001090:	f005 f8c7 	bl	8006222 <HAL_I2C_GetError>
 8001094:	4603      	mov	r3, r0
 8001096:	2b04      	cmp	r3, #4
 8001098:	d001      	beq.n	800109e <lcd_send_data+0x52>
		{
			Error_Handler();
 800109a:	f001 f8b1 	bl	8002200 <Error_Handler>
	while (HAL_I2C_Master_Transmit_DMA(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4) != HAL_OK)
 800109e:	f107 0208 	add.w	r2, r7, #8
 80010a2:	2304      	movs	r3, #4
 80010a4:	214e      	movs	r1, #78	@ 0x4e
 80010a6:	4809      	ldr	r0, [pc, #36]	@ (80010cc <lcd_send_data+0x80>)
 80010a8:	f004 fec6 	bl	8005e38 <HAL_I2C_Master_Transmit_DMA>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1ed      	bne.n	800108e <lcd_send_data+0x42>
		}
	}
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80010b2:	bf00      	nop
 80010b4:	4805      	ldr	r0, [pc, #20]	@ (80010cc <lcd_send_data+0x80>)
 80010b6:	f005 f8a6 	bl	8006206 <HAL_I2C_GetState>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b20      	cmp	r3, #32
 80010be:	d1f9      	bne.n	80010b4 <lcd_send_data+0x68>
		//HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
		/*##-2- Start the transmission process #####################################*/
		/* While the I2C in reception process, user can transmit data through
		"aTxBuffer" buffer */
	}
}
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000824 	.word	0x20000824

080010d0 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
    switch (row)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d003      	beq.n	80010e8 <lcd_put_cur+0x18>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d005      	beq.n	80010f2 <lcd_put_cur+0x22>
 80010e6:	e009      	b.n	80010fc <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010ee:	603b      	str	r3, [r7, #0]
            break;
 80010f0:	e004      	b.n	80010fc <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80010f8:	603b      	str	r3, [r7, #0]
            break;
 80010fa:	bf00      	nop
    }

    lcd_send_cmd (col);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff61 	bl	8000fc8 <lcd_send_cmd>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <lcd_init>:


void lcd_init (void)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001112:	2032      	movs	r0, #50	@ 0x32
 8001114:	f001 fe3e 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001118:	2030      	movs	r0, #48	@ 0x30
 800111a:	f7ff ff55 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800111e:	2005      	movs	r0, #5
 8001120:	f001 fe38 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001124:	2030      	movs	r0, #48	@ 0x30
 8001126:	f7ff ff4f 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800112a:	2001      	movs	r0, #1
 800112c:	f001 fe32 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001130:	2030      	movs	r0, #48	@ 0x30
 8001132:	f7ff ff49 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(10);
 8001136:	200a      	movs	r0, #10
 8001138:	f001 fe2c 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800113c:	2020      	movs	r0, #32
 800113e:	f7ff ff43 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(10);
 8001142:	200a      	movs	r0, #10
 8001144:	f001 fe26 	bl	8002d94 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001148:	2028      	movs	r0, #40	@ 0x28
 800114a:	f7ff ff3d 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(1);
 800114e:	2001      	movs	r0, #1
 8001150:	f001 fe20 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001154:	2008      	movs	r0, #8
 8001156:	f7ff ff37 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(1);
 800115a:	2001      	movs	r0, #1
 800115c:	f001 fe1a 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff ff31 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(2);
 8001166:	2002      	movs	r0, #2
 8001168:	f001 fe14 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800116c:	2006      	movs	r0, #6
 800116e:	f7ff ff2b 	bl	8000fc8 <lcd_send_cmd>
	HAL_Delay(1);
 8001172:	2001      	movs	r0, #1
 8001174:	f001 fe0e 	bl	8002d94 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001178:	200c      	movs	r0, #12
 800117a:	f7ff ff25 	bl	8000fc8 <lcd_send_cmd>
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}

08001182 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800118a:	e006      	b.n	800119a <lcd_send_string+0x18>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ff59 	bl	800104c <lcd_send_data>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1f4      	bne.n	800118c <lcd_send_string+0xa>
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
    return;
 80011b4:	bf00      	nop
}
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <HAL_UART_RxHalfCpltCallback>:
int HTC = 0, FTC = 0;

char inp;

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	HTC=1;  // half transfer complete callback was called
 80011c8:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <HAL_UART_RxHalfCpltCallback+0x20>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	601a      	str	r2, [r3, #0]
	FTC=0;
 80011ce:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <HAL_UART_RxHalfCpltCallback+0x24>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	20000c08 	.word	0x20000c08
 80011e4:	20000c0c 	.word	0x20000c0c

080011e8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	  HTC=0;
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <HAL_UART_RxCpltCallback+0x20>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
	  FTC=1;
 80011f6:	4b05      	ldr	r3, [pc, #20]	@ (800120c <HAL_UART_RxCpltCallback+0x24>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	20000c08 	.word	0x20000c08
 800120c:	20000c0c 	.word	0x20000c0c

08001210 <uart_dma>:

void uart_dma(void);
void uart_dma(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, 1);
 8001214:	2201      	movs	r2, #1
 8001216:	4907      	ldr	r1, [pc, #28]	@ (8001234 <uart_dma+0x24>)
 8001218:	4807      	ldr	r0, [pc, #28]	@ (8001238 <uart_dma+0x28>)
 800121a:	f00a fe8d 	bl	800bf38 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UART_Transmit_DMA(&huart2, RxData, 1);
 800121e:	2201      	movs	r2, #1
 8001220:	4904      	ldr	r1, [pc, #16]	@ (8001234 <uart_dma+0x24>)
 8001222:	4805      	ldr	r0, [pc, #20]	@ (8001238 <uart_dma+0x28>)
 8001224:	f009 fe06 	bl	800ae34 <HAL_UART_Transmit_DMA>
	  		  FTC = 0;
	  		  HAL_UART_DMAStop(&huart2);
	  		  //HAL_UART_Receive_DMA(&huart2, RxData, 1);
	  		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, 1);
	  	  }*/
	    inp = RxData[0];
 8001228:	4b02      	ldr	r3, [pc, #8]	@ (8001234 <uart_dma+0x24>)
 800122a:	781a      	ldrb	r2, [r3, #0]
 800122c:	4b03      	ldr	r3, [pc, #12]	@ (800123c <uart_dma+0x2c>)
 800122e:	701a      	strb	r2, [r3, #0]
}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000c04 	.word	0x20000c04
 8001238:	20000a7c 	.word	0x20000a7c
 800123c:	20000c10 	.word	0x20000c10

08001240 <pulseWavg>:
float pulseW_min = 0;
float pulseW_min_arr[10];
float pulseW_max = 0;
float pulseW_max_arr[10];
void pulseWavg (float pulse_in)
{
 8001240:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pulse_in >= 0.000008 && pulse_in <=0.000180)
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff f9a3 	bl	8000598 <__aeabi_f2d>
 8001252:	a363      	add	r3, pc, #396	@ (adr r3, 80013e0 <pulseWavg+0x1a0>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff fc7c 	bl	8000b54 <__aeabi_dcmpge>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d100      	bne.n	8001264 <pulseWavg+0x24>
			i = 0;
			sum = 0;
		}*/

	}
}
 8001262:	e09d      	b.n	80013a0 <pulseWavg+0x160>
	if (pulse_in >= 0.000008 && pulse_in <=0.000180)
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff f997 	bl	8000598 <__aeabi_f2d>
 800126a:	a35f      	add	r3, pc, #380	@ (adr r3, 80013e8 <pulseWavg+0x1a8>)
 800126c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001270:	f7ff fc66 	bl	8000b40 <__aeabi_dcmple>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d100      	bne.n	800127c <pulseWavg+0x3c>
}
 800127a:	e091      	b.n	80013a0 <pulseWavg+0x160>
		for (i = 0; i < 100; i++)
 800127c:	4b4e      	ldr	r3, [pc, #312]	@ (80013b8 <pulseWavg+0x178>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
 8001282:	e02b      	b.n	80012dc <pulseWavg+0x9c>
			pulseW_arr[i] =roundf( pulse_in*10000000)/10000000;
 8001284:	edd7 7a01 	vldr	s15, [r7, #4]
 8001288:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80013bc <pulseWavg+0x17c>
 800128c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001290:	eeb0 0a67 	vmov.f32	s0, s15
 8001294:	f013 f94c 	bl	8014530 <roundf>
 8001298:	eeb0 7a40 	vmov.f32	s14, s0
 800129c:	4b46      	ldr	r3, [pc, #280]	@ (80013b8 <pulseWavg+0x178>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80013bc <pulseWavg+0x17c>
 80012a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012a8:	4a45      	ldr	r2, [pc, #276]	@ (80013c0 <pulseWavg+0x180>)
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4413      	add	r3, r2
 80012ae:	edc3 7a00 	vstr	s15, [r3]
			sum += pulseW_arr[i];
 80012b2:	4b41      	ldr	r3, [pc, #260]	@ (80013b8 <pulseWavg+0x178>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4a42      	ldr	r2, [pc, #264]	@ (80013c0 <pulseWavg+0x180>)
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	ed93 7a00 	vldr	s14, [r3]
 80012c0:	4b40      	ldr	r3, [pc, #256]	@ (80013c4 <pulseWavg+0x184>)
 80012c2:	edd3 7a00 	vldr	s15, [r3]
 80012c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ca:	4b3e      	ldr	r3, [pc, #248]	@ (80013c4 <pulseWavg+0x184>)
 80012cc:	edc3 7a00 	vstr	s15, [r3]
		for (i = 0; i < 100; i++)
 80012d0:	4b39      	ldr	r3, [pc, #228]	@ (80013b8 <pulseWavg+0x178>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	4b37      	ldr	r3, [pc, #220]	@ (80013b8 <pulseWavg+0x178>)
 80012da:	701a      	strb	r2, [r3, #0]
 80012dc:	4b36      	ldr	r3, [pc, #216]	@ (80013b8 <pulseWavg+0x178>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b63      	cmp	r3, #99	@ 0x63
 80012e2:	d9cf      	bls.n	8001284 <pulseWavg+0x44>
		pulseW_avg = sum/100.f;
 80012e4:	4b37      	ldr	r3, [pc, #220]	@ (80013c4 <pulseWavg+0x184>)
 80012e6:	ed93 7a00 	vldr	s14, [r3]
 80012ea:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80013c8 <pulseWavg+0x188>
 80012ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012f2:	4b36      	ldr	r3, [pc, #216]	@ (80013cc <pulseWavg+0x18c>)
 80012f4:	edc3 7a00 	vstr	s15, [r3]
		windspeed = roundf((fabs(DIST/(pulseW_avg*cal_val) - DIST/(pulseW_base*cal_val)))*10)/10;
 80012f8:	4b34      	ldr	r3, [pc, #208]	@ (80013cc <pulseWavg+0x18c>)
 80012fa:	ed93 7a00 	vldr	s14, [r3]
 80012fe:	4b34      	ldr	r3, [pc, #208]	@ (80013d0 <pulseWavg+0x190>)
 8001300:	edd3 7a00 	vldr	s15, [r3]
 8001304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001308:	ee17 0a90 	vmov	r0, s15
 800130c:	f7ff f944 	bl	8000598 <__aeabi_f2d>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	a126      	add	r1, pc, #152	@ (adr r1, 80013b0 <pulseWavg+0x170>)
 8001316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800131a:	f7ff fabf 	bl	800089c <__aeabi_ddiv>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	4690      	mov	r8, r2
 8001324:	4699      	mov	r9, r3
 8001326:	4b2b      	ldr	r3, [pc, #172]	@ (80013d4 <pulseWavg+0x194>)
 8001328:	ed93 7a00 	vldr	s14, [r3]
 800132c:	4b28      	ldr	r3, [pc, #160]	@ (80013d0 <pulseWavg+0x190>)
 800132e:	edd3 7a00 	vldr	s15, [r3]
 8001332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001336:	ee17 0a90 	vmov	r0, s15
 800133a:	f7ff f92d 	bl	8000598 <__aeabi_f2d>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	a11b      	add	r1, pc, #108	@ (adr r1, 80013b0 <pulseWavg+0x170>)
 8001344:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001348:	f7ff faa8 	bl	800089c <__aeabi_ddiv>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	4640      	mov	r0, r8
 8001352:	4649      	mov	r1, r9
 8001354:	f7fe ffc0 	bl	80002d8 <__aeabi_dsub>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4614      	mov	r4, r2
 800135e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	4b1c      	ldr	r3, [pc, #112]	@ (80013d8 <pulseWavg+0x198>)
 8001368:	4620      	mov	r0, r4
 800136a:	4629      	mov	r1, r5
 800136c:	f7ff f96c 	bl	8000648 <__aeabi_dmul>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4610      	mov	r0, r2
 8001376:	4619      	mov	r1, r3
 8001378:	f7ff fc5e 	bl	8000c38 <__aeabi_d2f>
 800137c:	4603      	mov	r3, r0
 800137e:	ee00 3a10 	vmov	s0, r3
 8001382:	f013 f8d5 	bl	8014530 <roundf>
 8001386:	eeb0 7a40 	vmov.f32	s14, s0
 800138a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800138e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001392:	4b12      	ldr	r3, [pc, #72]	@ (80013dc <pulseWavg+0x19c>)
 8001394:	edc3 7a00 	vstr	s15, [r3]
		sum = 0;
 8001398:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <pulseWavg+0x184>)
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013aa:	bf00      	nop
 80013ac:	f3af 8000 	nop.w
 80013b0:	47ae147b 	.word	0x47ae147b
 80013b4:	3f947ae1 	.word	0x3f947ae1
 80013b8:	20000da8 	.word	0x20000da8
 80013bc:	4b189680 	.word	0x4b189680
 80013c0:	20000c14 	.word	0x20000c14
 80013c4:	20000dac 	.word	0x20000dac
 80013c8:	42c80000 	.word	0x42c80000
 80013cc:	20000da4 	.word	0x20000da4
 80013d0:	20000bf4 	.word	0x20000bf4
 80013d4:	20000db0 	.word	0x20000db0
 80013d8:	40240000 	.word	0x40240000
 80013dc:	20000c00 	.word	0x20000c00
 80013e0:	a0b5ed8d 	.word	0xa0b5ed8d
 80013e4:	3ee0c6f7 	.word	0x3ee0c6f7
 80013e8:	39ffd60f 	.word	0x39ffd60f
 80013ec:	3f2797cc 	.word	0x3f2797cc

080013f0 <HAL_TIM_IC_CaptureCallback>:
}

float pll_pulsePeriod;
//Tim1 input capture callback function for calculating the pulseW
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	/*The way it works, is that rising edge of PWM signal on TIM1_CH1 pin captures PWM period in CC1 and resets timer to 0. The falling edge of the 	same signal captures pulse length in CC2. The DMA then transfers captured values into two memory locations. Since DMA is configured in circular 	mode next capture will override previous values in the same locations.*/
	pll_pulsePeriod = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  //TIM1_CH1 pin captures PWM period in CC1 and resets timer to 0.
 80013f8:	2100      	movs	r1, #0
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f008 fc74 	bl	8009ce8 <HAL_TIM_ReadCapturedValue>
 8001400:	ee07 0a90 	vmov	s15, r0
 8001404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001408:	4b10      	ldr	r3, [pc, #64]	@ (800144c <HAL_TIM_IC_CaptureCallback+0x5c>)
 800140a:	edc3 7a00 	vstr	s15, [r3]
	deltaT	= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); //The falling edge of the same signal captures pulse length in CC2
 800140e:	2104      	movs	r1, #4
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f008 fc69 	bl	8009ce8 <HAL_TIM_ReadCapturedValue>
 8001416:	ee07 0a90 	vmov	s15, r0
 800141a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800141e:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001420:	edc3 7a00 	vstr	s15, [r3]
	pulseW = deltaT * (float)(timeFactor/1000000000.f);
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001426:	edd3 7a00 	vldr	s15, [r3]
 800142a:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001458 <HAL_TIM_IC_CaptureCallback+0x68>
 800142e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001432:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001434:	edd3 7a00 	vldr	s15, [r3]
 8001438:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143c:	4b07      	ldr	r3, [pc, #28]	@ (800145c <HAL_TIM_IC_CaptureCallback+0x6c>)
 800143e:	edc3 7a00 	vstr	s15, [r3]

	}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000db4 	.word	0x20000db4
 8001450:	20000bec 	.word	0x20000bec
 8001454:	20000000 	.word	0x20000000
 8001458:	4e6e6b28 	.word	0x4e6e6b28
 800145c:	20000bf0 	.word	0x20000bf0

08001460 <adc_dma>:

//adc in dma mode -get adc value for temperature

uint32_t adc_val[1];
void adc_dma(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	// calibrate ADC for better accuracy and start it w/ interrupt
	 if(HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8001464:	217f      	movs	r1, #127	@ 0x7f
 8001466:	4815      	ldr	r0, [pc, #84]	@ (80014bc <adc_dma+0x5c>)
 8001468:	f003 f948 	bl	80046fc <HAL_ADCEx_Calibration_Start>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <adc_dma+0x16>
	 {
		 Error_Handler();
 8001472:	f000 fec5 	bl	8002200 <Error_Handler>
	 /*if(HAL_ADC_Start_IT(&hadc1) != HAL_OK)
	 {
	 	 Error_Handler();
	}*/
	 // start pwm generation
	if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) != HAL_OK)
 8001476:	2100      	movs	r1, #0
 8001478:	4811      	ldr	r0, [pc, #68]	@ (80014c0 <adc_dma+0x60>)
 800147a:	f007 fc75 	bl	8008d68 <HAL_TIM_PWM_Start>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <adc_dma+0x28>
	{
		Error_Handler();
 8001484:	f000 febc 	bl	8002200 <Error_Handler>
	 }
	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 1) != HAL_OK)
 8001488:	2201      	movs	r2, #1
 800148a:	490e      	ldr	r1, [pc, #56]	@ (80014c4 <adc_dma+0x64>)
 800148c:	480b      	ldr	r0, [pc, #44]	@ (80014bc <adc_dma+0x5c>)
 800148e:	f002 f88d 	bl	80035ac <HAL_ADC_Start_DMA>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <adc_dma+0x3c>
	 {
		Error_Handler();
 8001498:	f000 feb2 	bl	8002200 <Error_Handler>
	}
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800149c:	217f      	movs	r1, #127	@ 0x7f
 800149e:	4807      	ldr	r0, [pc, #28]	@ (80014bc <adc_dma+0x5c>)
 80014a0:	f003 f92c 	bl	80046fc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 1);
 80014a4:	2201      	movs	r2, #1
 80014a6:	4907      	ldr	r1, [pc, #28]	@ (80014c4 <adc_dma+0x64>)
 80014a8:	4804      	ldr	r0, [pc, #16]	@ (80014bc <adc_dma+0x5c>)
 80014aa:	f002 f87f 	bl	80035ac <HAL_ADC_Start_DMA>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80014ae:	2100      	movs	r1, #0
 80014b0:	4803      	ldr	r0, [pc, #12]	@ (80014c0 <adc_dma+0x60>)
 80014b2:	f007 fc59 	bl	8008d68 <HAL_TIM_PWM_Start>
	return;
 80014b6:	bf00      	nop
}
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200006e4 	.word	0x200006e4
 80014c0:	20000970 	.word	0x20000970
 80014c4:	20000db8 	.word	0x20000db8

080014c8 <getTemp>:
#define V_REF 3300 // mV
#define OFFSET 0.5
float adc_val_f;

float *getTemp(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
	float reading_mV = 0;
 80014ce:	f04f 0300 	mov.w	r3, #0
 80014d2:	607b      	str	r3, [r7, #4]
	//HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_val, 1);
	//adc_val_f = adc_val[0];
//	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_val, 1);
	//temp = (adc_val_f/4095) *(125 - -40);
	reading_mV = adc_val[0] *  V_REF  / 4095 ;
 80014d4:	4b15      	ldr	r3, [pc, #84]	@ (800152c <getTemp+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80014dc:	fb03 f202 	mul.w	r2, r3, r2
 80014e0:	4b13      	ldr	r3, [pc, #76]	@ (8001530 <getTemp+0x68>)
 80014e2:	fba3 1302 	umull	r1, r3, r3, r2
 80014e6:	1ad2      	subs	r2, r2, r3
 80014e8:	0852      	lsrs	r2, r2, #1
 80014ea:	4413      	add	r3, r2
 80014ec:	0adb      	lsrs	r3, r3, #11
 80014ee:	ee07 3a90 	vmov	s15, r3
 80014f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014f6:	edc7 7a01 	vstr	s15, [r7, #4]
	temp = roundf((reading_mV - 500) / 10); // 10mV/degree_C
 80014fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80014fe:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001534 <getTemp+0x6c>
 8001502:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001506:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800150a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800150e:	eeb0 0a47 	vmov.f32	s0, s14
 8001512:	f013 f80d 	bl	8014530 <roundf>
 8001516:	eef0 7a40 	vmov.f32	s15, s0
 800151a:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <getTemp+0x70>)
 800151c:	edc3 7a00 	vstr	s15, [r3]
	return &temp;
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <getTemp+0x70>)
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000db8 	.word	0x20000db8
 8001530:	00100101 	.word	0x00100101
 8001534:	43fa0000 	.word	0x43fa0000
 8001538:	20000bfc 	.word	0x20000bfc
 800153c:	00000000 	.word	0x00000000

08001540 <startSineW>:
#define PI 3.1415926
float dac_val = 1.2;
uint32_t var;
float k = 0.0; // wave number
void startSineW(bool start)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af02      	add	r7, sp, #8
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
	if (!start)
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	f083 0301 	eor.w	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b00      	cmp	r3, #0
 8001554:	d004      	beq.n	8001560 <startSineW+0x20>
	{
		//HAL_TIM_Base_Stop(&htim2);
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8001556:	2100      	movs	r1, #0
 8001558:	482b      	ldr	r0, [pc, #172]	@ (8001608 <startSineW+0xc8>)
 800155a:	f003 fbdd 	bl	8004d18 <HAL_DAC_Stop_DMA>
		 for (int i = 0; i < 100; i++)
		 {
			 sine_val[i] = ((sin(i*2*PI/100) + 1)*(4096/2));
		 }
	}
}
 800155e:	e048      	b.n	80015f2 <startSineW+0xb2>
		 HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_val, 100, DAC_ALIGN_12B_R);
 8001560:	2300      	movs	r3, #0
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2364      	movs	r3, #100	@ 0x64
 8001566:	4a29      	ldr	r2, [pc, #164]	@ (800160c <startSineW+0xcc>)
 8001568:	2100      	movs	r1, #0
 800156a:	4827      	ldr	r0, [pc, #156]	@ (8001608 <startSineW+0xc8>)
 800156c:	f003 fb00 	bl	8004b70 <HAL_DAC_Start_DMA>
		 for (int i = 0; i < 100; i++)
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	e03a      	b.n	80015ec <startSineW+0xac>
			 sine_val[i] = ((sin(i*2*PI/100) + 1)*(4096/2));
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe fffa 	bl	8000574 <__aeabi_i2d>
 8001580:	a31f      	add	r3, pc, #124	@ (adr r3, 8001600 <startSineW+0xc0>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7ff f85f 	bl	8000648 <__aeabi_dmul>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	4610      	mov	r0, r2
 8001590:	4619      	mov	r1, r3
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	4b1e      	ldr	r3, [pc, #120]	@ (8001610 <startSineW+0xd0>)
 8001598:	f7ff f980 	bl	800089c <__aeabi_ddiv>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	ec43 2b17 	vmov	d7, r2, r3
 80015a4:	eeb0 0a47 	vmov.f32	s0, s14
 80015a8:	eef0 0a67 	vmov.f32	s1, s15
 80015ac:	f012 ff6c 	bl	8014488 <sin>
 80015b0:	ec51 0b10 	vmov	r0, r1, d0
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <startSineW+0xd4>)
 80015ba:	f7fe fe8f 	bl	80002dc <__adddf3>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	4b13      	ldr	r3, [pc, #76]	@ (8001618 <startSineW+0xd8>)
 80015cc:	f7ff f83c 	bl	8000648 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	f7ff fb0e 	bl	8000bf8 <__aeabi_d2uiz>
 80015dc:	4602      	mov	r2, r0
 80015de:	490b      	ldr	r1, [pc, #44]	@ (800160c <startSineW+0xcc>)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 for (int i = 0; i < 100; i++)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3301      	adds	r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2b63      	cmp	r3, #99	@ 0x63
 80015f0:	ddc1      	ble.n	8001576 <startSineW+0x36>
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	f3af 8000 	nop.w
 8001600:	4d12d84a 	.word	0x4d12d84a
 8001604:	400921fb 	.word	0x400921fb
 8001608:	200007b0 	.word	0x200007b0
 800160c:	20000dbc 	.word	0x20000dbc
 8001610:	40590000 	.word	0x40590000
 8001614:	3ff00000 	.word	0x3ff00000
 8001618:	40a00000 	.word	0x40a00000

0800161c <lcd_disp>:

// lcd display*****************************************************/  something is wrong with this lcd code, need to fix the buffering from flooding while not affecting the pulse width measurement
//char *fltChar = malloc (sizeof (char) * 8);

void lcd_disp(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
	//char * fltChar = malloc (sizeof (char) * 8);
	//char *fltChar2 = malloc (sizeof(char) * 7);

	//lcd_send_cmd (0x80);
	char fltChar [8];
	sprintf(fltChar, "%.4f", windspeed);
 8001622:	4b0f      	ldr	r3, [pc, #60]	@ (8001660 <lcd_disp+0x44>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ffb6 	bl	8000598 <__aeabi_f2d>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4638      	mov	r0, r7
 8001632:	490c      	ldr	r1, [pc, #48]	@ (8001664 <lcd_disp+0x48>)
 8001634:	f00e fcda 	bl	800ffec <sprintf>
	lcd_put_cur(0,11);
 8001638:	210b      	movs	r1, #11
 800163a:	2000      	movs	r0, #0
 800163c:	f7ff fd48 	bl	80010d0 <lcd_put_cur>

	//lcd_send_string("Windspeed=");
	//lcd_send_data((windspeed/10) +48);
	lcd_send_string(fltChar);
 8001640:	463b      	mov	r3, r7
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fd9d 	bl	8001182 <lcd_send_string>
	lcd_send_string(" ");
 8001648:	4807      	ldr	r0, [pc, #28]	@ (8001668 <lcd_disp+0x4c>)
 800164a:	f7ff fd9a 	bl	8001182 <lcd_send_string>
	lcd_put_cur(1,8);
	lcd_send_string (fltChar2);
	lcd_send_string(" ");*/
	//lcd_put_cur(1,0);
	//lcd_send_string("m/s");
	osDelay(500);
 800164e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001652:	f00a fe34 	bl	800c2be <osDelay>
	return;
 8001656:	bf00      	nop
}
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000c00 	.word	0x20000c00
 8001664:	0801557c 	.word	0x0801557c
 8001668:	08015584 	.word	0x08015584

0800166c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	setvbuf(stdin, NULL, _IONBF, 0);
 8001670:	4b32      	ldr	r3, [pc, #200]	@ (800173c <main+0xd0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6858      	ldr	r0, [r3, #4]
 8001676:	2300      	movs	r3, #0
 8001678:	2202      	movs	r2, #2
 800167a:	2100      	movs	r1, #0
 800167c:	f00e fbfc 	bl	800fe78 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001680:	f001 fb51 	bl	8002d26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001684:	f000 f880 	bl	8001788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001688:	f000 fbfa 	bl	8001e80 <MX_GPIO_Init>
  MX_DMA_Init();
 800168c:	f000 fb92 	bl	8001db4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001690:	f000 fb42 	bl	8001d18 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8001694:	f000 faca 	bl	8001c2c <MX_TIM4_Init>
  MX_TIM1_Init();
 8001698:	f000 f9b6 	bl	8001a08 <MX_TIM1_Init>
  MX_ADC1_Init();
 800169c:	f000 f8c0 	bl	8001820 <MX_ADC1_Init>
  MX_DAC1_Init();
 80016a0:	f000 f938 	bl	8001914 <MX_DAC1_Init>
  MX_TIM2_Init();
 80016a4:	f000 fa50 	bl	8001b48 <MX_TIM2_Init>
  MX_I2C1_Init();
 80016a8:	f000 f96e 	bl	8001988 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);

	HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_1, riseData, numval); //this starts the DMA process for TIM1 input capture - CC1 is period
 80016ac:	2301      	movs	r3, #1
 80016ae:	4a24      	ldr	r2, [pc, #144]	@ (8001740 <main+0xd4>)
 80016b0:	2100      	movs	r1, #0
 80016b2:	4824      	ldr	r0, [pc, #144]	@ (8001744 <main+0xd8>)
 80016b4:	f007 fdb2 	bl	800921c <HAL_TIM_IC_Start_DMA>
	HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_2, fallData, numval); //this starts the DMA process for TIM1 input capture - CC2 is pulse duration
 80016b8:	2301      	movs	r3, #1
 80016ba:	4a23      	ldr	r2, [pc, #140]	@ (8001748 <main+0xdc>)
 80016bc:	2104      	movs	r1, #4
 80016be:	4821      	ldr	r0, [pc, #132]	@ (8001744 <main+0xd8>)
 80016c0:	f007 fdac 	bl	800921c <HAL_TIM_IC_Start_DMA>
  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);

  //start pwm timer
  //HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);  //start TIM4 pwm ch1 - macro expan 0x00000000U

  lcd_init(); 														//initialize the lcd
 80016c4:	f7ff fd23 	bl	800110e <lcd_init>
  //start timer 2 for the sinewave
  HAL_TIM_Base_Start(&htim2);
 80016c8:	4820      	ldr	r0, [pc, #128]	@ (800174c <main+0xe0>)
 80016ca:	f007 fa1f 	bl	8008b0c <HAL_TIM_Base_Start>

  //start adc dma
  adc_dma();
 80016ce:	f7ff fec7 	bl	8001460 <adc_dma>
  //start uarat dma
  //HAL_UART_Receive_DMA(&huart2, RxData, 1);
  uart_dma();
 80016d2:	f7ff fd9d 	bl	8001210 <uart_dma>

  //preprint something on the lcd
  lcd_put_cur(0,0);
 80016d6:	2100      	movs	r1, #0
 80016d8:	2000      	movs	r0, #0
 80016da:	f7ff fcf9 	bl	80010d0 <lcd_put_cur>
  lcd_send_string("W_vel[m/s]=");
 80016de:	481c      	ldr	r0, [pc, #112]	@ (8001750 <main+0xe4>)
 80016e0:	f7ff fd4f 	bl	8001182 <lcd_send_string>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80016e4:	f00a fd0e 	bl	800c104 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 80016e8:	481a      	ldr	r0, [pc, #104]	@ (8001754 <main+0xe8>)
 80016ea:	f00a fe03 	bl	800c2f4 <osMutexNew>
 80016ee:	4603      	mov	r3, r0
 80016f0:	4a19      	ldr	r2, [pc, #100]	@ (8001758 <main+0xec>)
 80016f2:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinSem */
  BinSemHandle = osSemaphoreNew(1, 1, &BinSem_attributes);
 80016f4:	4a19      	ldr	r2, [pc, #100]	@ (800175c <main+0xf0>)
 80016f6:	2101      	movs	r1, #1
 80016f8:	2001      	movs	r0, #1
 80016fa:	f00a ff09 	bl	800c510 <osSemaphoreNew>
 80016fe:	4603      	mov	r3, r0
 8001700:	4a17      	ldr	r2, [pc, #92]	@ (8001760 <main+0xf4>)
 8001702:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001704:	4a17      	ldr	r2, [pc, #92]	@ (8001764 <main+0xf8>)
 8001706:	2100      	movs	r1, #0
 8001708:	4817      	ldr	r0, [pc, #92]	@ (8001768 <main+0xfc>)
 800170a:	f00a fd45 	bl	800c198 <osThreadNew>
 800170e:	4603      	mov	r3, r0
 8001710:	4a16      	ldr	r2, [pc, #88]	@ (800176c <main+0x100>)
 8001712:	6013      	str	r3, [r2, #0]

  /* creation of getTemp */
  getTempHandle = osThreadNew(StartgetTemp, NULL, &getTemp_attributes);
 8001714:	4a16      	ldr	r2, [pc, #88]	@ (8001770 <main+0x104>)
 8001716:	2100      	movs	r1, #0
 8001718:	4816      	ldr	r0, [pc, #88]	@ (8001774 <main+0x108>)
 800171a:	f00a fd3d 	bl	800c198 <osThreadNew>
 800171e:	4603      	mov	r3, r0
 8001720:	4a15      	ldr	r2, [pc, #84]	@ (8001778 <main+0x10c>)
 8001722:	6013      	str	r3, [r2, #0]

  /* creation of sendLCD */
  sendLCDHandle = osThreadNew(StartsendLCD, NULL, &sendLCD_attributes);
 8001724:	4a15      	ldr	r2, [pc, #84]	@ (800177c <main+0x110>)
 8001726:	2100      	movs	r1, #0
 8001728:	4815      	ldr	r0, [pc, #84]	@ (8001780 <main+0x114>)
 800172a:	f00a fd35 	bl	800c198 <osThreadNew>
 800172e:	4603      	mov	r3, r0
 8001730:	4a14      	ldr	r2, [pc, #80]	@ (8001784 <main+0x118>)
 8001732:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001734:	f00a fd0a 	bl	800c14c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <main+0xcc>
 800173c:	20000434 	.word	0x20000434
 8001740:	20000be4 	.word	0x20000be4
 8001744:	200008d8 	.word	0x200008d8
 8001748:	20000be8 	.word	0x20000be8
 800174c:	20000924 	.word	0x20000924
 8001750:	08015588 	.word	0x08015588
 8001754:	0801563c 	.word	0x0801563c
 8001758:	20000bdc 	.word	0x20000bdc
 800175c:	0801564c 	.word	0x0801564c
 8001760:	20000be0 	.word	0x20000be0
 8001764:	080155d0 	.word	0x080155d0
 8001768:	08001f41 	.word	0x08001f41
 800176c:	20000bd0 	.word	0x20000bd0
 8001770:	080155f4 	.word	0x080155f4
 8001774:	08002175 	.word	0x08002175
 8001778:	20000bd4 	.word	0x20000bd4
 800177c:	08015618 	.word	0x08015618
 8001780:	080021a9 	.word	0x080021a9
 8001784:	20000bd8 	.word	0x20000bd8

08001788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b094      	sub	sp, #80	@ 0x50
 800178c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178e:	f107 0318 	add.w	r3, r7, #24
 8001792:	2238      	movs	r2, #56	@ 0x38
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f00e fc8b 	bl	80100b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f006 f952 	bl	8007a54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b0:	2302      	movs	r3, #2
 80017b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ba:	2340      	movs	r3, #64	@ 0x40
 80017bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017be:	2302      	movs	r3, #2
 80017c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017c2:	2302      	movs	r3, #2
 80017c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017c6:	2304      	movs	r3, #4
 80017c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017ca:	2355      	movs	r3, #85	@ 0x55
 80017cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017ce:	2302      	movs	r3, #2
 80017d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017d6:	2302      	movs	r3, #2
 80017d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017da:	f107 0318 	add.w	r3, r7, #24
 80017de:	4618      	mov	r0, r3
 80017e0:	f006 f9ec 	bl	8007bbc <HAL_RCC_OscConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017ea:	f000 fd09 	bl	8002200 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ee:	230f      	movs	r3, #15
 80017f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f2:	2303      	movs	r3, #3
 80017f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	2104      	movs	r1, #4
 8001806:	4618      	mov	r0, r3
 8001808:	f006 fcea 	bl	80081e0 <HAL_RCC_ClockConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001812:	f000 fcf5 	bl	8002200 <Error_Handler>
  }
}
 8001816:	bf00      	nop
 8001818:	3750      	adds	r7, #80	@ 0x50
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08c      	sub	sp, #48	@ 0x30
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001826:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	2220      	movs	r2, #32
 8001836:	2100      	movs	r1, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f00e fc3a 	bl	80100b2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800183e:	4b33      	ldr	r3, [pc, #204]	@ (800190c <MX_ADC1_Init+0xec>)
 8001840:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001844:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001846:	4b31      	ldr	r3, [pc, #196]	@ (800190c <MX_ADC1_Init+0xec>)
 8001848:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800184c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800184e:	4b2f      	ldr	r3, [pc, #188]	@ (800190c <MX_ADC1_Init+0xec>)
 8001850:	2200      	movs	r2, #0
 8001852:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001854:	4b2d      	ldr	r3, [pc, #180]	@ (800190c <MX_ADC1_Init+0xec>)
 8001856:	2200      	movs	r2, #0
 8001858:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800185a:	4b2c      	ldr	r3, [pc, #176]	@ (800190c <MX_ADC1_Init+0xec>)
 800185c:	2200      	movs	r2, #0
 800185e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001860:	4b2a      	ldr	r3, [pc, #168]	@ (800190c <MX_ADC1_Init+0xec>)
 8001862:	2200      	movs	r2, #0
 8001864:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001866:	4b29      	ldr	r3, [pc, #164]	@ (800190c <MX_ADC1_Init+0xec>)
 8001868:	2204      	movs	r2, #4
 800186a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <MX_ADC1_Init+0xec>)
 800186e:	2200      	movs	r2, #0
 8001870:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001872:	4b26      	ldr	r3, [pc, #152]	@ (800190c <MX_ADC1_Init+0xec>)
 8001874:	2200      	movs	r2, #0
 8001876:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001878:	4b24      	ldr	r3, [pc, #144]	@ (800190c <MX_ADC1_Init+0xec>)
 800187a:	2201      	movs	r2, #1
 800187c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800187e:	4b23      	ldr	r3, [pc, #140]	@ (800190c <MX_ADC1_Init+0xec>)
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <MX_ADC1_Init+0xec>)
 8001888:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
 800188c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800188e:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <MX_ADC1_Init+0xec>)
 8001890:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001894:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001896:	4b1d      	ldr	r3, [pc, #116]	@ (800190c <MX_ADC1_Init+0xec>)
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800189e:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <MX_ADC1_Init+0xec>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80018a4:	4b19      	ldr	r3, [pc, #100]	@ (800190c <MX_ADC1_Init+0xec>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018ac:	4817      	ldr	r0, [pc, #92]	@ (800190c <MX_ADC1_Init+0xec>)
 80018ae:	f001 fcf9 	bl	80032a4 <HAL_ADC_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80018b8:	f000 fca2 	bl	8002200 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80018bc:	2300      	movs	r3, #0
 80018be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80018c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	4811      	ldr	r0, [pc, #68]	@ (800190c <MX_ADC1_Init+0xec>)
 80018c8:	f002 ffac 	bl	8004824 <HAL_ADCEx_MultiModeConfigChannel>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80018d2:	f000 fc95 	bl	8002200 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <MX_ADC1_Init+0xf0>)
 80018d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018da:	2306      	movs	r3, #6
 80018dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018e2:	237f      	movs	r3, #127	@ 0x7f
 80018e4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018e6:	2304      	movs	r3, #4
 80018e8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4619      	mov	r1, r3
 80018f2:	4806      	ldr	r0, [pc, #24]	@ (800190c <MX_ADC1_Init+0xec>)
 80018f4:	f002 f946 	bl	8003b84 <HAL_ADC_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80018fe:	f000 fc7f 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001902:	bf00      	nop
 8001904:	3730      	adds	r7, #48	@ 0x30
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	200006e4 	.word	0x200006e4
 8001910:	04300002 	.word	0x04300002

08001914 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08c      	sub	sp, #48	@ 0x30
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800191a:	463b      	mov	r3, r7
 800191c:	2230      	movs	r2, #48	@ 0x30
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f00e fbc6 	bl	80100b2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <MX_DAC1_Init+0x6c>)
 8001928:	4a16      	ldr	r2, [pc, #88]	@ (8001984 <MX_DAC1_Init+0x70>)
 800192a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800192c:	4814      	ldr	r0, [pc, #80]	@ (8001980 <MX_DAC1_Init+0x6c>)
 800192e:	f003 f8fd 	bl	8004b2c <HAL_DAC_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001938:	f000 fc62 	bl	8002200 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800193c:	2302      	movs	r3, #2
 800193e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800194c:	2312      	movs	r3, #18
 800194e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001958:	2301      	movs	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800195c:	2300      	movs	r3, #0
 800195e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001960:	463b      	mov	r3, r7
 8001962:	2200      	movs	r2, #0
 8001964:	4619      	mov	r1, r3
 8001966:	4806      	ldr	r0, [pc, #24]	@ (8001980 <MX_DAC1_Init+0x6c>)
 8001968:	f003 faa2 	bl	8004eb0 <HAL_DAC_ConfigChannel>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001972:	f000 fc45 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001976:	bf00      	nop
 8001978:	3730      	adds	r7, #48	@ 0x30
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200007b0 	.word	0x200007b0
 8001984:	50000800 	.word	0x50000800

08001988 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800198c:	4b1b      	ldr	r3, [pc, #108]	@ (80019fc <MX_I2C1_Init+0x74>)
 800198e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a00 <MX_I2C1_Init+0x78>)
 8001990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001992:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_I2C1_Init+0x74>)
 8001994:	4a1b      	ldr	r2, [pc, #108]	@ (8001a04 <MX_I2C1_Init+0x7c>)
 8001996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001998:	4b18      	ldr	r3, [pc, #96]	@ (80019fc <MX_I2C1_Init+0x74>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800199e:	4b17      	ldr	r3, [pc, #92]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a4:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019aa:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b6:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019be:	2200      	movs	r2, #0
 80019c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c2:	480e      	ldr	r0, [pc, #56]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019c4:	f004 f99c 	bl	8005d00 <HAL_I2C_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019ce:	f000 fc17 	bl	8002200 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019d2:	2100      	movs	r1, #0
 80019d4:	4809      	ldr	r0, [pc, #36]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019d6:	f005 ffa5 	bl	8007924 <HAL_I2CEx_ConfigAnalogFilter>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80019e0:	f000 fc0e 	bl	8002200 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019e4:	2100      	movs	r1, #0
 80019e6:	4805      	ldr	r0, [pc, #20]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019e8:	f005 ffe7 	bl	80079ba <HAL_I2CEx_ConfigDigitalFilter>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019f2:	f000 fc05 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000824 	.word	0x20000824
 8001a00:	40005400 	.word	0x40005400
 8001a04:	40b285c2 	.word	0x40b285c2

08001a08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b090      	sub	sp, #64	@ 0x40
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a0e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001a1c:	f107 031c 	add.w	r3, r7, #28
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a2c:	f107 0310 	add.w	r3, r7, #16
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a38:	463b      	mov	r3, r7
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	605a      	str	r2, [r3, #4]
 8001a40:	609a      	str	r2, [r3, #8]
 8001a42:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
 // timer for PLL pulse width input capture. If we use prescaler 0, fclk = 170Mhz, then 5.882ns/tick
  // presc = 4-1, then fclk = 42.5mhz, then 2.3529E-8s/tick // presc = 5-1, fclk = 34Mhz, then 29.41ns/
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a44:	4b3e      	ldr	r3, [pc, #248]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a46:	4a3f      	ldr	r2, [pc, #252]	@ (8001b44 <MX_TIM1_Init+0x13c>)
 8001a48:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10-1;
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a4c:	2209      	movs	r2, #9
 8001a4e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a50:	4b3b      	ldr	r3, [pc, #236]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a56:	4b3a      	ldr	r3, [pc, #232]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a5c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5e:	4b38      	ldr	r3, [pc, #224]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a64:	4b36      	ldr	r3, [pc, #216]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a6a:	4b35      	ldr	r3, [pc, #212]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a6c:	2280      	movs	r2, #128	@ 0x80
 8001a6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a70:	4833      	ldr	r0, [pc, #204]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a72:	f006 fff3 	bl	8008a5c <HAL_TIM_Base_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001a7c:	f000 fbc0 	bl	8002200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a84:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a86:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	482c      	ldr	r0, [pc, #176]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a8e:	f007 ffef 	bl	8009a70 <HAL_TIM_ConfigClockSource>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001a98:	f000 fbb2 	bl	8002200 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001a9c:	4828      	ldr	r0, [pc, #160]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001a9e:	f007 fb5b 	bl	8009158 <HAL_TIM_IC_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001aa8:	f000 fbaa 	bl	8002200 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001aac:	2304      	movs	r3, #4
 8001aae:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001ab0:	2350      	movs	r3, #80	@ 0x50
 8001ab2:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001abc:	f107 031c 	add.w	r3, r7, #28
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	481f      	ldr	r0, [pc, #124]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001ac4:	f008 f8ce 	bl	8009c64 <HAL_TIM_SlaveConfigSynchro>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001ace:	f000 fb97 	bl	8002200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ade:	f107 0310 	add.w	r3, r7, #16
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4816      	ldr	r0, [pc, #88]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001ae6:	f009 f88d 	bl	800ac04 <HAL_TIMEx_MasterConfigSynchronization>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001af0:	f000 fb86 	bl	8002200 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001af4:	2300      	movs	r3, #0
 8001af6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001af8:	2301      	movs	r3, #1
 8001afa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	2200      	movs	r2, #0
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480d      	ldr	r0, [pc, #52]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001b0c:	f007 ff14 	bl	8009938 <HAL_TIM_IC_ConfigChannel>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8001b16:	f000 fb73 	bl	8002200 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b22:	463b      	mov	r3, r7
 8001b24:	2204      	movs	r2, #4
 8001b26:	4619      	mov	r1, r3
 8001b28:	4805      	ldr	r0, [pc, #20]	@ (8001b40 <MX_TIM1_Init+0x138>)
 8001b2a:	f007 ff05 	bl	8009938 <HAL_TIM_IC_ConfigChannel>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8001b34:	f000 fb64 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	3740      	adds	r7, #64	@ 0x40
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	200008d8 	.word	0x200008d8
 8001b44:	40012c00 	.word	0x40012c00

08001b48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b08e      	sub	sp, #56	@ 0x38
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_Init 0 */
	//this is used to generate a sinewave, f_sys_clk/(prescalar * 100)/4 = 25khz
	//x*y = 77, prescalar = 1, period =77 to get 22khz,
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
 8001b5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b5c:	f107 031c 	add.w	r3, r7, #28
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b68:	463b      	mov	r3, r7
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]
 8001b74:	611a      	str	r2, [r3, #16]
 8001b76:	615a      	str	r2, [r3, #20]
 8001b78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001b7c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 11-1;
 8001b82:	4b29      	ldr	r3, [pc, #164]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001b84:	220a      	movs	r2, #10
 8001b86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b88:	4b27      	ldr	r3, [pc, #156]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7-1;
 8001b8e:	4b26      	ldr	r3, [pc, #152]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001b90:	2206      	movs	r2, #6
 8001b92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b94:	4b24      	ldr	r3, [pc, #144]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9a:	4b23      	ldr	r3, [pc, #140]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ba0:	4821      	ldr	r0, [pc, #132]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001ba2:	f006 ff5b 	bl	8008a5c <HAL_TIM_Base_Init>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001bac:	f000 fb28 	bl	8002200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bba:	4619      	mov	r1, r3
 8001bbc:	481a      	ldr	r0, [pc, #104]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001bbe:	f007 ff57 	bl	8009a70 <HAL_TIM_ConfigClockSource>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001bc8:	f000 fb1a 	bl	8002200 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001bcc:	4816      	ldr	r0, [pc, #88]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001bce:	f007 f869 	bl	8008ca4 <HAL_TIM_OC_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001bd8:	f000 fb12 	bl	8002200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bdc:	2320      	movs	r3, #32
 8001bde:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001be4:	f107 031c 	add.w	r3, r7, #28
 8001be8:	4619      	mov	r1, r3
 8001bea:	480f      	ldr	r0, [pc, #60]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001bec:	f009 f80a 	bl	800ac04 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001bf6:	f000 fb03 	bl	8002200 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4805      	ldr	r0, [pc, #20]	@ (8001c28 <MX_TIM2_Init+0xe0>)
 8001c12:	f007 fe17 	bl	8009844 <HAL_TIM_OC_ConfigChannel>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001c1c:	f000 faf0 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c20:	bf00      	nop
 8001c22:	3738      	adds	r7, #56	@ 0x38
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000924 	.word	0x20000924

08001c2c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08e      	sub	sp, #56	@ 0x38
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	f107 031c 	add.w	r3, r7, #28
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c4c:	463b      	mov	r3, r7
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]
 8001c5a:	615a      	str	r2, [r3, #20]
 8001c5c:	619a      	str	r2, [r3, #24]
  //arr/2-1 = 6800/2-1
  //timer 4 is unused right now since we are using the sinewave from timer 2
  // timer 4 is used for adc trigger event

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c60:	4a2c      	ldr	r2, [pc, #176]	@ (8001d14 <MX_TIM4_Init+0xe8>)
 8001c62:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c64:	4b2a      	ldr	r3, [pc, #168]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6a:	4b29      	ldr	r3, [pc, #164]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 6799;
 8001c70:	4b27      	ldr	r3, [pc, #156]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c72:	f641 228f 	movw	r2, #6799	@ 0x1a8f
 8001c76:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c78:	4b25      	ldr	r3, [pc, #148]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c7e:	4b24      	ldr	r3, [pc, #144]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c80:	2280      	movs	r2, #128	@ 0x80
 8001c82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c84:	4822      	ldr	r0, [pc, #136]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001c86:	f006 fee9 	bl	8008a5c <HAL_TIM_Base_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001c90:	f000 fab6 	bl	8002200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	481b      	ldr	r0, [pc, #108]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001ca2:	f007 fee5 	bl	8009a70 <HAL_TIM_ConfigClockSource>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001cac:	f000 faa8 	bl	8002200 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001cb0:	4817      	ldr	r0, [pc, #92]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001cb2:	f006 fff7 	bl	8008ca4 <HAL_TIM_OC_Init>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001cbc:	f000 faa0 	bl	8002200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cc0:	2320      	movs	r3, #32
 8001cc2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cc8:	f107 031c 	add.w	r3, r7, #28
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4810      	ldr	r0, [pc, #64]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001cd0:	f008 ff98 	bl	800ac04 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001cda:	f000 fa91 	bl	8002200 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 3399;
 8001ce2:	f640 5347 	movw	r3, #3399	@ 0xd47
 8001ce6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cf0:	463b      	mov	r3, r7
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4806      	ldr	r0, [pc, #24]	@ (8001d10 <MX_TIM4_Init+0xe4>)
 8001cf8:	f007 fda4 	bl	8009844 <HAL_TIM_OC_ConfigChannel>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001d02:	f000 fa7d 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d06:	bf00      	nop
 8001d08:	3738      	adds	r7, #56	@ 0x38
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000970 	.word	0x20000970
 8001d14:	40000800 	.word	0x40000800

08001d18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d1c:	4b23      	ldr	r3, [pc, #140]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d1e:	4a24      	ldr	r2, [pc, #144]	@ (8001db0 <MX_USART2_UART_Init+0x98>)
 8001d20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d22:	4b22      	ldr	r3, [pc, #136]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d2a:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d30:	4b1e      	ldr	r3, [pc, #120]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d36:	4b1d      	ldr	r3, [pc, #116]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d3e:	220c      	movs	r2, #12
 8001d40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d48:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8001d4e:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d54:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d56:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d5c:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d62:	4812      	ldr	r0, [pc, #72]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d64:	f009 f816 	bl	800ad94 <HAL_UART_Init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8001d6e:	f000 fa47 	bl	8002200 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d72:	2100      	movs	r1, #0
 8001d74:	480d      	ldr	r0, [pc, #52]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d76:	f00a f863 	bl	800be40 <HAL_UARTEx_SetTxFifoThreshold>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001d80:	f000 fa3e 	bl	8002200 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d84:	2100      	movs	r1, #0
 8001d86:	4809      	ldr	r0, [pc, #36]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d88:	f00a f898 	bl	800bebc <HAL_UARTEx_SetRxFifoThreshold>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8001d92:	f000 fa35 	bl	8002200 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d96:	4805      	ldr	r0, [pc, #20]	@ (8001dac <MX_USART2_UART_Init+0x94>)
 8001d98:	f00a f819 	bl	800bdce <HAL_UARTEx_DisableFifoMode>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8001da2:	f000 fa2d 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000a7c 	.word	0x20000a7c
 8001db0:	40004400 	.word	0x40004400

08001db4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001dba:	4b30      	ldr	r3, [pc, #192]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbe:	4a2f      	ldr	r2, [pc, #188]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001dc0:	f043 0304 	orr.w	r3, r3, #4
 8001dc4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dd6:	4a29      	ldr	r2, [pc, #164]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dde:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dea:	4b24      	ldr	r3, [pc, #144]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dee:	4a23      	ldr	r2, [pc, #140]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001df0:	f043 0302 	orr.w	r3, r3, #2
 8001df4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001df6:	4b21      	ldr	r3, [pc, #132]	@ (8001e7c <MX_DMA_Init+0xc8>)
 8001df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	607b      	str	r3, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2105      	movs	r1, #5
 8001e06:	200b      	movs	r0, #11
 8001e08:	f002 fe68 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e0c:	200b      	movs	r0, #11
 8001e0e:	f002 fe7f 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2105      	movs	r1, #5
 8001e16:	200c      	movs	r0, #12
 8001e18:	f002 fe60 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e1c:	200c      	movs	r0, #12
 8001e1e:	f002 fe77 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2105      	movs	r1, #5
 8001e26:	200d      	movs	r0, #13
 8001e28:	f002 fe58 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e2c:	200d      	movs	r0, #13
 8001e2e:	f002 fe6f 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2105      	movs	r1, #5
 8001e36:	200e      	movs	r0, #14
 8001e38:	f002 fe50 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e3c:	200e      	movs	r0, #14
 8001e3e:	f002 fe67 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2105      	movs	r1, #5
 8001e46:	200f      	movs	r0, #15
 8001e48:	f002 fe48 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001e4c:	200f      	movs	r0, #15
 8001e4e:	f002 fe5f 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2105      	movs	r1, #5
 8001e56:	2038      	movs	r0, #56	@ 0x38
 8001e58:	f002 fe40 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001e5c:	2038      	movs	r0, #56	@ 0x38
 8001e5e:	f002 fe57 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2105      	movs	r1, #5
 8001e66:	2039      	movs	r0, #57	@ 0x39
 8001e68:	f002 fe38 	bl	8004adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001e6c:	2039      	movs	r0, #57	@ 0x39
 8001e6e:	f002 fe4f 	bl	8004b10 <HAL_NVIC_EnableIRQ>

}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40021000 	.word	0x40021000

08001e80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e86:	f107 030c 	add.w	r3, r7, #12
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
 8001e94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e96:	4b1f      	ldr	r3, [pc, #124]	@ (8001f14 <MX_GPIO_Init+0x94>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001f14 <MX_GPIO_Init+0x94>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f14 <MX_GPIO_Init+0x94>)
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	60bb      	str	r3, [r7, #8]
 8001eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eae:	4b19      	ldr	r3, [pc, #100]	@ (8001f14 <MX_GPIO_Init+0x94>)
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb2:	4a18      	ldr	r2, [pc, #96]	@ (8001f14 <MX_GPIO_Init+0x94>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eba:	4b16      	ldr	r3, [pc, #88]	@ (8001f14 <MX_GPIO_Init+0x94>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001ecc:	4812      	ldr	r0, [pc, #72]	@ (8001f18 <MX_GPIO_Init+0x98>)
 8001ece:	f003 feff 	bl	8005cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001ed2:	2360      	movs	r3, #96	@ 0x60
 8001ed4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee8:	f003 fd70 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8001eec:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001ef0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efe:	f107 030c 	add.w	r3, r7, #12
 8001f02:	4619      	mov	r1, r3
 8001f04:	4804      	ldr	r0, [pc, #16]	@ (8001f18 <MX_GPIO_Init+0x98>)
 8001f06:	f003 fd61 	bl	80059cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f0a:	bf00      	nop
 8001f0c:	3720      	adds	r7, #32
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	48000400 	.word	0x48000400

08001f1c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
//adc dma callback function
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
	//adc_val[0] = HAL_ADC_GetValue(&hadc1);
	//adc_val_f = adc_val;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 1);
 8001f24:	2201      	movs	r2, #1
 8001f26:	4904      	ldr	r1, [pc, #16]	@ (8001f38 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001f28:	4804      	ldr	r0, [pc, #16]	@ (8001f3c <HAL_ADC_ConvCpltCallback+0x20>)
 8001f2a:	f001 fb3f 	bl	80035ac <HAL_ADC_Start_DMA>
	return;
 8001f2e:	bf00      	nop
}
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000db8 	.word	0x20000db8
 8001f3c:	200006e4 	.word	0x200006e4

08001f40 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osMutexAcquire(myMutex01Handle, osWaitForever);
 8001f48:	4b77      	ldr	r3, [pc, #476]	@ (8002128 <StartDefaultTask+0x1e8>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f50:	4618      	mov	r0, r3
 8001f52:	f00a fa55 	bl	800c400 <osMutexAcquire>
	  	  //scan for user inpt for the state machine

	  	 //inp = *scanInp();
	  	  //wait again so we don't flood the serial terminal
	  	  //HAL_Delay(100);
	  	  inp = RxData[0];
 8001f56:	4b75      	ldr	r3, [pc, #468]	@ (800212c <StartDefaultTask+0x1ec>)
 8001f58:	781a      	ldrb	r2, [r3, #0]
 8001f5a:	4b75      	ldr	r3, [pc, #468]	@ (8002130 <StartDefaultTask+0x1f0>)
 8001f5c:	701a      	strb	r2, [r3, #0]
	  	  if (inp == 'i')
 8001f5e:	4b74      	ldr	r3, [pc, #464]	@ (8002130 <StartDefaultTask+0x1f0>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b69      	cmp	r3, #105	@ 0x69
 8001f64:	d103      	bne.n	8001f6e <StartDefaultTask+0x2e>
	  	  {
	  		  State = IDLE;
 8001f66:	4b73      	ldr	r3, [pc, #460]	@ (8002134 <StartDefaultTask+0x1f4>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
 8001f6c:	e00e      	b.n	8001f8c <StartDefaultTask+0x4c>
	  	  }
	  	  else if (inp == 's')
 8001f6e:	4b70      	ldr	r3, [pc, #448]	@ (8002130 <StartDefaultTask+0x1f0>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b73      	cmp	r3, #115	@ 0x73
 8001f74:	d103      	bne.n	8001f7e <StartDefaultTask+0x3e>
	  	  {
	  		  State = START;
 8001f76:	4b6f      	ldr	r3, [pc, #444]	@ (8002134 <StartDefaultTask+0x1f4>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
 8001f7c:	e006      	b.n	8001f8c <StartDefaultTask+0x4c>
	  	  }
	  	  else if (inp == 't')
 8001f7e:	4b6c      	ldr	r3, [pc, #432]	@ (8002130 <StartDefaultTask+0x1f0>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b74      	cmp	r3, #116	@ 0x74
 8001f84:	d102      	bne.n	8001f8c <StartDefaultTask+0x4c>
	  	  {
	  		  State = STOP;
 8001f86:	4b6b      	ldr	r3, [pc, #428]	@ (8002134 <StartDefaultTask+0x1f4>)
 8001f88:	2203      	movs	r2, #3
 8001f8a:	701a      	strb	r2, [r3, #0]
	  	  }else{};

	  	  //State Machine starts here
	  	  switch (State)
 8001f8c:	4b69      	ldr	r3, [pc, #420]	@ (8002134 <StartDefaultTask+0x1f4>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	f200 80aa 	bhi.w	80020ea <StartDefaultTask+0x1aa>
 8001f96:	a201      	add	r2, pc, #4	@ (adr r2, 8001f9c <StartDefaultTask+0x5c>)
 8001f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9c:	08001fad 	.word	0x08001fad
 8001fa0:	08001fbb 	.word	0x08001fbb
 8001fa4:	080020ad 	.word	0x080020ad
 8001fa8:	080020bd 	.word	0x080020bd
	  		 // uart_buf_len = sprintf(uart_buf, "In IDLE state\r\n");
	  		  //printf("In IDLE State\r\n");
	  		  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
	  		  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); /// disable nShutdown pin for digital amp
	  		  //startSpeaker(0); //turn off speaker
	  		  startSineW(0); //using sinewave instead
 8001fac:	2000      	movs	r0, #0
 8001fae:	f7ff fac7 	bl	8001540 <startSineW>
	  		  RxData[0] = '\0';
 8001fb2:	4b5e      	ldr	r3, [pc, #376]	@ (800212c <StartDefaultTask+0x1ec>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]

	  		  //osDelay(10);

	  		  break;
 8001fb8:	e09e      	b.n	80020f8 <StartDefaultTask+0x1b8>
	  	  case START:
	  		  //nShutdownDamp = 1; // start digital amplifier
	  		  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
	  		  //printf("In START State\r\n"); // print status in terminal
	  		  //startSpeaker(1);
	  		  startSineW(1); //using sinewave instead
 8001fba:	2001      	movs	r0, #1
 8001fbc:	f7ff fac0 	bl	8001540 <startSineW>
	  		  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
	  		  /*the following is use to do pulse output and measure the very beginning****
	  		  //HAL_Delay(100);  //wait 20ms
	  		  //startSpeaker(0);
	  		   */
	  		  v_sound = roundf ((331.5+0.607*temp)*1000)/1000; // only capturing temp once
 8001fc0:	4b5d      	ldr	r3, [pc, #372]	@ (8002138 <StartDefaultTask+0x1f8>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fae7 	bl	8000598 <__aeabi_f2d>
 8001fca:	a351      	add	r3, pc, #324	@ (adr r3, 8002110 <StartDefaultTask+0x1d0>)
 8001fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd0:	f7fe fb3a 	bl	8000648 <__aeabi_dmul>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4610      	mov	r0, r2
 8001fda:	4619      	mov	r1, r3
 8001fdc:	a34e      	add	r3, pc, #312	@ (adr r3, 8002118 <StartDefaultTask+0x1d8>)
 8001fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe2:	f7fe f97b 	bl	80002dc <__adddf3>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	4b52      	ldr	r3, [pc, #328]	@ (800213c <StartDefaultTask+0x1fc>)
 8001ff4:	f7fe fb28 	bl	8000648 <__aeabi_dmul>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	f7fe fe1a 	bl	8000c38 <__aeabi_d2f>
 8002004:	4603      	mov	r3, r0
 8002006:	ee00 3a10 	vmov	s0, r3
 800200a:	f012 fa91 	bl	8014530 <roundf>
 800200e:	eeb0 7a40 	vmov.f32	s14, s0
 8002012:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8002140 <StartDefaultTask+0x200>
 8002016:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800201a:	4b4a      	ldr	r3, [pc, #296]	@ (8002144 <StartDefaultTask+0x204>)
 800201c:	edc3 7a00 	vstr	s15, [r3]

	  		  pulseW_base = pulseW_avg;
 8002020:	4b49      	ldr	r3, [pc, #292]	@ (8002148 <StartDefaultTask+0x208>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a49      	ldr	r2, [pc, #292]	@ (800214c <StartDefaultTask+0x20c>)
 8002026:	6013      	str	r3, [r2, #0]
	  		  cal_val = DIST/(pulseW_avg*v_sound);  //get the calibration value from the drift and temperature
 8002028:	4b47      	ldr	r3, [pc, #284]	@ (8002148 <StartDefaultTask+0x208>)
 800202a:	ed93 7a00 	vldr	s14, [r3]
 800202e:	4b45      	ldr	r3, [pc, #276]	@ (8002144 <StartDefaultTask+0x204>)
 8002030:	edd3 7a00 	vldr	s15, [r3]
 8002034:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002038:	ee17 0a90 	vmov	r0, s15
 800203c:	f7fe faac 	bl	8000598 <__aeabi_f2d>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	a136      	add	r1, pc, #216	@ (adr r1, 8002120 <StartDefaultTask+0x1e0>)
 8002046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800204a:	f7fe fc27 	bl	800089c <__aeabi_ddiv>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f7fe fdef 	bl	8000c38 <__aeabi_d2f>
 800205a:	4603      	mov	r3, r0
 800205c:	4a3c      	ldr	r2, [pc, #240]	@ (8002150 <StartDefaultTask+0x210>)
 800205e:	6013      	str	r3, [r2, #0]
	  		  lambda = v_sound / FREQ;
 8002060:	4b38      	ldr	r3, [pc, #224]	@ (8002144 <StartDefaultTask+0x204>)
 8002062:	ed93 7a00 	vldr	s14, [r3]
 8002066:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8002154 <StartDefaultTask+0x214>
 800206a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800206e:	4b3a      	ldr	r3, [pc, #232]	@ (8002158 <StartDefaultTask+0x218>)
 8002070:	edc3 7a00 	vstr	s15, [r3]
	  		  k = DIST / lambda;
 8002074:	4b38      	ldr	r3, [pc, #224]	@ (8002158 <StartDefaultTask+0x218>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4618      	mov	r0, r3
 800207a:	f7fe fa8d 	bl	8000598 <__aeabi_f2d>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	a127      	add	r1, pc, #156	@ (adr r1, 8002120 <StartDefaultTask+0x1e0>)
 8002084:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002088:	f7fe fc08 	bl	800089c <__aeabi_ddiv>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	4610      	mov	r0, r2
 8002092:	4619      	mov	r1, r3
 8002094:	f7fe fdd0 	bl	8000c38 <__aeabi_d2f>
 8002098:	4603      	mov	r3, r0
 800209a:	4a30      	ldr	r2, [pc, #192]	@ (800215c <StartDefaultTask+0x21c>)
 800209c:	6013      	str	r3, [r2, #0]
	  		  //cal_val = DIST*FREQ/343.f;
	  		 // lcd_init();
	  		  RxData[0] = '\0';
 800209e:	4b23      	ldr	r3, [pc, #140]	@ (800212c <StartDefaultTask+0x1ec>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	701a      	strb	r2, [r3, #0]
	  		  State = CALTIME;
 80020a4:	4b23      	ldr	r3, [pc, #140]	@ (8002134 <StartDefaultTask+0x1f4>)
 80020a6:	2202      	movs	r2, #2
 80020a8:	701a      	strb	r2, [r3, #0]

	  		  break;
 80020aa:	e025      	b.n	80020f8 <StartDefaultTask+0x1b8>
	  		  //printf("delay is %ld\r\n", deltaT);
	  		  //printf("pulseW is %.8f\r\n", pulseW);
	  		  //printf("windspeed is %f\r\n", windspeed);
	  		  //HAL_Delay(1000);  //wait 100ms
	  		  //State = START;
	  		  pulseWavg(pulseW);
 80020ac:	4b2c      	ldr	r3, [pc, #176]	@ (8002160 <StartDefaultTask+0x220>)
 80020ae:	edd3 7a00 	vldr	s15, [r3]
 80020b2:	eeb0 0a67 	vmov.f32	s0, s15
 80020b6:	f7ff f8c3 	bl	8001240 <pulseWavg>
	  		  break;
 80020ba:	e01d      	b.n	80020f8 <StartDefaultTask+0x1b8>

	  	  case STOP:
	  		  //nShutdownDamp = 0; //stop digital amplifier
	  		  //startSpeaker(0);
	  		  startSineW(0); //using sinewave instead
 80020bc:	2000      	movs	r0, #0
 80020be:	f7ff fa3f 	bl	8001540 <startSineW>
	  		  printf("In STOP State\r\n"); // print status in terminal
 80020c2:	4828      	ldr	r0, [pc, #160]	@ (8002164 <StartDefaultTask+0x224>)
 80020c4:	f00d fed0 	bl	800fe68 <puts>
	  		  lcd_init();
 80020c8:	f7ff f821 	bl	800110e <lcd_init>
	  		  lcd_put_cur(0,0);
 80020cc:	2100      	movs	r1, #0
 80020ce:	2000      	movs	r0, #0
 80020d0:	f7fe fffe 	bl	80010d0 <lcd_put_cur>
	  		  lcd_send_string("W_vel[m/s]=");
 80020d4:	4824      	ldr	r0, [pc, #144]	@ (8002168 <StartDefaultTask+0x228>)
 80020d6:	f7ff f854 	bl	8001182 <lcd_send_string>
	  		  HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80020da:	2100      	movs	r1, #0
 80020dc:	4823      	ldr	r0, [pc, #140]	@ (800216c <StartDefaultTask+0x22c>)
 80020de:	f006 ff43 	bl	8008f68 <HAL_TIM_PWM_Stop_DMA>
	  		  HAL_Delay(100);  //wait 100ms
 80020e2:	2064      	movs	r0, #100	@ 0x64
 80020e4:	f000 fe56 	bl	8002d94 <HAL_Delay>
	  		  break;
 80020e8:	e006      	b.n	80020f8 <StartDefaultTask+0x1b8>

	  	  default:
	  		  /*uart_buf_len = sprintf(uart_buf, "In Default State\r\n");
	    		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);*/
	  		  printf("In DEFAULT State\r\n"); // print status in terminal
 80020ea:	4821      	ldr	r0, [pc, #132]	@ (8002170 <StartDefaultTask+0x230>)
 80020ec:	f00d febc 	bl	800fe68 <puts>
	  		  HAL_Delay(100);  //wait 100ms
 80020f0:	2064      	movs	r0, #100	@ 0x64
 80020f2:	f000 fe4f 	bl	8002d94 <HAL_Delay>
	  		  break;
 80020f6:	bf00      	nop

	  	  }
	  	  //osSemaphoreRelease(BinSemHandle);
	  	osMutexRelease(myMutex01Handle);
 80020f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002128 <StartDefaultTask+0x1e8>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f00a f9ca 	bl	800c496 <osMutexRelease>
    osDelay(1);
 8002102:	2001      	movs	r0, #1
 8002104:	f00a f8db 	bl	800c2be <osDelay>
	  osMutexAcquire(myMutex01Handle, osWaitForever);
 8002108:	e71e      	b.n	8001f48 <StartDefaultTask+0x8>
 800210a:	bf00      	nop
 800210c:	f3af 8000 	nop.w
 8002110:	43958106 	.word	0x43958106
 8002114:	3fe36c8b 	.word	0x3fe36c8b
 8002118:	00000000 	.word	0x00000000
 800211c:	4074b800 	.word	0x4074b800
 8002120:	47ae147b 	.word	0x47ae147b
 8002124:	3f947ae1 	.word	0x3f947ae1
 8002128:	20000bdc 	.word	0x20000bdc
 800212c:	20000c04 	.word	0x20000c04
 8002130:	20000c10 	.word	0x20000c10
 8002134:	20000f50 	.word	0x20000f50
 8002138:	20000bfc 	.word	0x20000bfc
 800213c:	408f4000 	.word	0x408f4000
 8002140:	447a0000 	.word	0x447a0000
 8002144:	20000004 	.word	0x20000004
 8002148:	20000da4 	.word	0x20000da4
 800214c:	20000db0 	.word	0x20000db0
 8002150:	20000bf4 	.word	0x20000bf4
 8002154:	46abe000 	.word	0x46abe000
 8002158:	20000bf8 	.word	0x20000bf8
 800215c:	20000f4c 	.word	0x20000f4c
 8002160:	20000bf0 	.word	0x20000bf0
 8002164:	08015594 	.word	0x08015594
 8002168:	08015588 	.word	0x08015588
 800216c:	200008d8 	.word	0x200008d8
 8002170:	080155a4 	.word	0x080155a4

08002174 <StartgetTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartgetTemp */
void StartgetTemp(void *argument)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartgetTemp */
  /* Infinite loop */
	for(;;)
	{
		osMutexAcquire(myMutex01Handle, osWaitForever);
 800217c:	4b09      	ldr	r3, [pc, #36]	@ (80021a4 <StartgetTemp+0x30>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f04f 31ff 	mov.w	r1, #4294967295
 8002184:	4618      	mov	r0, r3
 8002186:	f00a f93b 	bl	800c400 <osMutexAcquire>
		//osSemaphoreWait(BinSemHandle, osWaitForever); // it is osSemaphoreAcquire instead of osSemaphoreWait
		getTemp();
 800218a:	f7ff f99d 	bl	80014c8 <getTemp>
		// osSemaphoreRelease(BinSemHandle);
		osMutexRelease(myMutex01Handle);
 800218e:	4b05      	ldr	r3, [pc, #20]	@ (80021a4 <StartgetTemp+0x30>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f00a f97f 	bl	800c496 <osMutexRelease>
		osDelay(10);
 8002198:	200a      	movs	r0, #10
 800219a:	f00a f890 	bl	800c2be <osDelay>
		osMutexAcquire(myMutex01Handle, osWaitForever);
 800219e:	bf00      	nop
 80021a0:	e7ec      	b.n	800217c <StartgetTemp+0x8>
 80021a2:	bf00      	nop
 80021a4:	20000bdc 	.word	0x20000bdc

080021a8 <StartsendLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartsendLCD */
void StartsendLCD(void *argument)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartsendLCD */
  /* Infinite loop */
	for(;;)
	{
		osMutexAcquire(myMutex01Handle, osWaitForever);
 80021b0:	4b09      	ldr	r3, [pc, #36]	@ (80021d8 <StartsendLCD+0x30>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295
 80021b8:	4618      	mov	r0, r3
 80021ba:	f00a f921 	bl	800c400 <osMutexAcquire>
		//osSemaphoreWait(BinSemHandle, osWaitForever); // it is osSemaphoreAcquire instead of osSemaphoreWait
		lcd_disp();
 80021be:	f7ff fa2d 	bl	800161c <lcd_disp>
		//osSemaphoreRelease(BinSemHandle);
		osMutexRelease(myMutex01Handle);
 80021c2:	4b05      	ldr	r3, [pc, #20]	@ (80021d8 <StartsendLCD+0x30>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f00a f965 	bl	800c496 <osMutexRelease>
		osDelay(10);
 80021cc:	200a      	movs	r0, #10
 80021ce:	f00a f876 	bl	800c2be <osDelay>
		osMutexAcquire(myMutex01Handle, osWaitForever);
 80021d2:	bf00      	nop
 80021d4:	e7ec      	b.n	80021b0 <StartsendLCD+0x8>
 80021d6:	bf00      	nop
 80021d8:	20000bdc 	.word	0x20000bdc

080021dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a04      	ldr	r2, [pc, #16]	@ (80021fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d101      	bne.n	80021f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80021ee:	f000 fdb3 	bl	8002d58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40000400 	.word	0x40000400

08002200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002204:	b672      	cpsid	i
}
 8002206:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <Error_Handler+0x8>

0800220c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	4b12      	ldr	r3, [pc, #72]	@ (800225c <HAL_MspInit+0x50>)
 8002214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002216:	4a11      	ldr	r2, [pc, #68]	@ (800225c <HAL_MspInit+0x50>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6613      	str	r3, [r2, #96]	@ 0x60
 800221e:	4b0f      	ldr	r3, [pc, #60]	@ (800225c <HAL_MspInit+0x50>)
 8002220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800222a:	4b0c      	ldr	r3, [pc, #48]	@ (800225c <HAL_MspInit+0x50>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	4a0b      	ldr	r2, [pc, #44]	@ (800225c <HAL_MspInit+0x50>)
 8002230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002234:	6593      	str	r3, [r2, #88]	@ 0x58
 8002236:	4b09      	ldr	r3, [pc, #36]	@ (800225c <HAL_MspInit+0x50>)
 8002238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002242:	2200      	movs	r2, #0
 8002244:	210f      	movs	r1, #15
 8002246:	f06f 0001 	mvn.w	r0, #1
 800224a:	f002 fc47 	bl	8004adc <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800224e:	f005 fca5 	bl	8007b9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000

08002260 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b09a      	sub	sp, #104	@ 0x68
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002268:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	605a      	str	r2, [r3, #4]
 8002272:	609a      	str	r2, [r3, #8]
 8002274:	60da      	str	r2, [r3, #12]
 8002276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002278:	f107 0310 	add.w	r3, r7, #16
 800227c:	2244      	movs	r2, #68	@ 0x44
 800227e:	2100      	movs	r1, #0
 8002280:	4618      	mov	r0, r3
 8002282:	f00d ff16 	bl	80100b2 <memset>
  if(hadc->Instance==ADC1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800228e:	d167      	bne.n	8002360 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002290:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002294:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002296:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800229a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800229c:	f107 0310 	add.w	r3, r7, #16
 80022a0:	4618      	mov	r0, r3
 80022a2:	f006 f9eb 	bl	800867c <HAL_RCCEx_PeriphCLKConfig>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80022ac:	f7ff ffa8 	bl	8002200 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80022b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002368 <HAL_ADC_MspInit+0x108>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b4:	4a2c      	ldr	r2, [pc, #176]	@ (8002368 <HAL_ADC_MspInit+0x108>)
 80022b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002368 <HAL_ADC_MspInit+0x108>)
 80022be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	4b27      	ldr	r3, [pc, #156]	@ (8002368 <HAL_ADC_MspInit+0x108>)
 80022ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022cc:	4a26      	ldr	r2, [pc, #152]	@ (8002368 <HAL_ADC_MspInit+0x108>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022d4:	4b24      	ldr	r3, [pc, #144]	@ (8002368 <HAL_ADC_MspInit+0x108>)
 80022d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022e0:	2301      	movs	r3, #1
 80022e2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022e4:	2303      	movs	r3, #3
 80022e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022f0:	4619      	mov	r1, r3
 80022f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022f6:	f003 fb69 	bl	80059cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel5;
 80022fa:	4b1c      	ldr	r3, [pc, #112]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 80022fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002370 <HAL_ADC_MspInit+0x110>)
 80022fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002300:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002302:	2205      	movs	r2, #5
 8002304:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002306:	4b19      	ldr	r3, [pc, #100]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800230c:	4b17      	ldr	r3, [pc, #92]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 800230e:	2200      	movs	r2, #0
 8002310:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002312:	4b16      	ldr	r3, [pc, #88]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002314:	2280      	movs	r2, #128	@ 0x80
 8002316:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002318:	4b14      	ldr	r3, [pc, #80]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 800231a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800231e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002320:	4b12      	ldr	r3, [pc, #72]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002322:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002326:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002328:	4b10      	ldr	r3, [pc, #64]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 800232a:	2220      	movs	r2, #32
 800232c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800232e:	4b0f      	ldr	r3, [pc, #60]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002330:	2200      	movs	r2, #0
 8002332:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002334:	480d      	ldr	r0, [pc, #52]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002336:	f003 f809 	bl	800534c <HAL_DMA_Init>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8002340:	f7ff ff5e 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a09      	ldr	r2, [pc, #36]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 8002348:	655a      	str	r2, [r3, #84]	@ 0x54
 800234a:	4a08      	ldr	r2, [pc, #32]	@ (800236c <HAL_ADC_MspInit+0x10c>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8002350:	2200      	movs	r2, #0
 8002352:	2105      	movs	r1, #5
 8002354:	2012      	movs	r0, #18
 8002356:	f002 fbc1 	bl	8004adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800235a:	2012      	movs	r0, #18
 800235c:	f002 fbd8 	bl	8004b10 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002360:	bf00      	nop
 8002362:	3768      	adds	r7, #104	@ 0x68
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40021000 	.word	0x40021000
 800236c:	20000750 	.word	0x20000750
 8002370:	40020058 	.word	0x40020058

08002374 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08a      	sub	sp, #40	@ 0x28
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a2f      	ldr	r2, [pc, #188]	@ (8002450 <HAL_DAC_MspInit+0xdc>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d157      	bne.n	8002446 <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002396:	4b2f      	ldr	r3, [pc, #188]	@ (8002454 <HAL_DAC_MspInit+0xe0>)
 8002398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239a:	4a2e      	ldr	r2, [pc, #184]	@ (8002454 <HAL_DAC_MspInit+0xe0>)
 800239c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002454 <HAL_DAC_MspInit+0xe0>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023aa:	613b      	str	r3, [r7, #16]
 80023ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ae:	4b29      	ldr	r3, [pc, #164]	@ (8002454 <HAL_DAC_MspInit+0xe0>)
 80023b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b2:	4a28      	ldr	r2, [pc, #160]	@ (8002454 <HAL_DAC_MspInit+0xe0>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ba:	4b26      	ldr	r3, [pc, #152]	@ (8002454 <HAL_DAC_MspInit+0xe0>)
 80023bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023c6:	2310      	movs	r3, #16
 80023c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023ca:	2303      	movs	r3, #3
 80023cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	4619      	mov	r1, r3
 80023d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023dc:	f003 faf6 	bl	80059cc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 80023e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 80023e2:	4a1e      	ldr	r2, [pc, #120]	@ (800245c <HAL_DAC_MspInit+0xe8>)
 80023e4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80023e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 80023e8:	2206      	movs	r2, #6
 80023ea:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 80023ee:	2210      	movs	r2, #16
 80023f0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f2:	4b19      	ldr	r3, [pc, #100]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80023f8:	4b17      	ldr	r3, [pc, #92]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 80023fa:	2280      	movs	r2, #128	@ 0x80
 80023fc:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023fe:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 8002400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002404:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002406:	4b14      	ldr	r3, [pc, #80]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 8002408:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800240c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800240e:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 8002410:	2220      	movs	r2, #32
 8002412:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002414:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 8002416:	2200      	movs	r2, #0
 8002418:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800241a:	480f      	ldr	r0, [pc, #60]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 800241c:	f002 ff96 	bl	800534c <HAL_DMA_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002426:	f7ff feeb 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a0a      	ldr	r2, [pc, #40]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	4a09      	ldr	r2, [pc, #36]	@ (8002458 <HAL_DAC_MspInit+0xe4>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8002436:	2200      	movs	r2, #0
 8002438:	2105      	movs	r1, #5
 800243a:	2036      	movs	r0, #54	@ 0x36
 800243c:	f002 fb4e 	bl	8004adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002440:	2036      	movs	r0, #54	@ 0x36
 8002442:	f002 fb65 	bl	8004b10 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002446:	bf00      	nop
 8002448:	3728      	adds	r7, #40	@ 0x28
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	50000800 	.word	0x50000800
 8002454:	40021000 	.word	0x40021000
 8002458:	200007c4 	.word	0x200007c4
 800245c:	40020030 	.word	0x40020030

08002460 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b09c      	sub	sp, #112	@ 0x70
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002478:	f107 0318 	add.w	r3, r7, #24
 800247c:	2244      	movs	r2, #68	@ 0x44
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f00d fe16 	bl	80100b2 <memset>
  if(hi2c->Instance==I2C1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a4a      	ldr	r2, [pc, #296]	@ (80025b4 <HAL_I2C_MspInit+0x154>)
 800248c:	4293      	cmp	r3, r2
 800248e:	f040 808d 	bne.w	80025ac <HAL_I2C_MspInit+0x14c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002492:	2340      	movs	r3, #64	@ 0x40
 8002494:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002496:	2300      	movs	r3, #0
 8002498:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800249a:	f107 0318 	add.w	r3, r7, #24
 800249e:	4618      	mov	r0, r3
 80024a0:	f006 f8ec 	bl	800867c <HAL_RCCEx_PeriphCLKConfig>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80024aa:	f7ff fea9 	bl	8002200 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ae:	4b42      	ldr	r3, [pc, #264]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 80024b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b2:	4a41      	ldr	r2, [pc, #260]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024ba:	4b3f      	ldr	r3, [pc, #252]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 80024bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	617b      	str	r3, [r7, #20]
 80024c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c6:	4b3c      	ldr	r3, [pc, #240]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 80024c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ca:	4a3b      	ldr	r2, [pc, #236]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024d2:	4b39      	ldr	r3, [pc, #228]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 80024d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	613b      	str	r3, [r7, #16]
 80024dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80024de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024e4:	2312      	movs	r3, #18
 80024e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ec:	2300      	movs	r3, #0
 80024ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024f0:	2304      	movs	r3, #4
 80024f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80024f8:	4619      	mov	r1, r3
 80024fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024fe:	f003 fa65 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002502:	2380      	movs	r3, #128	@ 0x80
 8002504:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002506:	2312      	movs	r3, #18
 8002508:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250e:	2300      	movs	r3, #0
 8002510:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002512:	2304      	movs	r3, #4
 8002514:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002516:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800251a:	4619      	mov	r1, r3
 800251c:	4827      	ldr	r0, [pc, #156]	@ (80025bc <HAL_I2C_MspInit+0x15c>)
 800251e:	f003 fa55 	bl	80059cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002522:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 8002524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002526:	4a24      	ldr	r2, [pc, #144]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 8002528:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800252c:	6593      	str	r3, [r2, #88]	@ 0x58
 800252e:	4b22      	ldr	r3, [pc, #136]	@ (80025b8 <HAL_I2C_MspInit+0x158>)
 8002530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002532:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel4;
 800253a:	4b21      	ldr	r3, [pc, #132]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 800253c:	4a21      	ldr	r2, [pc, #132]	@ (80025c4 <HAL_I2C_MspInit+0x164>)
 800253e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8002540:	4b1f      	ldr	r3, [pc, #124]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002542:	2211      	movs	r2, #17
 8002544:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002546:	4b1e      	ldr	r3, [pc, #120]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002548:	2210      	movs	r2, #16
 800254a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800254c:	4b1c      	ldr	r3, [pc, #112]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 800254e:	2200      	movs	r2, #0
 8002550:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002552:	4b1b      	ldr	r3, [pc, #108]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002554:	2280      	movs	r2, #128	@ 0x80
 8002556:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002558:	4b19      	ldr	r3, [pc, #100]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 800255a:	2200      	movs	r2, #0
 800255c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800255e:	4b18      	ldr	r3, [pc, #96]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002564:	4b16      	ldr	r3, [pc, #88]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002566:	2200      	movs	r2, #0
 8002568:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800256a:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 800256c:	2200      	movs	r2, #0
 800256e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002570:	4813      	ldr	r0, [pc, #76]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002572:	f002 feeb 	bl	800534c <HAL_DMA_Init>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_I2C_MspInit+0x120>
    {
      Error_Handler();
 800257c:	f7ff fe40 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a0f      	ldr	r2, [pc, #60]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002584:	639a      	str	r2, [r3, #56]	@ 0x38
 8002586:	4a0e      	ldr	r2, [pc, #56]	@ (80025c0 <HAL_I2C_MspInit+0x160>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800258c:	2200      	movs	r2, #0
 800258e:	2105      	movs	r1, #5
 8002590:	201f      	movs	r0, #31
 8002592:	f002 faa3 	bl	8004adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002596:	201f      	movs	r0, #31
 8002598:	f002 faba 	bl	8004b10 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800259c:	2200      	movs	r2, #0
 800259e:	2105      	movs	r1, #5
 80025a0:	2020      	movs	r0, #32
 80025a2:	f002 fa9b 	bl	8004adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80025a6:	2020      	movs	r0, #32
 80025a8:	f002 fab2 	bl	8004b10 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80025ac:	bf00      	nop
 80025ae:	3770      	adds	r7, #112	@ 0x70
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40005400 	.word	0x40005400
 80025b8:	40021000 	.word	0x40021000
 80025bc:	48000400 	.word	0x48000400
 80025c0:	20000878 	.word	0x20000878
 80025c4:	40020044 	.word	0x40020044

080025c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08c      	sub	sp, #48	@ 0x30
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 031c 	add.w	r3, r7, #28
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a68      	ldr	r2, [pc, #416]	@ (8002788 <HAL_TIM_Base_MspInit+0x1c0>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	f040 808b 	bne.w	8002702 <HAL_TIM_Base_MspInit+0x13a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80025ec:	4b67      	ldr	r3, [pc, #412]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 80025ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f0:	4a66      	ldr	r2, [pc, #408]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 80025f2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80025f8:	4b64      	ldr	r3, [pc, #400]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 80025fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002604:	4b61      	ldr	r3, [pc, #388]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 8002606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002608:	4a60      	ldr	r2, [pc, #384]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002610:	4b5e      	ldr	r3, [pc, #376]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 8002612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800261c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002622:	2302      	movs	r3, #2
 8002624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262a:	2300      	movs	r3, #0
 800262c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800262e:	2306      	movs	r3, #6
 8002630:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002632:	f107 031c 	add.w	r3, r7, #28
 8002636:	4619      	mov	r1, r3
 8002638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800263c:	f003 f9c6 	bl	80059cc <HAL_GPIO_Init>

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8002640:	4b53      	ldr	r3, [pc, #332]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002642:	4a54      	ldr	r2, [pc, #336]	@ (8002794 <HAL_TIM_Base_MspInit+0x1cc>)
 8002644:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8002646:	4b52      	ldr	r3, [pc, #328]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002648:	222a      	movs	r2, #42	@ 0x2a
 800264a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800264c:	4b50      	ldr	r3, [pc, #320]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002652:	4b4f      	ldr	r3, [pc, #316]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002654:	2200      	movs	r2, #0
 8002656:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002658:	4b4d      	ldr	r3, [pc, #308]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 800265a:	2280      	movs	r2, #128	@ 0x80
 800265c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800265e:	4b4c      	ldr	r3, [pc, #304]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002660:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002664:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002666:	4b4a      	ldr	r3, [pc, #296]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002668:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800266c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 800266e:	4b48      	ldr	r3, [pc, #288]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002670:	2220      	movs	r2, #32
 8002672:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002674:	4b46      	ldr	r3, [pc, #280]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002676:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800267a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800267c:	4844      	ldr	r0, [pc, #272]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 800267e:	f002 fe65 	bl	800534c <HAL_DMA_Init>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_TIM_Base_MspInit+0xc4>
    {
      Error_Handler();
 8002688:	f7ff fdba 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a40      	ldr	r2, [pc, #256]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002690:	625a      	str	r2, [r3, #36]	@ 0x24
 8002692:	4a3f      	ldr	r2, [pc, #252]	@ (8002790 <HAL_TIM_Base_MspInit+0x1c8>)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel2;
 8002698:	4b3f      	ldr	r3, [pc, #252]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 800269a:	4a40      	ldr	r2, [pc, #256]	@ (800279c <HAL_TIM_Base_MspInit+0x1d4>)
 800269c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_TIM1_CH2;
 800269e:	4b3e      	ldr	r3, [pc, #248]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026a0:	222b      	movs	r2, #43	@ 0x2b
 80026a2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80026aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80026b0:	4b39      	ldr	r3, [pc, #228]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026b2:	2280      	movs	r2, #128	@ 0x80
 80026b4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026b6:	4b38      	ldr	r3, [pc, #224]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026bc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026be:	4b36      	ldr	r3, [pc, #216]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026c4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 80026c6:	4b34      	ldr	r3, [pc, #208]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026c8:	2220      	movs	r2, #32
 80026ca:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 80026cc:	4b32      	ldr	r3, [pc, #200]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 80026d4:	4830      	ldr	r0, [pc, #192]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026d6:	f002 fe39 	bl	800534c <HAL_DMA_Init>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_TIM_Base_MspInit+0x11c>
    {
      Error_Handler();
 80026e0:	f7ff fd8e 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a2c      	ldr	r2, [pc, #176]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80026ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002798 <HAL_TIM_Base_MspInit+0x1d0>)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80026f0:	2200      	movs	r2, #0
 80026f2:	2105      	movs	r1, #5
 80026f4:	201b      	movs	r0, #27
 80026f6:	f002 f9f1 	bl	8004adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80026fa:	201b      	movs	r0, #27
 80026fc:	f002 fa08 	bl	8004b10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002700:	e03e      	b.n	8002780 <HAL_TIM_Base_MspInit+0x1b8>
  else if(htim_base->Instance==TIM2)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800270a:	d10c      	bne.n	8002726 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800270c:	4b1f      	ldr	r3, [pc, #124]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 800270e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002710:	4a1e      	ldr	r2, [pc, #120]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 8002712:	f043 0301 	orr.w	r3, r3, #1
 8002716:	6593      	str	r3, [r2, #88]	@ 0x58
 8002718:	4b1c      	ldr	r3, [pc, #112]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 800271a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	693b      	ldr	r3, [r7, #16]
}
 8002724:	e02c      	b.n	8002780 <HAL_TIM_Base_MspInit+0x1b8>
  else if(htim_base->Instance==TIM4)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a1d      	ldr	r2, [pc, #116]	@ (80027a0 <HAL_TIM_Base_MspInit+0x1d8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d127      	bne.n	8002780 <HAL_TIM_Base_MspInit+0x1b8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002730:	4b16      	ldr	r3, [pc, #88]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 8002732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002734:	4a15      	ldr	r2, [pc, #84]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 8002736:	f043 0304 	orr.w	r3, r3, #4
 800273a:	6593      	str	r3, [r2, #88]	@ 0x58
 800273c:	4b13      	ldr	r3, [pc, #76]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002748:	4b10      	ldr	r3, [pc, #64]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 800274a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800274c:	4a0f      	ldr	r2, [pc, #60]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 800274e:	f043 0302 	orr.w	r3, r3, #2
 8002752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002754:	4b0d      	ldr	r3, [pc, #52]	@ (800278c <HAL_TIM_Base_MspInit+0x1c4>)
 8002756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	60bb      	str	r3, [r7, #8]
 800275e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002760:	2340      	movs	r3, #64	@ 0x40
 8002762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002764:	2302      	movs	r3, #2
 8002766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002768:	2300      	movs	r3, #0
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276c:	2300      	movs	r3, #0
 800276e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002770:	2302      	movs	r3, #2
 8002772:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002774:	f107 031c 	add.w	r3, r7, #28
 8002778:	4619      	mov	r1, r3
 800277a:	480a      	ldr	r0, [pc, #40]	@ (80027a4 <HAL_TIM_Base_MspInit+0x1dc>)
 800277c:	f003 f926 	bl	80059cc <HAL_GPIO_Init>
}
 8002780:	bf00      	nop
 8002782:	3730      	adds	r7, #48	@ 0x30
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40012c00 	.word	0x40012c00
 800278c:	40021000 	.word	0x40021000
 8002790:	200009bc 	.word	0x200009bc
 8002794:	40020008 	.word	0x40020008
 8002798:	20000a1c 	.word	0x20000a1c
 800279c:	4002001c 	.word	0x4002001c
 80027a0:	40000800 	.word	0x40000800
 80027a4:	48000400 	.word	0x48000400

080027a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b09a      	sub	sp, #104	@ 0x68
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	60da      	str	r2, [r3, #12]
 80027be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027c0:	f107 0310 	add.w	r3, r7, #16
 80027c4:	2244      	movs	r2, #68	@ 0x44
 80027c6:	2100      	movs	r1, #0
 80027c8:	4618      	mov	r0, r3
 80027ca:	f00d fc72 	bl	80100b2 <memset>
  if(huart->Instance==USART2)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a49      	ldr	r2, [pc, #292]	@ (80028f8 <HAL_UART_MspInit+0x150>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	f040 808a 	bne.w	80028ee <HAL_UART_MspInit+0x146>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80027da:	2302      	movs	r3, #2
 80027dc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80027de:	2300      	movs	r3, #0
 80027e0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027e2:	f107 0310 	add.w	r3, r7, #16
 80027e6:	4618      	mov	r0, r3
 80027e8:	f005 ff48 	bl	800867c <HAL_RCCEx_PeriphCLKConfig>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80027f2:	f7ff fd05 	bl	8002200 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027f6:	4b41      	ldr	r3, [pc, #260]	@ (80028fc <HAL_UART_MspInit+0x154>)
 80027f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fa:	4a40      	ldr	r2, [pc, #256]	@ (80028fc <HAL_UART_MspInit+0x154>)
 80027fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002800:	6593      	str	r3, [r2, #88]	@ 0x58
 8002802:	4b3e      	ldr	r3, [pc, #248]	@ (80028fc <HAL_UART_MspInit+0x154>)
 8002804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280e:	4b3b      	ldr	r3, [pc, #236]	@ (80028fc <HAL_UART_MspInit+0x154>)
 8002810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002812:	4a3a      	ldr	r2, [pc, #232]	@ (80028fc <HAL_UART_MspInit+0x154>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800281a:	4b38      	ldr	r3, [pc, #224]	@ (80028fc <HAL_UART_MspInit+0x154>)
 800281c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002826:	230c      	movs	r3, #12
 8002828:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282a:	2302      	movs	r3, #2
 800282c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282e:	2300      	movs	r3, #0
 8002830:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002832:	2300      	movs	r3, #0
 8002834:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002836:	2307      	movs	r3, #7
 8002838:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800283e:	4619      	mov	r1, r3
 8002840:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002844:	f003 f8c2 	bl	80059cc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA2_Channel2;
 8002848:	4b2d      	ldr	r3, [pc, #180]	@ (8002900 <HAL_UART_MspInit+0x158>)
 800284a:	4a2e      	ldr	r2, [pc, #184]	@ (8002904 <HAL_UART_MspInit+0x15c>)
 800284c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800284e:	4b2c      	ldr	r3, [pc, #176]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002850:	221a      	movs	r2, #26
 8002852:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002854:	4b2a      	ldr	r3, [pc, #168]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800285a:	4b29      	ldr	r3, [pc, #164]	@ (8002900 <HAL_UART_MspInit+0x158>)
 800285c:	2200      	movs	r2, #0
 800285e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002860:	4b27      	ldr	r3, [pc, #156]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002862:	2280      	movs	r2, #128	@ 0x80
 8002864:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002866:	4b26      	ldr	r3, [pc, #152]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002868:	2200      	movs	r2, #0
 800286a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800286c:	4b24      	ldr	r3, [pc, #144]	@ (8002900 <HAL_UART_MspInit+0x158>)
 800286e:	2200      	movs	r2, #0
 8002870:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002872:	4b23      	ldr	r3, [pc, #140]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002874:	2220      	movs	r2, #32
 8002876:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002878:	4b21      	ldr	r3, [pc, #132]	@ (8002900 <HAL_UART_MspInit+0x158>)
 800287a:	2200      	movs	r2, #0
 800287c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800287e:	4820      	ldr	r0, [pc, #128]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002880:	f002 fd64 	bl	800534c <HAL_DMA_Init>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800288a:	f7ff fcb9 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a1b      	ldr	r2, [pc, #108]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002892:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002896:	4a1a      	ldr	r2, [pc, #104]	@ (8002900 <HAL_UART_MspInit+0x158>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA2_Channel1;
 800289c:	4b1a      	ldr	r3, [pc, #104]	@ (8002908 <HAL_UART_MspInit+0x160>)
 800289e:	4a1b      	ldr	r2, [pc, #108]	@ (800290c <HAL_UART_MspInit+0x164>)
 80028a0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80028a2:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028a4:	221b      	movs	r2, #27
 80028a6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028a8:	4b17      	ldr	r3, [pc, #92]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028aa:	2210      	movs	r2, #16
 80028ac:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ae:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028b4:	4b14      	ldr	r3, [pc, #80]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028b6:	2280      	movs	r2, #128	@ 0x80
 80028b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028ba:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028bc:	2200      	movs	r2, #0
 80028be:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028c0:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80028c6:	4b10      	ldr	r3, [pc, #64]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80028d2:	480d      	ldr	r0, [pc, #52]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028d4:	f002 fd3a 	bl	800534c <HAL_DMA_Init>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80028de:	f7ff fc8f 	bl	8002200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a08      	ldr	r2, [pc, #32]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028e6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80028e8:	4a07      	ldr	r2, [pc, #28]	@ (8002908 <HAL_UART_MspInit+0x160>)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80028ee:	bf00      	nop
 80028f0:	3768      	adds	r7, #104	@ 0x68
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40004400 	.word	0x40004400
 80028fc:	40021000 	.word	0x40021000
 8002900:	20000b10 	.word	0x20000b10
 8002904:	4002041c 	.word	0x4002041c
 8002908:	20000b70 	.word	0x20000b70
 800290c:	40020408 	.word	0x40020408

08002910 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08c      	sub	sp, #48	@ 0x30
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002920:	4b2c      	ldr	r3, [pc, #176]	@ (80029d4 <HAL_InitTick+0xc4>)
 8002922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002924:	4a2b      	ldr	r2, [pc, #172]	@ (80029d4 <HAL_InitTick+0xc4>)
 8002926:	f043 0302 	orr.w	r3, r3, #2
 800292a:	6593      	str	r3, [r2, #88]	@ 0x58
 800292c:	4b29      	ldr	r3, [pc, #164]	@ (80029d4 <HAL_InitTick+0xc4>)
 800292e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002938:	f107 020c 	add.w	r2, r7, #12
 800293c:	f107 0310 	add.w	r3, r7, #16
 8002940:	4611      	mov	r1, r2
 8002942:	4618      	mov	r0, r3
 8002944:	f005 fe22 	bl	800858c <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002948:	f005 fdf4 	bl	8008534 <HAL_RCC_GetPCLK1Freq>
 800294c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800294e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002950:	4a21      	ldr	r2, [pc, #132]	@ (80029d8 <HAL_InitTick+0xc8>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	0c9b      	lsrs	r3, r3, #18
 8002958:	3b01      	subs	r3, #1
 800295a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 800295c:	4b1f      	ldr	r3, [pc, #124]	@ (80029dc <HAL_InitTick+0xcc>)
 800295e:	4a20      	ldr	r2, [pc, #128]	@ (80029e0 <HAL_InitTick+0xd0>)
 8002960:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002962:	4b1e      	ldr	r3, [pc, #120]	@ (80029dc <HAL_InitTick+0xcc>)
 8002964:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002968:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800296a:	4a1c      	ldr	r2, [pc, #112]	@ (80029dc <HAL_InitTick+0xcc>)
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002970:	4b1a      	ldr	r3, [pc, #104]	@ (80029dc <HAL_InitTick+0xcc>)
 8002972:	2200      	movs	r2, #0
 8002974:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002976:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <HAL_InitTick+0xcc>)
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim3);
 800297c:	4817      	ldr	r0, [pc, #92]	@ (80029dc <HAL_InitTick+0xcc>)
 800297e:	f006 f86d 	bl	8008a5c <HAL_TIM_Base_Init>
 8002982:	4603      	mov	r3, r0
 8002984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002988:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800298c:	2b00      	cmp	r3, #0
 800298e:	d11b      	bne.n	80029c8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002990:	4812      	ldr	r0, [pc, #72]	@ (80029dc <HAL_InitTick+0xcc>)
 8002992:	f006 f91d 	bl	8008bd0 <HAL_TIM_Base_Start_IT>
 8002996:	4603      	mov	r3, r0
 8002998:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800299c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d111      	bne.n	80029c8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029a4:	201d      	movs	r0, #29
 80029a6:	f002 f8b3 	bl	8004b10 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b0f      	cmp	r3, #15
 80029ae:	d808      	bhi.n	80029c2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80029b0:	2200      	movs	r2, #0
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	201d      	movs	r0, #29
 80029b6:	f002 f891 	bl	8004adc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029ba:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <HAL_InitTick+0xd4>)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	e002      	b.n	80029c8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80029c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3730      	adds	r7, #48	@ 0x30
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40021000 	.word	0x40021000
 80029d8:	431bde83 	.word	0x431bde83
 80029dc:	20000f54 	.word	0x20000f54
 80029e0:	40000400 	.word	0x40000400
 80029e4:	2000000c 	.word	0x2000000c

080029e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029ec:	bf00      	nop
 80029ee:	e7fd      	b.n	80029ec <NMI_Handler+0x4>

080029f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f4:	bf00      	nop
 80029f6:	e7fd      	b.n	80029f4 <HardFault_Handler+0x4>

080029f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <MemManage_Handler+0x4>

08002a00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <BusFault_Handler+0x4>

08002a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <UsageFault_Handler+0x4>

08002a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002a24:	4802      	ldr	r0, [pc, #8]	@ (8002a30 <DMA1_Channel1_IRQHandler+0x10>)
 8002a26:	f002 fe74 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	200009bc 	.word	0x200009bc

08002a34 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8002a38:	4802      	ldr	r0, [pc, #8]	@ (8002a44 <DMA1_Channel2_IRQHandler+0x10>)
 8002a3a:	f002 fe6a 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000a1c 	.word	0x20000a1c

08002a48 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002a4c:	4802      	ldr	r0, [pc, #8]	@ (8002a58 <DMA1_Channel3_IRQHandler+0x10>)
 8002a4e:	f002 fe60 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200007c4 	.word	0x200007c4

08002a5c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002a60:	4802      	ldr	r0, [pc, #8]	@ (8002a6c <DMA1_Channel4_IRQHandler+0x10>)
 8002a62:	f002 fe56 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000878 	.word	0x20000878

08002a70 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a74:	4802      	ldr	r0, [pc, #8]	@ (8002a80 <DMA1_Channel5_IRQHandler+0x10>)
 8002a76:	f002 fe4c 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000750 	.word	0x20000750

08002a84 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002a88:	4802      	ldr	r0, [pc, #8]	@ (8002a94 <ADC1_2_IRQHandler+0x10>)
 8002a8a:	f000 fe43 	bl	8003714 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200006e4 	.word	0x200006e4

08002a98 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a9c:	4802      	ldr	r0, [pc, #8]	@ (8002aa8 <TIM1_CC_IRQHandler+0x10>)
 8002a9e:	f006 fd81 	bl	80095a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200008d8 	.word	0x200008d8

08002aac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ab0:	4802      	ldr	r0, [pc, #8]	@ (8002abc <TIM3_IRQHandler+0x10>)
 8002ab2:	f006 fd77 	bl	80095a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000f54 	.word	0x20000f54

08002ac0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002ac4:	4802      	ldr	r0, [pc, #8]	@ (8002ad0 <I2C1_EV_IRQHandler+0x10>)
 8002ac6:	f003 facb 	bl	8006060 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000824 	.word	0x20000824

08002ad4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002ad8:	4802      	ldr	r0, [pc, #8]	@ (8002ae4 <I2C1_ER_IRQHandler+0x10>)
 8002ada:	f003 fadb 	bl	8006094 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000824 	.word	0x20000824

08002ae8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8002aec:	4802      	ldr	r0, [pc, #8]	@ (8002af8 <TIM6_DAC_IRQHandler+0x10>)
 8002aee:	f002 f960 	bl	8004db2 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	200007b0 	.word	0x200007b0

08002afc <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b00:	4802      	ldr	r0, [pc, #8]	@ (8002b0c <DMA2_Channel1_IRQHandler+0x10>)
 8002b02:	f002 fe06 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20000b70 	.word	0x20000b70

08002b10 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b14:	4802      	ldr	r0, [pc, #8]	@ (8002b20 <DMA2_Channel2_IRQHandler+0x10>)
 8002b16:	f002 fdfc 	bl	8005712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000b10 	.word	0x20000b10

08002b24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  return 1;
 8002b28:	2301      	movs	r3, #1
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <_kill>:

int _kill(int pid, int sig)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b3e:	f00d fb43 	bl	80101c8 <__errno>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2216      	movs	r2, #22
 8002b46:	601a      	str	r2, [r3, #0]
  return -1;
 8002b48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <_exit>:

void _exit (int status)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff ffe7 	bl	8002b34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b66:	bf00      	nop
 8002b68:	e7fd      	b.n	8002b66 <_exit+0x12>

08002b6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b086      	sub	sp, #24
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e00a      	b.n	8002b92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b7c:	f3af 8000 	nop.w
 8002b80:	4601      	mov	r1, r0
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	1c5a      	adds	r2, r3, #1
 8002b86:	60ba      	str	r2, [r7, #8]
 8002b88:	b2ca      	uxtb	r2, r1
 8002b8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	dbf0      	blt.n	8002b7c <_read+0x12>
  }

  return len;
 8002b9a:	687b      	ldr	r3, [r7, #4]
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3718      	adds	r7, #24
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	e009      	b.n	8002bca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	60ba      	str	r2, [r7, #8]
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	617b      	str	r3, [r7, #20]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	dbf1      	blt.n	8002bb6 <_write+0x12>
  }
  return len;
 8002bd2:	687b      	ldr	r3, [r7, #4]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <_close>:

int _close(int file)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c04:	605a      	str	r2, [r3, #4]
  return 0;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <_isatty>:

int _isatty(int file)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c1c:	2301      	movs	r3, #1
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b085      	sub	sp, #20
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c4c:	4a14      	ldr	r2, [pc, #80]	@ (8002ca0 <_sbrk+0x5c>)
 8002c4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ca4 <_sbrk+0x60>)
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c58:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <_sbrk+0x64>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d102      	bne.n	8002c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c60:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <_sbrk+0x64>)
 8002c62:	4a12      	ldr	r2, [pc, #72]	@ (8002cac <_sbrk+0x68>)
 8002c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c66:	4b10      	ldr	r3, [pc, #64]	@ (8002ca8 <_sbrk+0x64>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d207      	bcs.n	8002c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c74:	f00d faa8 	bl	80101c8 <__errno>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	220c      	movs	r2, #12
 8002c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c82:	e009      	b.n	8002c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c84:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <_sbrk+0x64>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c8a:	4b07      	ldr	r3, [pc, #28]	@ (8002ca8 <_sbrk+0x64>)
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4413      	add	r3, r2
 8002c92:	4a05      	ldr	r2, [pc, #20]	@ (8002ca8 <_sbrk+0x64>)
 8002c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c96:	68fb      	ldr	r3, [r7, #12]
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3718      	adds	r7, #24
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20008000 	.word	0x20008000
 8002ca4:	00000400 	.word	0x00000400
 8002ca8:	20000fa0 	.word	0x20000fa0
 8002cac:	200033e8 	.word	0x200033e8

08002cb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002cb4:	4b06      	ldr	r3, [pc, #24]	@ (8002cd0 <SystemInit+0x20>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cba:	4a05      	ldr	r2, [pc, #20]	@ (8002cd0 <SystemInit+0x20>)
 8002cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cc4:	bf00      	nop
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cd4:	480d      	ldr	r0, [pc, #52]	@ (8002d0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cd6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cd8:	f7ff ffea 	bl	8002cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cdc:	480c      	ldr	r0, [pc, #48]	@ (8002d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cde:	490d      	ldr	r1, [pc, #52]	@ (8002d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d18 <LoopForever+0xe>)
  movs r3, #0
 8002ce2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002ce4:	e002      	b.n	8002cec <LoopCopyDataInit>

08002ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cea:	3304      	adds	r3, #4

08002cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cf0:	d3f9      	bcc.n	8002ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8002d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8002d20 <LoopForever+0x16>)
  movs r3, #0
 8002cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cf8:	e001      	b.n	8002cfe <LoopFillZerobss>

08002cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cfc:	3204      	adds	r2, #4

08002cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d00:	d3fb      	bcc.n	8002cfa <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002d02:	f00d fa67 	bl	80101d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d06:	f7fe fcb1 	bl	800166c <main>

08002d0a <LoopForever>:

LoopForever:
    b LoopForever
 8002d0a:	e7fe      	b.n	8002d0a <LoopForever>
  ldr   r0, =_estack
 8002d0c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d14:	200006c8 	.word	0x200006c8
  ldr r2, =_sidata
 8002d18:	08015c14 	.word	0x08015c14
  ldr r2, =_sbss
 8002d1c:	200006c8 	.word	0x200006c8
  ldr r4, =_ebss
 8002d20:	200033e4 	.word	0x200033e4

08002d24 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d24:	e7fe      	b.n	8002d24 <COMP1_2_3_IRQHandler>

08002d26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d30:	2003      	movs	r0, #3
 8002d32:	f001 fec8 	bl	8004ac6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d36:	200f      	movs	r0, #15
 8002d38:	f7ff fdea 	bl	8002910 <HAL_InitTick>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	71fb      	strb	r3, [r7, #7]
 8002d46:	e001      	b.n	8002d4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d48:	f7ff fa60 	bl	800220c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d4c:	79fb      	ldrb	r3, [r7, #7]

}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d5c:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_IncTick+0x1c>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <HAL_IncTick+0x20>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4413      	add	r3, r2
 8002d66:	4a03      	ldr	r2, [pc, #12]	@ (8002d74 <HAL_IncTick+0x1c>)
 8002d68:	6013      	str	r3, [r2, #0]
}
 8002d6a:	bf00      	nop
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	20000fa4 	.word	0x20000fa4
 8002d78:	20000010 	.word	0x20000010

08002d7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d80:	4b03      	ldr	r3, [pc, #12]	@ (8002d90 <HAL_GetTick+0x14>)
 8002d82:	681b      	ldr	r3, [r3, #0]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	20000fa4 	.word	0x20000fa4

08002d94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d9c:	f7ff ffee 	bl	8002d7c <HAL_GetTick>
 8002da0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dac:	d004      	beq.n	8002db8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dae:	4b09      	ldr	r3, [pc, #36]	@ (8002dd4 <HAL_Delay+0x40>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	4413      	add	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002db8:	bf00      	nop
 8002dba:	f7ff ffdf 	bl	8002d7c <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d8f7      	bhi.n	8002dba <HAL_Delay+0x26>
  {
  }
}
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20000010 	.word	0x20000010

08002dd8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	609a      	str	r2, [r3, #8]
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr

08002dfe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	b083      	sub	sp, #12
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
 8002e06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	609a      	str	r2, [r3, #8]
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	3360      	adds	r3, #96	@ 0x60
 8002e52:	461a      	mov	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4b08      	ldr	r3, [pc, #32]	@ (8002e84 <LL_ADC_SetOffset+0x44>)
 8002e62:	4013      	ands	r3, r2
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002e78:	bf00      	nop
 8002e7a:	371c      	adds	r7, #28
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	03fff000 	.word	0x03fff000

08002e88 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3360      	adds	r3, #96	@ 0x60
 8002e96:	461a      	mov	r2, r3
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b087      	sub	sp, #28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	3360      	adds	r3, #96	@ 0x60
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002ede:	bf00      	nop
 8002ee0:	371c      	adds	r7, #28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b087      	sub	sp, #28
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	60f8      	str	r0, [r7, #12]
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	3360      	adds	r3, #96	@ 0x60
 8002efa:	461a      	mov	r2, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002f14:	bf00      	nop
 8002f16:	371c      	adds	r7, #28
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	3360      	adds	r3, #96	@ 0x60
 8002f30:	461a      	mov	r2, r3
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	4413      	add	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	431a      	orrs	r2, r3
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f4a:	bf00      	nop
 8002f4c:	371c      	adds	r7, #28
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
 8002f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	615a      	str	r2, [r3, #20]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b087      	sub	sp, #28
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	60f8      	str	r0, [r7, #12]
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3330      	adds	r3, #48	@ 0x30
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	0a1b      	lsrs	r3, r3, #8
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	f003 030c 	and.w	r3, r3, #12
 8002fbe:	4413      	add	r3, r2
 8002fc0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	211f      	movs	r1, #31
 8002fce:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	401a      	ands	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	0e9b      	lsrs	r3, r3, #26
 8002fda:	f003 011f 	and.w	r1, r3, #31
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	f003 031f 	and.w	r3, r3, #31
 8002fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002fee:	bf00      	nop
 8002ff0:	371c      	adds	r7, #28
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr

08002ffa <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	b083      	sub	sp, #12
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003006:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800300e:	2301      	movs	r3, #1
 8003010:	e000      	b.n	8003014 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003020:	b480      	push	{r7}
 8003022:	b087      	sub	sp, #28
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	3314      	adds	r3, #20
 8003030:	461a      	mov	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	0e5b      	lsrs	r3, r3, #25
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	4413      	add	r3, r2
 800303e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	0d1b      	lsrs	r3, r3, #20
 8003048:	f003 031f 	and.w	r3, r3, #31
 800304c:	2107      	movs	r1, #7
 800304e:	fa01 f303 	lsl.w	r3, r1, r3
 8003052:	43db      	mvns	r3, r3
 8003054:	401a      	ands	r2, r3
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	0d1b      	lsrs	r3, r3, #20
 800305a:	f003 031f 	and.w	r3, r3, #31
 800305e:	6879      	ldr	r1, [r7, #4]
 8003060:	fa01 f303 	lsl.w	r3, r1, r3
 8003064:	431a      	orrs	r2, r3
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800306a:	bf00      	nop
 800306c:	371c      	adds	r7, #28
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003090:	43db      	mvns	r3, r3
 8003092:	401a      	ands	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f003 0318 	and.w	r3, r3, #24
 800309a:	4908      	ldr	r1, [pc, #32]	@ (80030bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800309c:	40d9      	lsrs	r1, r3
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	400b      	ands	r3, r1
 80030a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a6:	431a      	orrs	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80030ae:	bf00      	nop
 80030b0:	3714      	adds	r7, #20
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	0007ffff 	.word	0x0007ffff

080030c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 031f 	and.w	r3, r3, #31
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003108:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	6093      	str	r3, [r2, #8]
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800312c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003130:	d101      	bne.n	8003136 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	370c      	adds	r7, #12
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003154:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003158:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003180:	d101      	bne.n	8003186 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031a8:	f043 0201 	orr.w	r2, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031d0:	f043 0202 	orr.w	r2, r3, #2
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <LL_ADC_IsEnabled+0x18>
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <LL_ADC_IsEnabled+0x1a>
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800320a:	b480      	push	{r7}
 800320c:	b083      	sub	sp, #12
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b02      	cmp	r3, #2
 800321c:	d101      	bne.n	8003222 <LL_ADC_IsDisableOngoing+0x18>
 800321e:	2301      	movs	r3, #1
 8003220:	e000      	b.n	8003224 <LL_ADC_IsDisableOngoing+0x1a>
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003240:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003244:	f043 0204 	orr.w	r2, r3, #4
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	2b04      	cmp	r3, #4
 800326a:	d101      	bne.n	8003270 <LL_ADC_REG_IsConversionOngoing+0x18>
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b08      	cmp	r3, #8
 8003290:	d101      	bne.n	8003296 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003292:	2301      	movs	r3, #1
 8003294:	e000      	b.n	8003298 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032a4:	b590      	push	{r4, r7, lr}
 80032a6:	b089      	sub	sp, #36	@ 0x24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ac:	2300      	movs	r3, #0
 80032ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e167      	b.n	800358e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d109      	bne.n	80032e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f7fe ffc7 	bl	8002260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff ff19 	bl	800311c <LL_ADC_IsDeepPowerDownEnabled>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d004      	beq.n	80032fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff feff 	bl	80030f8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff ff34 	bl	800316c <LL_ADC_IsInternalRegulatorEnabled>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d115      	bne.n	8003336 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff ff18 	bl	8003144 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003314:	4ba0      	ldr	r3, [pc, #640]	@ (8003598 <HAL_ADC_Init+0x2f4>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	4aa0      	ldr	r2, [pc, #640]	@ (800359c <HAL_ADC_Init+0x2f8>)
 800331c:	fba2 2303 	umull	r2, r3, r2, r3
 8003320:	099b      	lsrs	r3, r3, #6
 8003322:	3301      	adds	r3, #1
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003328:	e002      	b.n	8003330 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	3b01      	subs	r3, #1
 800332e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f9      	bne.n	800332a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff ff16 	bl	800316c <LL_ADC_IsInternalRegulatorEnabled>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10d      	bne.n	8003362 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800334a:	f043 0210 	orr.w	r2, r3, #16
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003356:	f043 0201 	orr.w	r2, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff ff76 	bl	8003258 <LL_ADC_REG_IsConversionOngoing>
 800336c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003372:	f003 0310 	and.w	r3, r3, #16
 8003376:	2b00      	cmp	r3, #0
 8003378:	f040 8100 	bne.w	800357c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2b00      	cmp	r3, #0
 8003380:	f040 80fc 	bne.w	800357c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003388:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800338c:	f043 0202 	orr.w	r2, r3, #2
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff ff23 	bl	80031e4 <LL_ADC_IsEnabled>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d111      	bne.n	80033c8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033a4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80033a8:	f7ff ff1c 	bl	80031e4 <LL_ADC_IsEnabled>
 80033ac:	4604      	mov	r4, r0
 80033ae:	487c      	ldr	r0, [pc, #496]	@ (80035a0 <HAL_ADC_Init+0x2fc>)
 80033b0:	f7ff ff18 	bl	80031e4 <LL_ADC_IsEnabled>
 80033b4:	4603      	mov	r3, r0
 80033b6:	4323      	orrs	r3, r4
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d105      	bne.n	80033c8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	4619      	mov	r1, r3
 80033c2:	4878      	ldr	r0, [pc, #480]	@ (80035a4 <HAL_ADC_Init+0x300>)
 80033c4:	f7ff fd08 	bl	8002dd8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	7f5b      	ldrb	r3, [r3, #29]
 80033cc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033d2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80033d8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80033de:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033e6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d106      	bne.n	8003404 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fa:	3b01      	subs	r3, #1
 80033fc:	045b      	lsls	r3, r3, #17
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4313      	orrs	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003408:	2b00      	cmp	r3, #0
 800340a:	d009      	beq.n	8003420 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003410:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68da      	ldr	r2, [r3, #12]
 8003426:	4b60      	ldr	r3, [pc, #384]	@ (80035a8 <HAL_ADC_Init+0x304>)
 8003428:	4013      	ands	r3, r2
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	69b9      	ldr	r1, [r7, #24]
 8003430:	430b      	orrs	r3, r1
 8003432:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f7ff ff15 	bl	800327e <LL_ADC_INJ_IsConversionOngoing>
 8003454:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d16d      	bne.n	8003538 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d16a      	bne.n	8003538 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003466:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800346e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800347e:	f023 0302 	bic.w	r3, r3, #2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6812      	ldr	r2, [r2, #0]
 8003486:	69b9      	ldr	r1, [r7, #24]
 8003488:	430b      	orrs	r3, r1
 800348a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d017      	beq.n	80034c4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	691a      	ldr	r2, [r3, #16]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80034a2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80034ac:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80034b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6911      	ldr	r1, [r2, #16]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6812      	ldr	r2, [r2, #0]
 80034bc:	430b      	orrs	r3, r1
 80034be:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80034c2:	e013      	b.n	80034ec <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80034d2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80034e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034e8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d118      	bne.n	8003528 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003500:	f023 0304 	bic.w	r3, r3, #4
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800350c:	4311      	orrs	r1, r2
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003512:	4311      	orrs	r1, r2
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003518:	430a      	orrs	r2, r1
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f042 0201 	orr.w	r2, r2, #1
 8003524:	611a      	str	r2, [r3, #16]
 8003526:	e007      	b.n	8003538 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d10c      	bne.n	800355a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	f023 010f 	bic.w	r1, r3, #15
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	1e5a      	subs	r2, r3, #1
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	631a      	str	r2, [r3, #48]	@ 0x30
 8003558:	e007      	b.n	800356a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 020f 	bic.w	r2, r2, #15
 8003568:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356e:	f023 0303 	bic.w	r3, r3, #3
 8003572:	f043 0201 	orr.w	r2, r3, #1
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	65da      	str	r2, [r3, #92]	@ 0x5c
 800357a:	e007      	b.n	800358c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	f043 0210 	orr.w	r2, r3, #16
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800358c:	7ffb      	ldrb	r3, [r7, #31]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3724      	adds	r7, #36	@ 0x24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd90      	pop	{r4, r7, pc}
 8003596:	bf00      	nop
 8003598:	20000008 	.word	0x20000008
 800359c:	053e2d63 	.word	0x053e2d63
 80035a0:	50000100 	.word	0x50000100
 80035a4:	50000300 	.word	0x50000300
 80035a8:	fff04007 	.word	0xfff04007

080035ac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035b8:	4851      	ldr	r0, [pc, #324]	@ (8003700 <HAL_ADC_Start_DMA+0x154>)
 80035ba:	f7ff fd81 	bl	80030c0 <LL_ADC_GetMultimode>
 80035be:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff fe47 	bl	8003258 <LL_ADC_REG_IsConversionOngoing>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f040 808f 	bne.w	80036f0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d101      	bne.n	80035e0 <HAL_ADC_Start_DMA+0x34>
 80035dc:	2302      	movs	r3, #2
 80035de:	e08a      	b.n	80036f6 <HAL_ADC_Start_DMA+0x14a>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d005      	beq.n	80035fa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	2b05      	cmp	r3, #5
 80035f2:	d002      	beq.n	80035fa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	2b09      	cmp	r3, #9
 80035f8:	d173      	bne.n	80036e2 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 feb2 	bl	8004364 <ADC_Enable>
 8003600:	4603      	mov	r3, r0
 8003602:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d166      	bne.n	80036d8 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003612:	f023 0301 	bic.w	r3, r3, #1
 8003616:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a38      	ldr	r2, [pc, #224]	@ (8003704 <HAL_ADC_Start_DMA+0x158>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d002      	beq.n	800362e <HAL_ADC_Start_DMA+0x82>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	e001      	b.n	8003632 <HAL_ADC_Start_DMA+0x86>
 800362e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	6812      	ldr	r2, [r2, #0]
 8003636:	4293      	cmp	r3, r2
 8003638:	d002      	beq.n	8003640 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003644:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003650:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d006      	beq.n	8003666 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800365c:	f023 0206 	bic.w	r2, r3, #6
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	661a      	str	r2, [r3, #96]	@ 0x60
 8003664:	e002      	b.n	800366c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003670:	4a25      	ldr	r2, [pc, #148]	@ (8003708 <HAL_ADC_Start_DMA+0x15c>)
 8003672:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003678:	4a24      	ldr	r2, [pc, #144]	@ (800370c <HAL_ADC_Start_DMA+0x160>)
 800367a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003680:	4a23      	ldr	r2, [pc, #140]	@ (8003710 <HAL_ADC_Start_DMA+0x164>)
 8003682:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	221c      	movs	r2, #28
 800368a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0210 	orr.w	r2, r2, #16
 80036a2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0201 	orr.w	r2, r2, #1
 80036b2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3340      	adds	r3, #64	@ 0x40
 80036be:	4619      	mov	r1, r3
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f001 feea 	bl	800549c <HAL_DMA_Start_IT>
 80036c8:	4603      	mov	r3, r0
 80036ca:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fdad 	bl	8003230 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80036d6:	e00d      	b.n	80036f4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80036e0:	e008      	b.n	80036f4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80036ee:	e001      	b.n	80036f4 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80036f0:	2302      	movs	r3, #2
 80036f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80036f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	50000300 	.word	0x50000300
 8003704:	50000100 	.word	0x50000100
 8003708:	0800452f 	.word	0x0800452f
 800370c:	08004607 	.word	0x08004607
 8003710:	08004623 	.word	0x08004623

08003714 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b08a      	sub	sp, #40	@ 0x28
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800371c:	2300      	movs	r3, #0
 800371e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003730:	4883      	ldr	r0, [pc, #524]	@ (8003940 <HAL_ADC_IRQHandler+0x22c>)
 8003732:	f7ff fcc5 	bl	80030c0 <LL_ADC_GetMultimode>
 8003736:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d017      	beq.n	8003772 <HAL_ADC_IRQHandler+0x5e>
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d012      	beq.n	8003772 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	d105      	bne.n	8003764 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800375c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f001 f853 	bl	8004810 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2202      	movs	r2, #2
 8003770:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d004      	beq.n	8003786 <HAL_ADC_IRQHandler+0x72>
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	f003 0304 	and.w	r3, r3, #4
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10a      	bne.n	800379c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 8085 	beq.w	800389c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b00      	cmp	r3, #0
 800379a:	d07f      	beq.n	800389c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a0:	f003 0310 	and.w	r3, r3, #16
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d105      	bne.n	80037b4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff fbdf 	bl	8002f7c <LL_ADC_REG_IsTriggerSourceSWStart>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d064      	beq.n	800388e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a5e      	ldr	r2, [pc, #376]	@ (8003944 <HAL_ADC_IRQHandler+0x230>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d002      	beq.n	80037d4 <HAL_ADC_IRQHandler+0xc0>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	e001      	b.n	80037d8 <HAL_ADC_IRQHandler+0xc4>
 80037d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	4293      	cmp	r3, r2
 80037de:	d008      	beq.n	80037f2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d005      	beq.n	80037f2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	2b05      	cmp	r3, #5
 80037ea:	d002      	beq.n	80037f2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	2b09      	cmp	r3, #9
 80037f0:	d104      	bne.n	80037fc <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	623b      	str	r3, [r7, #32]
 80037fa:	e00d      	b.n	8003818 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a50      	ldr	r2, [pc, #320]	@ (8003944 <HAL_ADC_IRQHandler+0x230>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d002      	beq.n	800380c <HAL_ADC_IRQHandler+0xf8>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	e001      	b.n	8003810 <HAL_ADC_IRQHandler+0xfc>
 800380c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003810:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d135      	bne.n	800388e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b08      	cmp	r3, #8
 800382e:	d12e      	bne.n	800388e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff fd0f 	bl	8003258 <LL_ADC_REG_IsConversionOngoing>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d11a      	bne.n	8003876 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 020c 	bic.w	r2, r2, #12
 800384e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003854:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003860:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d112      	bne.n	800388e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386c:	f043 0201 	orr.w	r2, r3, #1
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003874:	e00b      	b.n	800388e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	f043 0210 	orr.w	r2, r3, #16
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003886:	f043 0201 	orr.w	r2, r3, #1
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fe fb44 	bl	8001f1c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	220c      	movs	r2, #12
 800389a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f003 0320 	and.w	r3, r3, #32
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d004      	beq.n	80038b0 <HAL_ADC_IRQHandler+0x19c>
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	f003 0320 	and.w	r3, r3, #32
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10b      	bne.n	80038c8 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 809e 	beq.w	80039f8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 8098 	beq.w	80039f8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d105      	bne.n	80038e0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff fb88 	bl	8002ffa <LL_ADC_INJ_IsTriggerSourceSWStart>
 80038ea:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff fb43 	bl	8002f7c <LL_ADC_REG_IsTriggerSourceSWStart>
 80038f6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a11      	ldr	r2, [pc, #68]	@ (8003944 <HAL_ADC_IRQHandler+0x230>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d002      	beq.n	8003908 <HAL_ADC_IRQHandler+0x1f4>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	e001      	b.n	800390c <HAL_ADC_IRQHandler+0x1f8>
 8003908:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6812      	ldr	r2, [r2, #0]
 8003910:	4293      	cmp	r3, r2
 8003912:	d008      	beq.n	8003926 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d005      	beq.n	8003926 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	2b06      	cmp	r3, #6
 800391e:	d002      	beq.n	8003926 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	2b07      	cmp	r3, #7
 8003924:	d104      	bne.n	8003930 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	623b      	str	r3, [r7, #32]
 800392e:	e011      	b.n	8003954 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a03      	ldr	r2, [pc, #12]	@ (8003944 <HAL_ADC_IRQHandler+0x230>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d006      	beq.n	8003948 <HAL_ADC_IRQHandler+0x234>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	e005      	b.n	800394c <HAL_ADC_IRQHandler+0x238>
 8003940:	50000300 	.word	0x50000300
 8003944:	50000100 	.word	0x50000100
 8003948:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800394c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d047      	beq.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800395a:	6a3b      	ldr	r3, [r7, #32]
 800395c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d007      	beq.n	8003974 <HAL_ADC_IRQHandler+0x260>
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d03f      	beq.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003970:	2b00      	cmp	r3, #0
 8003972:	d13a      	bne.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800397e:	2b40      	cmp	r3, #64	@ 0x40
 8003980:	d133      	bne.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d12e      	bne.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff fc74 	bl	800327e <LL_ADC_INJ_IsConversionOngoing>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d11a      	bne.n	80039d2 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039aa:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d112      	bne.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c8:	f043 0201 	orr.w	r2, r3, #1
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039d0:	e00b      	b.n	80039ea <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d6:	f043 0210 	orr.w	r2, r3, #16
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e2:	f043 0201 	orr.w	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 fee8 	bl	80047c0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2260      	movs	r2, #96	@ 0x60
 80039f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d011      	beq.n	8003a26 <HAL_ADC_IRQHandler+0x312>
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00c      	beq.n	8003a26 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 f89f 	bl	8003b5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2280      	movs	r2, #128	@ 0x80
 8003a24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d012      	beq.n	8003a56 <HAL_ADC_IRQHandler+0x342>
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00d      	beq.n	8003a56 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fece 	bl	80047e8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d012      	beq.n	8003a86 <HAL_ADC_IRQHandler+0x372>
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00d      	beq.n	8003a86 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 fec0 	bl	80047fc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	f003 0310 	and.w	r3, r3, #16
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d036      	beq.n	8003afe <HAL_ADC_IRQHandler+0x3ea>
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	f003 0310 	and.w	r3, r3, #16
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d031      	beq.n	8003afe <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d102      	bne.n	8003aa8 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aa6:	e014      	b.n	8003ad2 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d008      	beq.n	8003ac0 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003aae:	4825      	ldr	r0, [pc, #148]	@ (8003b44 <HAL_ADC_IRQHandler+0x430>)
 8003ab0:	f7ff fb14 	bl	80030dc <LL_ADC_GetMultiDMATransfer>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003aba:	2301      	movs	r3, #1
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003abe:	e008      	b.n	8003ad2 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d10e      	bne.n	8003af6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003adc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae8:	f043 0202 	orr.w	r2, r3, #2
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f83d 	bl	8003b70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2210      	movs	r2, #16
 8003afc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d018      	beq.n	8003b3a <HAL_ADC_IRQHandler+0x426>
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d013      	beq.n	8003b3a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b16:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b22:	f043 0208 	orr.w	r2, r3, #8
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b32:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fe4d 	bl	80047d4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003b3a:	bf00      	nop
 8003b3c:	3728      	adds	r7, #40	@ 0x28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	50000300 	.word	0x50000300

08003b48 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b0b6      	sub	sp, #216	@ 0xd8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d101      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0x22>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e3c8      	b.n	8004338 <HAL_ADC_ConfigChannel+0x7b4>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff fb50 	bl	8003258 <LL_ADC_REG_IsConversionOngoing>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f040 83ad 	bne.w	800431a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6818      	ldr	r0, [r3, #0]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	6859      	ldr	r1, [r3, #4]
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	461a      	mov	r2, r3
 8003bce:	f7ff f9e8 	bl	8002fa2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff fb3e 	bl	8003258 <LL_ADC_REG_IsConversionOngoing>
 8003bdc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff fb4a 	bl	800327e <LL_ADC_INJ_IsConversionOngoing>
 8003bea:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003bee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f040 81d9 	bne.w	8003faa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003bf8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f040 81d4 	bne.w	8003faa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c0a:	d10f      	bne.n	8003c2c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6818      	ldr	r0, [r3, #0]
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2200      	movs	r2, #0
 8003c16:	4619      	mov	r1, r3
 8003c18:	f7ff fa02 	bl	8003020 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff f996 	bl	8002f56 <LL_ADC_SetSamplingTimeCommonConfig>
 8003c2a:	e00e      	b.n	8003c4a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6818      	ldr	r0, [r3, #0]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	6819      	ldr	r1, [r3, #0]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f7ff f9f1 	bl	8003020 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2100      	movs	r1, #0
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff f986 	bl	8002f56 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	695a      	ldr	r2, [r3, #20]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	08db      	lsrs	r3, r3, #3
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d022      	beq.n	8003cb2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6818      	ldr	r0, [r3, #0]
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	6919      	ldr	r1, [r3, #16]
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003c7c:	f7ff f8e0 	bl	8002e40 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6818      	ldr	r0, [r3, #0]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	6919      	ldr	r1, [r3, #16]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	f7ff f92c 	bl	8002eea <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6818      	ldr	r0, [r3, #0]
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d102      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x124>
 8003ca2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ca6:	e000      	b.n	8003caa <HAL_ADC_ConfigChannel+0x126>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	461a      	mov	r2, r3
 8003cac:	f7ff f938 	bl	8002f20 <LL_ADC_SetOffsetSaturation>
 8003cb0:	e17b      	b.n	8003faa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff f8e5 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10a      	bne.n	8003cde <HAL_ADC_ConfigChannel+0x15a>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2100      	movs	r1, #0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff f8da 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	0e9b      	lsrs	r3, r3, #26
 8003cd8:	f003 021f 	and.w	r2, r3, #31
 8003cdc:	e01e      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x198>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7ff f8cf 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003cf4:	fa93 f3a3 	rbit	r3, r3
 8003cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003cfc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003d04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003d0c:	2320      	movs	r3, #32
 8003d0e:	e004      	b.n	8003d1a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003d10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d14:	fab3 f383 	clz	r3, r3
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d105      	bne.n	8003d34 <HAL_ADC_ConfigChannel+0x1b0>
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	0e9b      	lsrs	r3, r3, #26
 8003d2e:	f003 031f 	and.w	r3, r3, #31
 8003d32:	e018      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x1e2>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d40:	fa93 f3a3 	rbit	r3, r3
 8003d44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003d48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003d50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003d58:	2320      	movs	r3, #32
 8003d5a:	e004      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003d5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d60:	fab3 f383 	clz	r3, r3
 8003d64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d106      	bne.n	8003d78 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2100      	movs	r1, #0
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7ff f89e 	bl	8002eb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2101      	movs	r1, #1
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff f882 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10a      	bne.n	8003da4 <HAL_ADC_ConfigChannel+0x220>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2101      	movs	r1, #1
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff f877 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	0e9b      	lsrs	r3, r3, #26
 8003d9e:	f003 021f 	and.w	r2, r3, #31
 8003da2:	e01e      	b.n	8003de2 <HAL_ADC_ConfigChannel+0x25e>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2101      	movs	r1, #1
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff f86c 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003dba:	fa93 f3a3 	rbit	r3, r3
 8003dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003dc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003dc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003dca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003dd2:	2320      	movs	r3, #32
 8003dd4:	e004      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003dd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003dda:	fab3 f383 	clz	r3, r3
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d105      	bne.n	8003dfa <HAL_ADC_ConfigChannel+0x276>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	0e9b      	lsrs	r3, r3, #26
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	e018      	b.n	8003e2c <HAL_ADC_ConfigChannel+0x2a8>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e02:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e06:	fa93 f3a3 	rbit	r3, r3
 8003e0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003e0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003e16:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003e1e:	2320      	movs	r3, #32
 8003e20:	e004      	b.n	8003e2c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003e22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e26:	fab3 f383 	clz	r3, r3
 8003e2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d106      	bne.n	8003e3e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2200      	movs	r2, #0
 8003e36:	2101      	movs	r1, #1
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff f83b 	bl	8002eb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2102      	movs	r1, #2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff f81f 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10a      	bne.n	8003e6a <HAL_ADC_ConfigChannel+0x2e6>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2102      	movs	r1, #2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff f814 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003e60:	4603      	mov	r3, r0
 8003e62:	0e9b      	lsrs	r3, r3, #26
 8003e64:	f003 021f 	and.w	r2, r3, #31
 8003e68:	e01e      	b.n	8003ea8 <HAL_ADC_ConfigChannel+0x324>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2102      	movs	r1, #2
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff f809 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e80:	fa93 f3a3 	rbit	r3, r3
 8003e84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003e88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003e90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d101      	bne.n	8003e9c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003e98:	2320      	movs	r3, #32
 8003e9a:	e004      	b.n	8003ea6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003e9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ea0:	fab3 f383 	clz	r3, r3
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d105      	bne.n	8003ec0 <HAL_ADC_ConfigChannel+0x33c>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	0e9b      	lsrs	r3, r3, #26
 8003eba:	f003 031f 	and.w	r3, r3, #31
 8003ebe:	e016      	b.n	8003eee <HAL_ADC_ConfigChannel+0x36a>
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003ecc:	fa93 f3a3 	rbit	r3, r3
 8003ed0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003ed2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ed4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003ed8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003ee0:	2320      	movs	r3, #32
 8003ee2:	e004      	b.n	8003eee <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003ee4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ee8:	fab3 f383 	clz	r3, r3
 8003eec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d106      	bne.n	8003f00 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	2102      	movs	r1, #2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe ffda 	bl	8002eb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2103      	movs	r1, #3
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fe ffbe 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10a      	bne.n	8003f2c <HAL_ADC_ConfigChannel+0x3a8>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2103      	movs	r1, #3
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fe ffb3 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003f22:	4603      	mov	r3, r0
 8003f24:	0e9b      	lsrs	r3, r3, #26
 8003f26:	f003 021f 	and.w	r2, r3, #31
 8003f2a:	e017      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x3d8>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2103      	movs	r1, #3
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe ffa8 	bl	8002e88 <LL_ADC_GetOffsetChannel>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f3e:	fa93 f3a3 	rbit	r3, r3
 8003f42:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003f44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f46:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003f48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003f4e:	2320      	movs	r3, #32
 8003f50:	e003      	b.n	8003f5a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003f52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f54:	fab3 f383 	clz	r3, r3
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d105      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x3f0>
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	0e9b      	lsrs	r3, r3, #26
 8003f6e:	f003 031f 	and.w	r3, r3, #31
 8003f72:	e011      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x414>
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f7c:	fa93 f3a3 	rbit	r3, r3
 8003f80:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003f82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f84:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003f86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003f8c:	2320      	movs	r3, #32
 8003f8e:	e003      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003f90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f92:	fab3 f383 	clz	r3, r3
 8003f96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d106      	bne.n	8003faa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	2103      	movs	r1, #3
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fe ff85 	bl	8002eb4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff f918 	bl	80031e4 <LL_ADC_IsEnabled>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f040 8140 	bne.w	800423c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6818      	ldr	r0, [r3, #0]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	6819      	ldr	r1, [r3, #0]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	f7ff f855 	bl	8003078 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	4a8f      	ldr	r2, [pc, #572]	@ (8004210 <HAL_ADC_ConfigChannel+0x68c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	f040 8131 	bne.w	800423c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10b      	bne.n	8004002 <HAL_ADC_ConfigChannel+0x47e>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	0e9b      	lsrs	r3, r3, #26
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	f003 031f 	and.w	r3, r3, #31
 8003ff6:	2b09      	cmp	r3, #9
 8003ff8:	bf94      	ite	ls
 8003ffa:	2301      	movls	r3, #1
 8003ffc:	2300      	movhi	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	e019      	b.n	8004036 <HAL_ADC_ConfigChannel+0x4b2>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004008:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800400a:	fa93 f3a3 	rbit	r3, r3
 800400e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004010:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004012:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004014:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800401a:	2320      	movs	r3, #32
 800401c:	e003      	b.n	8004026 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800401e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004020:	fab3 f383 	clz	r3, r3
 8004024:	b2db      	uxtb	r3, r3
 8004026:	3301      	adds	r3, #1
 8004028:	f003 031f 	and.w	r3, r3, #31
 800402c:	2b09      	cmp	r3, #9
 800402e:	bf94      	ite	ls
 8004030:	2301      	movls	r3, #1
 8004032:	2300      	movhi	r3, #0
 8004034:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004036:	2b00      	cmp	r3, #0
 8004038:	d079      	beq.n	800412e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004042:	2b00      	cmp	r3, #0
 8004044:	d107      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x4d2>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	0e9b      	lsrs	r3, r3, #26
 800404c:	3301      	adds	r3, #1
 800404e:	069b      	lsls	r3, r3, #26
 8004050:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004054:	e015      	b.n	8004082 <HAL_ADC_ConfigChannel+0x4fe>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800405e:	fa93 f3a3 	rbit	r3, r3
 8004062:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004064:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004066:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800406e:	2320      	movs	r3, #32
 8004070:	e003      	b.n	800407a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004074:	fab3 f383 	clz	r3, r3
 8004078:	b2db      	uxtb	r3, r3
 800407a:	3301      	adds	r3, #1
 800407c:	069b      	lsls	r3, r3, #26
 800407e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800408a:	2b00      	cmp	r3, #0
 800408c:	d109      	bne.n	80040a2 <HAL_ADC_ConfigChannel+0x51e>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	0e9b      	lsrs	r3, r3, #26
 8004094:	3301      	adds	r3, #1
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	2101      	movs	r1, #1
 800409c:	fa01 f303 	lsl.w	r3, r1, r3
 80040a0:	e017      	b.n	80040d2 <HAL_ADC_ConfigChannel+0x54e>
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040aa:	fa93 f3a3 	rbit	r3, r3
 80040ae:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80040b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80040b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80040ba:	2320      	movs	r3, #32
 80040bc:	e003      	b.n	80040c6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80040be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040c0:	fab3 f383 	clz	r3, r3
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	3301      	adds	r3, #1
 80040c8:	f003 031f 	and.w	r3, r3, #31
 80040cc:	2101      	movs	r1, #1
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	ea42 0103 	orr.w	r1, r2, r3
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10a      	bne.n	80040f8 <HAL_ADC_ConfigChannel+0x574>
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	0e9b      	lsrs	r3, r3, #26
 80040e8:	3301      	adds	r3, #1
 80040ea:	f003 021f 	and.w	r2, r3, #31
 80040ee:	4613      	mov	r3, r2
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	4413      	add	r3, r2
 80040f4:	051b      	lsls	r3, r3, #20
 80040f6:	e018      	b.n	800412a <HAL_ADC_ConfigChannel+0x5a6>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004100:	fa93 f3a3 	rbit	r3, r3
 8004104:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004108:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800410a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800410c:	2b00      	cmp	r3, #0
 800410e:	d101      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004110:	2320      	movs	r3, #32
 8004112:	e003      	b.n	800411c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004116:	fab3 f383 	clz	r3, r3
 800411a:	b2db      	uxtb	r3, r3
 800411c:	3301      	adds	r3, #1
 800411e:	f003 021f 	and.w	r2, r3, #31
 8004122:	4613      	mov	r3, r2
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	4413      	add	r3, r2
 8004128:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800412a:	430b      	orrs	r3, r1
 800412c:	e081      	b.n	8004232 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004136:	2b00      	cmp	r3, #0
 8004138:	d107      	bne.n	800414a <HAL_ADC_ConfigChannel+0x5c6>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	0e9b      	lsrs	r3, r3, #26
 8004140:	3301      	adds	r3, #1
 8004142:	069b      	lsls	r3, r3, #26
 8004144:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004148:	e015      	b.n	8004176 <HAL_ADC_ConfigChannel+0x5f2>
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004152:	fa93 f3a3 	rbit	r3, r3
 8004156:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800415c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004162:	2320      	movs	r3, #32
 8004164:	e003      	b.n	800416e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004168:	fab3 f383 	clz	r3, r3
 800416c:	b2db      	uxtb	r3, r3
 800416e:	3301      	adds	r3, #1
 8004170:	069b      	lsls	r3, r3, #26
 8004172:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x612>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	0e9b      	lsrs	r3, r3, #26
 8004188:	3301      	adds	r3, #1
 800418a:	f003 031f 	and.w	r3, r3, #31
 800418e:	2101      	movs	r1, #1
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	e017      	b.n	80041c6 <HAL_ADC_ConfigChannel+0x642>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	fa93 f3a3 	rbit	r3, r3
 80041a2:	61fb      	str	r3, [r7, #28]
  return result;
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80041a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80041ae:	2320      	movs	r3, #32
 80041b0:	e003      	b.n	80041ba <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	fab3 f383 	clz	r3, r3
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	3301      	adds	r3, #1
 80041bc:	f003 031f 	and.w	r3, r3, #31
 80041c0:	2101      	movs	r1, #1
 80041c2:	fa01 f303 	lsl.w	r3, r1, r3
 80041c6:	ea42 0103 	orr.w	r1, r2, r3
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10d      	bne.n	80041f2 <HAL_ADC_ConfigChannel+0x66e>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	0e9b      	lsrs	r3, r3, #26
 80041dc:	3301      	adds	r3, #1
 80041de:	f003 021f 	and.w	r2, r3, #31
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	3b1e      	subs	r3, #30
 80041ea:	051b      	lsls	r3, r3, #20
 80041ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041f0:	e01e      	b.n	8004230 <HAL_ADC_ConfigChannel+0x6ac>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	fa93 f3a3 	rbit	r3, r3
 80041fe:	613b      	str	r3, [r7, #16]
  return result;
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d104      	bne.n	8004214 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800420a:	2320      	movs	r3, #32
 800420c:	e006      	b.n	800421c <HAL_ADC_ConfigChannel+0x698>
 800420e:	bf00      	nop
 8004210:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	fab3 f383 	clz	r3, r3
 800421a:	b2db      	uxtb	r3, r3
 800421c:	3301      	adds	r3, #1
 800421e:	f003 021f 	and.w	r2, r3, #31
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	3b1e      	subs	r3, #30
 800422a:	051b      	lsls	r3, r3, #20
 800422c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004230:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004236:	4619      	mov	r1, r3
 8004238:	f7fe fef2 	bl	8003020 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	4b3f      	ldr	r3, [pc, #252]	@ (8004340 <HAL_ADC_ConfigChannel+0x7bc>)
 8004242:	4013      	ands	r3, r2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d071      	beq.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004248:	483e      	ldr	r0, [pc, #248]	@ (8004344 <HAL_ADC_ConfigChannel+0x7c0>)
 800424a:	f7fe fdeb 	bl	8002e24 <LL_ADC_GetCommonPathInternalCh>
 800424e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a3c      	ldr	r2, [pc, #240]	@ (8004348 <HAL_ADC_ConfigChannel+0x7c4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d004      	beq.n	8004266 <HAL_ADC_ConfigChannel+0x6e2>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a3a      	ldr	r2, [pc, #232]	@ (800434c <HAL_ADC_ConfigChannel+0x7c8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d127      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004266:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800426a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d121      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800427a:	d157      	bne.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800427c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004280:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004284:	4619      	mov	r1, r3
 8004286:	482f      	ldr	r0, [pc, #188]	@ (8004344 <HAL_ADC_ConfigChannel+0x7c0>)
 8004288:	f7fe fdb9 	bl	8002dfe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800428c:	4b30      	ldr	r3, [pc, #192]	@ (8004350 <HAL_ADC_ConfigChannel+0x7cc>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	099b      	lsrs	r3, r3, #6
 8004292:	4a30      	ldr	r2, [pc, #192]	@ (8004354 <HAL_ADC_ConfigChannel+0x7d0>)
 8004294:	fba2 2303 	umull	r2, r3, r2, r3
 8004298:	099b      	lsrs	r3, r3, #6
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	4613      	mov	r3, r2
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042a6:	e002      	b.n	80042ae <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1f9      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042b4:	e03a      	b.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a27      	ldr	r2, [pc, #156]	@ (8004358 <HAL_ADC_ConfigChannel+0x7d4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d113      	bne.n	80042e8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10d      	bne.n	80042e8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a22      	ldr	r2, [pc, #136]	@ (800435c <HAL_ADC_ConfigChannel+0x7d8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d02a      	beq.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042de:	4619      	mov	r1, r3
 80042e0:	4818      	ldr	r0, [pc, #96]	@ (8004344 <HAL_ADC_ConfigChannel+0x7c0>)
 80042e2:	f7fe fd8c 	bl	8002dfe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042e6:	e021      	b.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004360 <HAL_ADC_ConfigChannel+0x7dc>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d11c      	bne.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80042f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d116      	bne.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a16      	ldr	r2, [pc, #88]	@ (800435c <HAL_ADC_ConfigChannel+0x7d8>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d011      	beq.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004308:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800430c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004310:	4619      	mov	r1, r3
 8004312:	480c      	ldr	r0, [pc, #48]	@ (8004344 <HAL_ADC_ConfigChannel+0x7c0>)
 8004314:	f7fe fd73 	bl	8002dfe <LL_ADC_SetCommonPathInternalCh>
 8004318:	e008      	b.n	800432c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431e:	f043 0220 	orr.w	r2, r3, #32
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004334:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004338:	4618      	mov	r0, r3
 800433a:	37d8      	adds	r7, #216	@ 0xd8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	80080000 	.word	0x80080000
 8004344:	50000300 	.word	0x50000300
 8004348:	c3210000 	.word	0xc3210000
 800434c:	90c00010 	.word	0x90c00010
 8004350:	20000008 	.word	0x20000008
 8004354:	053e2d63 	.word	0x053e2d63
 8004358:	c7520000 	.word	0xc7520000
 800435c:	50000100 	.word	0x50000100
 8004360:	cb840000 	.word	0xcb840000

08004364 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800436c:	2300      	movs	r3, #0
 800436e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f7fe ff35 	bl	80031e4 <LL_ADC_IsEnabled>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d169      	bne.n	8004454 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	4b36      	ldr	r3, [pc, #216]	@ (8004460 <ADC_Enable+0xfc>)
 8004388:	4013      	ands	r3, r2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00d      	beq.n	80043aa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004392:	f043 0210 	orr.w	r2, r3, #16
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800439e:	f043 0201 	orr.w	r2, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e055      	b.n	8004456 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fe fef0 	bl	8003194 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80043b4:	482b      	ldr	r0, [pc, #172]	@ (8004464 <ADC_Enable+0x100>)
 80043b6:	f7fe fd35 	bl	8002e24 <LL_ADC_GetCommonPathInternalCh>
 80043ba:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80043bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d013      	beq.n	80043ec <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043c4:	4b28      	ldr	r3, [pc, #160]	@ (8004468 <ADC_Enable+0x104>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	099b      	lsrs	r3, r3, #6
 80043ca:	4a28      	ldr	r2, [pc, #160]	@ (800446c <ADC_Enable+0x108>)
 80043cc:	fba2 2303 	umull	r2, r3, r2, r3
 80043d0:	099b      	lsrs	r3, r3, #6
 80043d2:	1c5a      	adds	r2, r3, #1
 80043d4:	4613      	mov	r3, r2
 80043d6:	005b      	lsls	r3, r3, #1
 80043d8:	4413      	add	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80043de:	e002      	b.n	80043e6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1f9      	bne.n	80043e0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80043ec:	f7fe fcc6 	bl	8002d7c <HAL_GetTick>
 80043f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043f2:	e028      	b.n	8004446 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7fe fef3 	bl	80031e4 <LL_ADC_IsEnabled>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d104      	bne.n	800440e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7fe fec3 	bl	8003194 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800440e:	f7fe fcb5 	bl	8002d7c <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d914      	bls.n	8004446 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b01      	cmp	r3, #1
 8004428:	d00d      	beq.n	8004446 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442e:	f043 0210 	orr.w	r2, r3, #16
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800443a:	f043 0201 	orr.w	r2, r3, #1
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e007      	b.n	8004456 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b01      	cmp	r3, #1
 8004452:	d1cf      	bne.n	80043f4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	8000003f 	.word	0x8000003f
 8004464:	50000300 	.word	0x50000300
 8004468:	20000008 	.word	0x20000008
 800446c:	053e2d63 	.word	0x053e2d63

08004470 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4618      	mov	r0, r3
 800447e:	f7fe fec4 	bl	800320a <LL_ADC_IsDisableOngoing>
 8004482:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4618      	mov	r0, r3
 800448a:	f7fe feab 	bl	80031e4 <LL_ADC_IsEnabled>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d047      	beq.n	8004524 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d144      	bne.n	8004524 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 030d 	and.w	r3, r3, #13
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d10c      	bne.n	80044c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4618      	mov	r0, r3
 80044ae:	f7fe fe85 	bl	80031bc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2203      	movs	r2, #3
 80044b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80044ba:	f7fe fc5f 	bl	8002d7c <HAL_GetTick>
 80044be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044c0:	e029      	b.n	8004516 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c6:	f043 0210 	orr.w	r2, r3, #16
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044d2:	f043 0201 	orr.w	r2, r3, #1
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e023      	b.n	8004526 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80044de:	f7fe fc4d 	bl	8002d7c <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d914      	bls.n	8004516 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00d      	beq.n	8004516 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	f043 0210 	orr.w	r2, r3, #16
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800450a:	f043 0201 	orr.w	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e007      	b.n	8004526 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f003 0301 	and.w	r3, r3, #1
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1dc      	bne.n	80044de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004540:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004544:	2b00      	cmp	r3, #0
 8004546:	d14b      	bne.n	80045e0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d021      	beq.n	80045a6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f7fe fd08 	bl	8002f7c <LL_ADC_REG_IsTriggerSourceSWStart>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d032      	beq.n	80045d8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d12b      	bne.n	80045d8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004584:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d11f      	bne.n	80045d8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459c:	f043 0201 	orr.w	r2, r3, #1
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80045a4:	e018      	b.n	80045d8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d111      	bne.n	80045d8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d105      	bne.n	80045d8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d0:	f043 0201 	orr.w	r2, r3, #1
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f7fd fc9f 	bl	8001f1c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80045de:	e00e      	b.n	80045fe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e4:	f003 0310 	and.w	r3, r3, #16
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f7ff fabf 	bl	8003b70 <HAL_ADC_ErrorCallback>
}
 80045f2:	e004      	b.n	80045fe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	4798      	blx	r3
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f7ff fa97 	bl	8003b48 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800461a:	bf00      	nop
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004634:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004640:	f043 0204 	orr.w	r2, r3, #4
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f7ff fa91 	bl	8003b70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800464e:	bf00      	nop
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <LL_ADC_IsEnabled>:
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <LL_ADC_IsEnabled+0x18>
 800466a:	2301      	movs	r3, #1
 800466c:	e000      	b.n	8004670 <LL_ADC_IsEnabled+0x1a>
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <LL_ADC_StartCalibration>:
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800468e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004698:	4313      	orrs	r3, r2
 800469a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	609a      	str	r2, [r3, #8]
}
 80046a2:	bf00      	nop
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <LL_ADC_IsCalibrationOnGoing>:
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046c2:	d101      	bne.n	80046c8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <LL_ADC_IsCalibrationOnGoing+0x1c>
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80046d6:	b480      	push	{r7}
 80046d8:	b083      	sub	sp, #12
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0304 	and.w	r3, r3, #4
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d101      	bne.n	80046ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80046ea:	2301      	movs	r3, #1
 80046ec:	e000      	b.n	80046f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004710:	2b01      	cmp	r3, #1
 8004712:	d101      	bne.n	8004718 <HAL_ADCEx_Calibration_Start+0x1c>
 8004714:	2302      	movs	r3, #2
 8004716:	e04d      	b.n	80047b4 <HAL_ADCEx_Calibration_Start+0xb8>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff fea5 	bl	8004470 <ADC_Disable>
 8004726:	4603      	mov	r3, r0
 8004728:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800472a:	7bfb      	ldrb	r3, [r7, #15]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d136      	bne.n	800479e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004734:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004738:	f023 0302 	bic.w	r3, r3, #2
 800473c:	f043 0202 	orr.w	r2, r3, #2
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6839      	ldr	r1, [r7, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff ff96 	bl	800467c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004750:	e014      	b.n	800477c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	3301      	adds	r3, #1
 8004756:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4a18      	ldr	r2, [pc, #96]	@ (80047bc <HAL_ADCEx_Calibration_Start+0xc0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d90d      	bls.n	800477c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004764:	f023 0312 	bic.w	r3, r3, #18
 8004768:	f043 0210 	orr.w	r2, r3, #16
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e01b      	b.n	80047b4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f7ff ff94 	bl	80046ae <LL_ADC_IsCalibrationOnGoing>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1e2      	bne.n	8004752 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004790:	f023 0303 	bic.w	r3, r3, #3
 8004794:	f043 0201 	orr.w	r2, r3, #1
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800479c:	e005      	b.n	80047aa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a2:	f043 0210 	orr.w	r2, r3, #16
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	0004de01 	.word	0x0004de01

080047c0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004824:	b590      	push	{r4, r7, lr}
 8004826:	b0a1      	sub	sp, #132	@ 0x84
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800482e:	2300      	movs	r3, #0
 8004830:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800483a:	2b01      	cmp	r3, #1
 800483c:	d101      	bne.n	8004842 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800483e:	2302      	movs	r3, #2
 8004840:	e08b      	b.n	800495a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800484a:	2300      	movs	r3, #0
 800484c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800484e:	2300      	movs	r3, #0
 8004850:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800485a:	d102      	bne.n	8004862 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800485c:	4b41      	ldr	r3, [pc, #260]	@ (8004964 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800485e:	60bb      	str	r3, [r7, #8]
 8004860:	e001      	b.n	8004866 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004862:	2300      	movs	r3, #0
 8004864:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d10b      	bne.n	8004884 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004870:	f043 0220 	orr.w	r2, r3, #32
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e06a      	b.n	800495a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4618      	mov	r0, r3
 8004888:	f7ff ff25 	bl	80046d6 <LL_ADC_REG_IsConversionOngoing>
 800488c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7ff ff1f 	bl	80046d6 <LL_ADC_REG_IsConversionOngoing>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d14c      	bne.n	8004938 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800489e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d149      	bne.n	8004938 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80048a4:	4b30      	ldr	r3, [pc, #192]	@ (8004968 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80048a6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d028      	beq.n	8004902 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80048b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	6859      	ldr	r1, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80048c2:	035b      	lsls	r3, r3, #13
 80048c4:	430b      	orrs	r3, r1
 80048c6:	431a      	orrs	r2, r3
 80048c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048ca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80048d0:	f7ff fec1 	bl	8004656 <LL_ADC_IsEnabled>
 80048d4:	4604      	mov	r4, r0
 80048d6:	4823      	ldr	r0, [pc, #140]	@ (8004964 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80048d8:	f7ff febd 	bl	8004656 <LL_ADC_IsEnabled>
 80048dc:	4603      	mov	r3, r0
 80048de:	4323      	orrs	r3, r4
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d133      	bne.n	800494c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80048e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80048ec:	f023 030f 	bic.w	r3, r3, #15
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	6811      	ldr	r1, [r2, #0]
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	6892      	ldr	r2, [r2, #8]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	431a      	orrs	r2, r3
 80048fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048fe:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004900:	e024      	b.n	800494c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800490a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800490c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800490e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004912:	f7ff fea0 	bl	8004656 <LL_ADC_IsEnabled>
 8004916:	4604      	mov	r4, r0
 8004918:	4812      	ldr	r0, [pc, #72]	@ (8004964 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800491a:	f7ff fe9c 	bl	8004656 <LL_ADC_IsEnabled>
 800491e:	4603      	mov	r3, r0
 8004920:	4323      	orrs	r3, r4
 8004922:	2b00      	cmp	r3, #0
 8004924:	d112      	bne.n	800494c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004926:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800492e:	f023 030f 	bic.w	r3, r3, #15
 8004932:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004934:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004936:	e009      	b.n	800494c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800493c:	f043 0220 	orr.w	r2, r3, #32
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800494a:	e000      	b.n	800494e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800494c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004956:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800495a:	4618      	mov	r0, r3
 800495c:	3784      	adds	r7, #132	@ 0x84
 800495e:	46bd      	mov	sp, r7
 8004960:	bd90      	pop	{r4, r7, pc}
 8004962:	bf00      	nop
 8004964:	50000100 	.word	0x50000100
 8004968:	50000300 	.word	0x50000300

0800496c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800497c:	4b0c      	ldr	r3, [pc, #48]	@ (80049b0 <__NVIC_SetPriorityGrouping+0x44>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004988:	4013      	ands	r3, r2
 800498a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004994:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800499c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800499e:	4a04      	ldr	r2, [pc, #16]	@ (80049b0 <__NVIC_SetPriorityGrouping+0x44>)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	60d3      	str	r3, [r2, #12]
}
 80049a4:	bf00      	nop
 80049a6:	3714      	adds	r7, #20
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr
 80049b0:	e000ed00 	.word	0xe000ed00

080049b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049b8:	4b04      	ldr	r3, [pc, #16]	@ (80049cc <__NVIC_GetPriorityGrouping+0x18>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	0a1b      	lsrs	r3, r3, #8
 80049be:	f003 0307 	and.w	r3, r3, #7
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	e000ed00 	.word	0xe000ed00

080049d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	4603      	mov	r3, r0
 80049d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	db0b      	blt.n	80049fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	f003 021f 	and.w	r2, r3, #31
 80049e8:	4907      	ldr	r1, [pc, #28]	@ (8004a08 <__NVIC_EnableIRQ+0x38>)
 80049ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ee:	095b      	lsrs	r3, r3, #5
 80049f0:	2001      	movs	r0, #1
 80049f2:	fa00 f202 	lsl.w	r2, r0, r2
 80049f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	e000e100 	.word	0xe000e100

08004a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	6039      	str	r1, [r7, #0]
 8004a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	db0a      	blt.n	8004a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	490c      	ldr	r1, [pc, #48]	@ (8004a58 <__NVIC_SetPriority+0x4c>)
 8004a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2a:	0112      	lsls	r2, r2, #4
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	440b      	add	r3, r1
 8004a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a34:	e00a      	b.n	8004a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	4908      	ldr	r1, [pc, #32]	@ (8004a5c <__NVIC_SetPriority+0x50>)
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	f003 030f 	and.w	r3, r3, #15
 8004a42:	3b04      	subs	r3, #4
 8004a44:	0112      	lsls	r2, r2, #4
 8004a46:	b2d2      	uxtb	r2, r2
 8004a48:	440b      	add	r3, r1
 8004a4a:	761a      	strb	r2, [r3, #24]
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	e000e100 	.word	0xe000e100
 8004a5c:	e000ed00 	.word	0xe000ed00

08004a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b089      	sub	sp, #36	@ 0x24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f1c3 0307 	rsb	r3, r3, #7
 8004a7a:	2b04      	cmp	r3, #4
 8004a7c:	bf28      	it	cs
 8004a7e:	2304      	movcs	r3, #4
 8004a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	3304      	adds	r3, #4
 8004a86:	2b06      	cmp	r3, #6
 8004a88:	d902      	bls.n	8004a90 <NVIC_EncodePriority+0x30>
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	3b03      	subs	r3, #3
 8004a8e:	e000      	b.n	8004a92 <NVIC_EncodePriority+0x32>
 8004a90:	2300      	movs	r3, #0
 8004a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a94:	f04f 32ff 	mov.w	r2, #4294967295
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	43da      	mvns	r2, r3
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	401a      	ands	r2, r3
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab2:	43d9      	mvns	r1, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab8:	4313      	orrs	r3, r2
         );
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3724      	adds	r7, #36	@ 0x24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b082      	sub	sp, #8
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7ff ff4c 	bl	800496c <__NVIC_SetPriorityGrouping>
}
 8004ad4:	bf00      	nop
 8004ad6:	3708      	adds	r7, #8
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
 8004ae8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004aea:	f7ff ff63 	bl	80049b4 <__NVIC_GetPriorityGrouping>
 8004aee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	6978      	ldr	r0, [r7, #20]
 8004af6:	f7ff ffb3 	bl	8004a60 <NVIC_EncodePriority>
 8004afa:	4602      	mov	r2, r0
 8004afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b00:	4611      	mov	r1, r2
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff ff82 	bl	8004a0c <__NVIC_SetPriority>
}
 8004b08:	bf00      	nop
 8004b0a:	3718      	adds	r7, #24
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7ff ff56 	bl	80049d0 <__NVIC_EnableIRQ>
}
 8004b24:	bf00      	nop
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e014      	b.n	8004b68 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	791b      	ldrb	r3, [r3, #4]
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d105      	bne.n	8004b54 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7fd fc10 	bl	8002374 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e0b2      	b.n	8004cee <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	795b      	ldrb	r3, [r3, #5]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <HAL_DAC_Start_DMA+0x24>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e0ac      	b.n	8004cee <HAL_DAC_Start_DMA+0x17e>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2201      	movs	r2, #1
 8004b98:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2202      	movs	r2, #2
 8004b9e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d129      	bne.n	8004bfa <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	4a53      	ldr	r2, [pc, #332]	@ (8004cf8 <HAL_DAC_Start_DMA+0x188>)
 8004bac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	4a52      	ldr	r2, [pc, #328]	@ (8004cfc <HAL_DAC_Start_DMA+0x18c>)
 8004bb4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	4a51      	ldr	r2, [pc, #324]	@ (8004d00 <HAL_DAC_Start_DMA+0x190>)
 8004bbc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bcc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d003      	beq.n	8004bdc <HAL_DAC_Start_DMA+0x6c>
 8004bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d005      	beq.n	8004be6 <HAL_DAC_Start_DMA+0x76>
 8004bda:	e009      	b.n	8004bf0 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3308      	adds	r3, #8
 8004be2:	61bb      	str	r3, [r7, #24]
        break;
 8004be4:	e033      	b.n	8004c4e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	330c      	adds	r3, #12
 8004bec:	61bb      	str	r3, [r7, #24]
        break;
 8004bee:	e02e      	b.n	8004c4e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3310      	adds	r3, #16
 8004bf6:	61bb      	str	r3, [r7, #24]
        break;
 8004bf8:	e029      	b.n	8004c4e <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	4a41      	ldr	r2, [pc, #260]	@ (8004d04 <HAL_DAC_Start_DMA+0x194>)
 8004c00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	4a40      	ldr	r2, [pc, #256]	@ (8004d08 <HAL_DAC_Start_DMA+0x198>)
 8004c08:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	4a3f      	ldr	r2, [pc, #252]	@ (8004d0c <HAL_DAC_Start_DMA+0x19c>)
 8004c10:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004c20:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <HAL_DAC_Start_DMA+0xc0>
 8004c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2a:	2b04      	cmp	r3, #4
 8004c2c:	d005      	beq.n	8004c3a <HAL_DAC_Start_DMA+0xca>
 8004c2e:	e009      	b.n	8004c44 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	3314      	adds	r3, #20
 8004c36:	61bb      	str	r3, [r7, #24]
        break;
 8004c38:	e009      	b.n	8004c4e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3318      	adds	r3, #24
 8004c40:	61bb      	str	r3, [r7, #24]
        break;
 8004c42:	e004      	b.n	8004c4e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	331c      	adds	r3, #28
 8004c4a:	61bb      	str	r3, [r7, #24]
        break;
 8004c4c:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d111      	bne.n	8004c78 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c62:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6898      	ldr	r0, [r3, #8]
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	f000 fc15 	bl	800549c <HAL_DMA_Start_IT>
 8004c72:	4603      	mov	r3, r0
 8004c74:	77fb      	strb	r3, [r7, #31]
 8004c76:	e010      	b.n	8004c9a <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004c86:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	68d8      	ldr	r0, [r3, #12]
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	f000 fc03 	bl	800549c <HAL_DMA_Start_IT>
 8004c96:	4603      	mov	r3, r0
 8004c98:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004ca0:	7ffb      	ldrb	r3, [r7, #31]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d11c      	bne.n	8004ce0 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6819      	ldr	r1, [r3, #0]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f003 0310 	and.w	r3, r3, #16
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	409a      	lsls	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cbe:	4b14      	ldr	r3, [pc, #80]	@ (8004d10 <HAL_DAC_Start_DMA+0x1a0>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	099b      	lsrs	r3, r3, #6
 8004cc4:	4a13      	ldr	r2, [pc, #76]	@ (8004d14 <HAL_DAC_Start_DMA+0x1a4>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	099b      	lsrs	r3, r3, #6
 8004ccc:	3301      	adds	r3, #1
 8004cce:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8004cd0:	e002      	b.n	8004cd8 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f9      	bne.n	8004cd2 <HAL_DAC_Start_DMA+0x162>
 8004cde:	e005      	b.n	8004cec <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f043 0204 	orr.w	r2, r3, #4
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004cec:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3720      	adds	r7, #32
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	08005225 	.word	0x08005225
 8004cfc:	08005247 	.word	0x08005247
 8004d00:	08005263 	.word	0x08005263
 8004d04:	080052e1 	.word	0x080052e1
 8004d08:	08005303 	.word	0x08005303
 8004d0c:	0800531f 	.word	0x0800531f
 8004d10:	20000008 	.word	0x20000008
 8004d14:	053e2d63 	.word	0x053e2d63

08004d18 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e03e      	b.n	8004daa <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6819      	ldr	r1, [r3, #0]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	f003 0310 	and.w	r3, r3, #16
 8004d38:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	43da      	mvns	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	400a      	ands	r2, r1
 8004d48:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	6819      	ldr	r1, [r3, #0]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2201      	movs	r2, #1
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	43da      	mvns	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	400a      	ands	r2, r1
 8004d64:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10d      	bne.n	8004d88 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f000 fc0e 	bl	8005592 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d84:	601a      	str	r2, [r3, #0]
 8004d86:	e00c      	b.n	8004da2 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 fc00 	bl	8005592 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8004da0:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc8:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01d      	beq.n	8004e10 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d018      	beq.n	8004e10 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2204      	movs	r2, #4
 8004de2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f043 0201 	orr.w	r2, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004df8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e08:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f845 	bl	8004e9a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d01d      	beq.n	8004e56 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d018      	beq.n	8004e56 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2204      	movs	r2, #4
 8004e28:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	f043 0202 	orr.w	r2, r3, #2
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004e3e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004e4e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 fa3b 	bl	80052cc <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8004e56:	bf00      	nop
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004e7a:	bf00      	nop
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
	...

08004eb0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b08a      	sub	sp, #40	@ 0x28
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <HAL_DAC_ConfigChannel+0x1c>
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e1a1      	b.n	8005214 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	795b      	ldrb	r3, [r3, #5]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d101      	bne.n	8004ee2 <HAL_DAC_ConfigChannel+0x32>
 8004ede:	2302      	movs	r3, #2
 8004ee0:	e198      	b.n	8005214 <HAL_DAC_ConfigChannel+0x364>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2202      	movs	r2, #2
 8004eec:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	d17a      	bne.n	8004fec <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004ef6:	f7fd ff41 	bl	8002d7c <HAL_GetTick>
 8004efa:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d13d      	bne.n	8004f7e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f02:	e018      	b.n	8004f36 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f04:	f7fd ff3a 	bl	8002d7c <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d911      	bls.n	8004f36 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d00a      	beq.n	8004f36 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	691b      	ldr	r3, [r3, #16]
 8004f24:	f043 0208 	orr.w	r2, r3, #8
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2203      	movs	r2, #3
 8004f30:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e16e      	b.n	8005214 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1df      	bne.n	8004f04 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f4c:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f4e:	e020      	b.n	8004f92 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f50:	f7fd ff14 	bl	8002d7c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d90f      	bls.n	8004f7e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	da0a      	bge.n	8004f7e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	f043 0208 	orr.w	r2, r3, #8
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2203      	movs	r2, #3
 8004f78:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e14a      	b.n	8005214 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	dbe3      	blt.n	8004f50 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68ba      	ldr	r2, [r7, #8]
 8004f8e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f90:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f003 0310 	and.w	r3, r3, #16
 8004f9e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa6:	43db      	mvns	r3, r3
 8004fa8:	ea02 0103 	and.w	r1, r2, r3
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f003 0310 	and.w	r3, r3, #16
 8004fb6:	409a      	lsls	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	21ff      	movs	r1, #255	@ 0xff
 8004fce:	fa01 f303 	lsl.w	r3, r1, r3
 8004fd2:	43db      	mvns	r3, r3
 8004fd4:	ea02 0103 	and.w	r1, r2, r3
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f003 0310 	and.w	r3, r3, #16
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	69db      	ldr	r3, [r3, #28]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d11d      	bne.n	8005030 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f003 0310 	and.w	r3, r3, #16
 8005002:	221f      	movs	r2, #31
 8005004:	fa02 f303 	lsl.w	r3, r2, r3
 8005008:	43db      	mvns	r3, r3
 800500a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800500c:	4013      	ands	r3, r2
 800500e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f003 0310 	and.w	r3, r3, #16
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005024:	4313      	orrs	r3, r2
 8005026:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005036:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f003 0310 	and.w	r3, r3, #16
 800503e:	2207      	movs	r2, #7
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	43db      	mvns	r3, r3
 8005046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005048:	4013      	ands	r3, r2
 800504a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d102      	bne.n	800505a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8005054:	2300      	movs	r3, #0
 8005056:	623b      	str	r3, [r7, #32]
 8005058:	e00f      	b.n	800507a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	2b02      	cmp	r3, #2
 8005060:	d102      	bne.n	8005068 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005062:	2301      	movs	r3, #1
 8005064:	623b      	str	r3, [r7, #32]
 8005066:	e008      	b.n	800507a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005070:	2301      	movs	r3, #1
 8005072:	623b      	str	r3, [r7, #32]
 8005074:	e001      	b.n	800507a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005076:	2300      	movs	r3, #0
 8005078:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	4313      	orrs	r3, r2
 8005084:	6a3a      	ldr	r2, [r7, #32]
 8005086:	4313      	orrs	r3, r2
 8005088:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f003 0310 	and.w	r3, r3, #16
 8005090:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005094:	fa02 f303 	lsl.w	r3, r2, r3
 8005098:	43db      	mvns	r3, r3
 800509a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800509c:	4013      	ands	r3, r2
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	791b      	ldrb	r3, [r3, #4]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d102      	bne.n	80050ae <HAL_DAC_ConfigChannel+0x1fe>
 80050a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050ac:	e000      	b.n	80050b0 <HAL_DAC_ConfigChannel+0x200>
 80050ae:	2300      	movs	r3, #0
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f003 0310 	and.w	r3, r3, #16
 80050bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c8:	4013      	ands	r3, r2
 80050ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	795b      	ldrb	r3, [r3, #5]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d102      	bne.n	80050da <HAL_DAC_ConfigChannel+0x22a>
 80050d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80050d8:	e000      	b.n	80050dc <HAL_DAC_ConfigChannel+0x22c>
 80050da:	2300      	movs	r3, #0
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	4313      	orrs	r3, r2
 80050e0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80050e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80050e8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d114      	bne.n	800511c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80050f2:	f003 fa13 	bl	800851c <HAL_RCC_GetHCLKFreq>
 80050f6:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	4a48      	ldr	r2, [pc, #288]	@ (800521c <HAL_DAC_ConfigChannel+0x36c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d904      	bls.n	800510a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005102:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005106:	627b      	str	r3, [r7, #36]	@ 0x24
 8005108:	e00f      	b.n	800512a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	4a44      	ldr	r2, [pc, #272]	@ (8005220 <HAL_DAC_ConfigChannel+0x370>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d90a      	bls.n	8005128 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005118:	627b      	str	r3, [r7, #36]	@ 0x24
 800511a:	e006      	b.n	800512a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005122:	4313      	orrs	r3, r2
 8005124:	627b      	str	r3, [r7, #36]	@ 0x24
 8005126:	e000      	b.n	800512a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005128:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f003 0310 	and.w	r3, r3, #16
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005138:	4313      	orrs	r3, r2
 800513a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005142:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6819      	ldr	r1, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f003 0310 	and.w	r3, r3, #16
 8005150:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005154:	fa02 f303 	lsl.w	r3, r2, r3
 8005158:	43da      	mvns	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	400a      	ands	r2, r1
 8005160:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f003 0310 	and.w	r3, r3, #16
 8005170:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	43db      	mvns	r3, r3
 800517a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800517c:	4013      	ands	r3, r2
 800517e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f003 0310 	and.w	r3, r3, #16
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	fa02 f303 	lsl.w	r3, r2, r3
 8005192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005194:	4313      	orrs	r3, r2
 8005196:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800519e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6819      	ldr	r1, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	22c0      	movs	r2, #192	@ 0xc0
 80051ae:	fa02 f303 	lsl.w	r3, r2, r3
 80051b2:	43da      	mvns	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	400a      	ands	r2, r1
 80051ba:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	089b      	lsrs	r3, r3, #2
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	089b      	lsrs	r3, r3, #2
 80051ce:	021b      	lsls	r3, r3, #8
 80051d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f003 0310 	and.w	r3, r3, #16
 80051e6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80051ea:	fa01 f303 	lsl.w	r3, r1, r3
 80051ee:	43db      	mvns	r3, r3
 80051f0:	ea02 0103 	and.w	r1, r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f003 0310 	and.w	r3, r3, #16
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	409a      	lsls	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	430a      	orrs	r2, r1
 8005204:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2201      	movs	r2, #1
 800520a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005212:	7ffb      	ldrb	r3, [r7, #31]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3728      	adds	r7, #40	@ 0x28
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	09896800 	.word	0x09896800
 8005220:	04c4b400 	.word	0x04c4b400

08005224 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005230:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f7ff fe13 	bl	8004e5e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2201      	movs	r2, #1
 800523c:	711a      	strb	r2, [r3, #4]
}
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b084      	sub	sp, #16
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005252:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f7ff fe0c 	bl	8004e72 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800525a:	bf00      	nop
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	f043 0204 	orr.w	r2, r3, #4
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800527c:	68f8      	ldr	r0, [r7, #12]
 800527e:	f7ff fe02 	bl	8004e86 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2201      	movs	r2, #1
 8005286:	711a      	strb	r2, [r3, #4]
}
 8005288:	bf00      	nop
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f7ff ffce 	bl	8005290 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2201      	movs	r2, #1
 80052f8:	711a      	strb	r2, [r3, #4]
}
 80052fa:	bf00      	nop
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f7ff ffc7 	bl	80052a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005316:	bf00      	nop
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b084      	sub	sp, #16
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	f043 0204 	orr.w	r2, r3, #4
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f7ff ffbd 	bl	80052b8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	711a      	strb	r2, [r3, #4]
}
 8005344:	bf00      	nop
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e08d      	b.n	800547a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	461a      	mov	r2, r3
 8005364:	4b47      	ldr	r3, [pc, #284]	@ (8005484 <HAL_DMA_Init+0x138>)
 8005366:	429a      	cmp	r2, r3
 8005368:	d80f      	bhi.n	800538a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	461a      	mov	r2, r3
 8005370:	4b45      	ldr	r3, [pc, #276]	@ (8005488 <HAL_DMA_Init+0x13c>)
 8005372:	4413      	add	r3, r2
 8005374:	4a45      	ldr	r2, [pc, #276]	@ (800548c <HAL_DMA_Init+0x140>)
 8005376:	fba2 2303 	umull	r2, r3, r2, r3
 800537a:	091b      	lsrs	r3, r3, #4
 800537c:	009a      	lsls	r2, r3, #2
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a42      	ldr	r2, [pc, #264]	@ (8005490 <HAL_DMA_Init+0x144>)
 8005386:	641a      	str	r2, [r3, #64]	@ 0x40
 8005388:	e00e      	b.n	80053a8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	461a      	mov	r2, r3
 8005390:	4b40      	ldr	r3, [pc, #256]	@ (8005494 <HAL_DMA_Init+0x148>)
 8005392:	4413      	add	r3, r2
 8005394:	4a3d      	ldr	r2, [pc, #244]	@ (800548c <HAL_DMA_Init+0x140>)
 8005396:	fba2 2303 	umull	r2, r3, r2, r3
 800539a:	091b      	lsrs	r3, r3, #4
 800539c:	009a      	lsls	r2, r3, #2
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a3c      	ldr	r2, [pc, #240]	@ (8005498 <HAL_DMA_Init+0x14c>)
 80053a6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80053be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80053cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fa84 	bl	8005908 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005408:	d102      	bne.n	8005410 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005424:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d010      	beq.n	8005450 <HAL_DMA_Init+0x104>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b04      	cmp	r3, #4
 8005434:	d80c      	bhi.n	8005450 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 faa4 	bl	8005984 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005440:	2200      	movs	r2, #0
 8005442:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800544c:	605a      	str	r2, [r3, #4]
 800544e:	e008      	b.n	8005462 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	40020407 	.word	0x40020407
 8005488:	bffdfff8 	.word	0xbffdfff8
 800548c:	cccccccd 	.word	0xcccccccd
 8005490:	40020000 	.word	0x40020000
 8005494:	bffdfbf8 	.word	0xbffdfbf8
 8005498:	40020400 	.word	0x40020400

0800549c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
 80054a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_DMA_Start_IT+0x20>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e066      	b.n	800558a <HAL_DMA_Start_IT+0xee>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d155      	bne.n	800557c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2202      	movs	r2, #2
 80054d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0201 	bic.w	r2, r2, #1
 80054ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	68b9      	ldr	r1, [r7, #8]
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f000 f9c9 	bl	800588c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d008      	beq.n	8005514 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f042 020e 	orr.w	r2, r2, #14
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	e00f      	b.n	8005534 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0204 	bic.w	r2, r2, #4
 8005522:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 020a 	orr.w	r2, r2, #10
 8005532:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d007      	beq.n	8005552 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800554c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005550:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005564:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005568:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f042 0201 	orr.w	r2, r2, #1
 8005578:	601a      	str	r2, [r3, #0]
 800557a:	e005      	b.n	8005588 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005584:	2302      	movs	r3, #2
 8005586:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005588:	7dfb      	ldrb	r3, [r7, #23]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3718      	adds	r7, #24
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005592:	b480      	push	{r7}
 8005594:	b085      	sub	sp, #20
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800559a:	2300      	movs	r3, #0
 800559c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d005      	beq.n	80055b6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2204      	movs	r2, #4
 80055ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	73fb      	strb	r3, [r7, #15]
 80055b4:	e037      	b.n	8005626 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 020e 	bic.w	r2, r2, #14
 80055c4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055d4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0201 	bic.w	r2, r2, #1
 80055e4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ea:	f003 021f 	and.w	r2, r3, #31
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	2101      	movs	r1, #1
 80055f4:	fa01 f202 	lsl.w	r2, r1, r2
 80055f8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005602:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00c      	beq.n	8005626 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005616:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800561a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005624:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005636:	7bfb      	ldrb	r3, [r7, #15]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005656:	b2db      	uxtb	r3, r3
 8005658:	2b02      	cmp	r3, #2
 800565a:	d00d      	beq.n	8005678 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2204      	movs	r2, #4
 8005660:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	73fb      	strb	r3, [r7, #15]
 8005676:	e047      	b.n	8005708 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 020e 	bic.w	r2, r2, #14
 8005686:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0201 	bic.w	r2, r2, #1
 8005696:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ac:	f003 021f 	and.w	r2, r3, #31
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b4:	2101      	movs	r1, #1
 80056b6:	fa01 f202 	lsl.w	r2, r1, r2
 80056ba:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056c4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00c      	beq.n	80056e8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056dc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056e6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	4798      	blx	r3
    }
  }
  return status;
 8005708:	7bfb      	ldrb	r3, [r7, #15]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b084      	sub	sp, #16
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572e:	f003 031f 	and.w	r3, r3, #31
 8005732:	2204      	movs	r2, #4
 8005734:	409a      	lsls	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	4013      	ands	r3, r2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d026      	beq.n	800578c <HAL_DMA_IRQHandler+0x7a>
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	2b00      	cmp	r3, #0
 8005746:	d021      	beq.n	800578c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0320 	and.w	r3, r3, #32
 8005752:	2b00      	cmp	r3, #0
 8005754:	d107      	bne.n	8005766 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0204 	bic.w	r2, r2, #4
 8005764:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576a:	f003 021f 	and.w	r2, r3, #31
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	2104      	movs	r1, #4
 8005774:	fa01 f202 	lsl.w	r2, r1, r2
 8005778:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800577e:	2b00      	cmp	r3, #0
 8005780:	d071      	beq.n	8005866 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800578a:	e06c      	b.n	8005866 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005790:	f003 031f 	and.w	r3, r3, #31
 8005794:	2202      	movs	r2, #2
 8005796:	409a      	lsls	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4013      	ands	r3, r2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d02e      	beq.n	80057fe <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d029      	beq.n	80057fe <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0320 	and.w	r3, r3, #32
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10b      	bne.n	80057d0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 020a 	bic.w	r2, r2, #10
 80057c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d4:	f003 021f 	and.w	r2, r3, #31
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057dc:	2102      	movs	r1, #2
 80057de:	fa01 f202 	lsl.w	r2, r1, r2
 80057e2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d038      	beq.n	8005866 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80057fc:	e033      	b.n	8005866 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005802:	f003 031f 	and.w	r3, r3, #31
 8005806:	2208      	movs	r2, #8
 8005808:	409a      	lsls	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4013      	ands	r3, r2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d02a      	beq.n	8005868 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f003 0308 	and.w	r3, r3, #8
 8005818:	2b00      	cmp	r3, #0
 800581a:	d025      	beq.n	8005868 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 020e 	bic.w	r2, r2, #14
 800582a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005830:	f003 021f 	and.w	r2, r3, #31
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005838:	2101      	movs	r1, #1
 800583a:	fa01 f202 	lsl.w	r2, r1, r2
 800583e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800585a:	2b00      	cmp	r3, #0
 800585c:	d004      	beq.n	8005868 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005866:	bf00      	nop
 8005868:	bf00      	nop
}
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800587e:	b2db      	uxtb	r3, r3
}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
 8005898:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058a2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d004      	beq.n	80058b6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80058b4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ba:	f003 021f 	and.w	r2, r3, #31
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c2:	2101      	movs	r1, #1
 80058c4:	fa01 f202 	lsl.w	r2, r1, r2
 80058c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2b10      	cmp	r3, #16
 80058d8:	d108      	bne.n	80058ec <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80058ea:	e007      	b.n	80058fc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	60da      	str	r2, [r3, #12]
}
 80058fc:	bf00      	nop
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	461a      	mov	r2, r3
 8005916:	4b16      	ldr	r3, [pc, #88]	@ (8005970 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005918:	429a      	cmp	r2, r3
 800591a:	d802      	bhi.n	8005922 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800591c:	4b15      	ldr	r3, [pc, #84]	@ (8005974 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800591e:	617b      	str	r3, [r7, #20]
 8005920:	e001      	b.n	8005926 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005922:	4b15      	ldr	r3, [pc, #84]	@ (8005978 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005924:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	b2db      	uxtb	r3, r3
 8005930:	3b08      	subs	r3, #8
 8005932:	4a12      	ldr	r2, [pc, #72]	@ (800597c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005934:	fba2 2303 	umull	r2, r3, r2, r3
 8005938:	091b      	lsrs	r3, r3, #4
 800593a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005940:	089b      	lsrs	r3, r3, #2
 8005942:	009a      	lsls	r2, r3, #2
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	4413      	add	r3, r2
 8005948:	461a      	mov	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a0b      	ldr	r2, [pc, #44]	@ (8005980 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005952:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f003 031f 	and.w	r3, r3, #31
 800595a:	2201      	movs	r2, #1
 800595c:	409a      	lsls	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005962:	bf00      	nop
 8005964:	371c      	adds	r7, #28
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	40020407 	.word	0x40020407
 8005974:	40020800 	.word	0x40020800
 8005978:	40020820 	.word	0x40020820
 800597c:	cccccccd 	.word	0xcccccccd
 8005980:	40020880 	.word	0x40020880

08005984 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	b2db      	uxtb	r3, r3
 8005992:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	4b0b      	ldr	r3, [pc, #44]	@ (80059c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005998:	4413      	add	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	461a      	mov	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a08      	ldr	r2, [pc, #32]	@ (80059c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80059a6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	f003 031f 	and.w	r3, r3, #31
 80059b0:	2201      	movs	r2, #1
 80059b2:	409a      	lsls	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80059b8:	bf00      	nop
 80059ba:	3714      	adds	r7, #20
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	1000823f 	.word	0x1000823f
 80059c8:	40020940 	.word	0x40020940

080059cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80059d6:	2300      	movs	r3, #0
 80059d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80059da:	e15a      	b.n	8005c92 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	2101      	movs	r1, #1
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	fa01 f303 	lsl.w	r3, r1, r3
 80059e8:	4013      	ands	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 814c 	beq.w	8005c8c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f003 0303 	and.w	r3, r3, #3
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d005      	beq.n	8005a0c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d130      	bne.n	8005a6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	005b      	lsls	r3, r3, #1
 8005a16:	2203      	movs	r2, #3
 8005a18:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1c:	43db      	mvns	r3, r3
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4013      	ands	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a42:	2201      	movs	r2, #1
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4a:	43db      	mvns	r3, r3
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	4013      	ands	r3, r2
 8005a50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	091b      	lsrs	r3, r3, #4
 8005a58:	f003 0201 	and.w	r2, r3, #1
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f003 0303 	and.w	r3, r3, #3
 8005a76:	2b03      	cmp	r3, #3
 8005a78:	d017      	beq.n	8005aaa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	2203      	movs	r2, #3
 8005a86:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8a:	43db      	mvns	r3, r3
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	005b      	lsls	r3, r3, #1
 8005a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f003 0303 	and.w	r3, r3, #3
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d123      	bne.n	8005afe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	08da      	lsrs	r2, r3, #3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3208      	adds	r2, #8
 8005abe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	220f      	movs	r2, #15
 8005ace:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad2:	43db      	mvns	r3, r3
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	691a      	ldr	r2, [r3, #16]
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f003 0307 	and.w	r3, r3, #7
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	08da      	lsrs	r2, r3, #3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	3208      	adds	r2, #8
 8005af8:	6939      	ldr	r1, [r7, #16]
 8005afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	2203      	movs	r2, #3
 8005b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0e:	43db      	mvns	r3, r3
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	4013      	ands	r3, r2
 8005b14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f003 0203 	and.w	r2, r3, #3
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	005b      	lsls	r3, r3, #1
 8005b22:	fa02 f303 	lsl.w	r3, r2, r3
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 80a6 	beq.w	8005c8c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b40:	4b5b      	ldr	r3, [pc, #364]	@ (8005cb0 <HAL_GPIO_Init+0x2e4>)
 8005b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b44:	4a5a      	ldr	r2, [pc, #360]	@ (8005cb0 <HAL_GPIO_Init+0x2e4>)
 8005b46:	f043 0301 	orr.w	r3, r3, #1
 8005b4a:	6613      	str	r3, [r2, #96]	@ 0x60
 8005b4c:	4b58      	ldr	r3, [pc, #352]	@ (8005cb0 <HAL_GPIO_Init+0x2e4>)
 8005b4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b50:	f003 0301 	and.w	r3, r3, #1
 8005b54:	60bb      	str	r3, [r7, #8]
 8005b56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b58:	4a56      	ldr	r2, [pc, #344]	@ (8005cb4 <HAL_GPIO_Init+0x2e8>)
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	089b      	lsrs	r3, r3, #2
 8005b5e:	3302      	adds	r3, #2
 8005b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	f003 0303 	and.w	r3, r3, #3
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	220f      	movs	r2, #15
 8005b70:	fa02 f303 	lsl.w	r3, r2, r3
 8005b74:	43db      	mvns	r3, r3
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b82:	d01f      	beq.n	8005bc4 <HAL_GPIO_Init+0x1f8>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a4c      	ldr	r2, [pc, #304]	@ (8005cb8 <HAL_GPIO_Init+0x2ec>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d019      	beq.n	8005bc0 <HAL_GPIO_Init+0x1f4>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a4b      	ldr	r2, [pc, #300]	@ (8005cbc <HAL_GPIO_Init+0x2f0>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d013      	beq.n	8005bbc <HAL_GPIO_Init+0x1f0>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a4a      	ldr	r2, [pc, #296]	@ (8005cc0 <HAL_GPIO_Init+0x2f4>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d00d      	beq.n	8005bb8 <HAL_GPIO_Init+0x1ec>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a49      	ldr	r2, [pc, #292]	@ (8005cc4 <HAL_GPIO_Init+0x2f8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d007      	beq.n	8005bb4 <HAL_GPIO_Init+0x1e8>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a48      	ldr	r2, [pc, #288]	@ (8005cc8 <HAL_GPIO_Init+0x2fc>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d101      	bne.n	8005bb0 <HAL_GPIO_Init+0x1e4>
 8005bac:	2305      	movs	r3, #5
 8005bae:	e00a      	b.n	8005bc6 <HAL_GPIO_Init+0x1fa>
 8005bb0:	2306      	movs	r3, #6
 8005bb2:	e008      	b.n	8005bc6 <HAL_GPIO_Init+0x1fa>
 8005bb4:	2304      	movs	r3, #4
 8005bb6:	e006      	b.n	8005bc6 <HAL_GPIO_Init+0x1fa>
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e004      	b.n	8005bc6 <HAL_GPIO_Init+0x1fa>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	e002      	b.n	8005bc6 <HAL_GPIO_Init+0x1fa>
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e000      	b.n	8005bc6 <HAL_GPIO_Init+0x1fa>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	f002 0203 	and.w	r2, r2, #3
 8005bcc:	0092      	lsls	r2, r2, #2
 8005bce:	4093      	lsls	r3, r2
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bd6:	4937      	ldr	r1, [pc, #220]	@ (8005cb4 <HAL_GPIO_Init+0x2e8>)
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	089b      	lsrs	r3, r3, #2
 8005bdc:	3302      	adds	r3, #2
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005be4:	4b39      	ldr	r3, [pc, #228]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	43db      	mvns	r3, r3
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d003      	beq.n	8005c08 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005c08:	4a30      	ldr	r2, [pc, #192]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	43db      	mvns	r3, r3
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005c32:	4a26      	ldr	r2, [pc, #152]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005c38:	4b24      	ldr	r3, [pc, #144]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	43db      	mvns	r3, r3
 8005c42:	693a      	ldr	r2, [r7, #16]
 8005c44:	4013      	ands	r3, r2
 8005c46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d003      	beq.n	8005c5c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c62:	4b1a      	ldr	r3, [pc, #104]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	43db      	mvns	r3, r3
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	4013      	ands	r3, r2
 8005c70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c86:	4a11      	ldr	r2, [pc, #68]	@ (8005ccc <HAL_GPIO_Init+0x300>)
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	fa22 f303 	lsr.w	r3, r2, r3
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f47f ae9d 	bne.w	80059dc <HAL_GPIO_Init+0x10>
  }
}
 8005ca2:	bf00      	nop
 8005ca4:	bf00      	nop
 8005ca6:	371c      	adds	r7, #28
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	40021000 	.word	0x40021000
 8005cb4:	40010000 	.word	0x40010000
 8005cb8:	48000400 	.word	0x48000400
 8005cbc:	48000800 	.word	0x48000800
 8005cc0:	48000c00 	.word	0x48000c00
 8005cc4:	48001000 	.word	0x48001000
 8005cc8:	48001400 	.word	0x48001400
 8005ccc:	40010400 	.word	0x40010400

08005cd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	460b      	mov	r3, r1
 8005cda:	807b      	strh	r3, [r7, #2]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ce0:	787b      	ldrb	r3, [r7, #1]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005ce6:	887a      	ldrh	r2, [r7, #2]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005cec:	e002      	b.n	8005cf4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005cee:	887a      	ldrh	r2, [r7, #2]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e08d      	b.n	8005e2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d106      	bne.n	8005d2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7fc fb9a 	bl	8002460 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2224      	movs	r2, #36	@ 0x24
 8005d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0201 	bic.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685a      	ldr	r2, [r3, #4]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d107      	bne.n	8005d7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d76:	609a      	str	r2, [r3, #8]
 8005d78:	e006      	b.n	8005d88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	689a      	ldr	r2, [r3, #8]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005d86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d108      	bne.n	8005da2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d9e:	605a      	str	r2, [r3, #4]
 8005da0:	e007      	b.n	8005db2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005db0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6812      	ldr	r2, [r2, #0]
 8005dbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005dc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68da      	ldr	r2, [r3, #12]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005dd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691a      	ldr	r2, [r3, #16]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	430a      	orrs	r2, r1
 8005dee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	69d9      	ldr	r1, [r3, #28]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a1a      	ldr	r2, [r3, #32]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0201 	orr.w	r2, r2, #1
 8005e0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3708      	adds	r7, #8
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
	...

08005e38 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b08a      	sub	sp, #40	@ 0x28
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	607a      	str	r2, [r7, #4]
 8005e42:	461a      	mov	r2, r3
 8005e44:	460b      	mov	r3, r1
 8005e46:	817b      	strh	r3, [r7, #10]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b20      	cmp	r3, #32
 8005e5a:	f040 80ef 	bne.w	800603c <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e6c:	d101      	bne.n	8005e72 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8005e6e:	2302      	movs	r3, #2
 8005e70:	e0e5      	b.n	800603e <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_I2C_Master_Transmit_DMA+0x48>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	e0de      	b.n	800603e <HAL_I2C_Master_Transmit_DMA+0x206>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2221      	movs	r2, #33	@ 0x21
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2210      	movs	r2, #16
 8005e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	893a      	ldrh	r2, [r7, #8]
 8005ea8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	4a66      	ldr	r2, [pc, #408]	@ (8006048 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8005eae:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	4a66      	ldr	r2, [pc, #408]	@ (800604c <HAL_I2C_Master_Transmit_DMA+0x214>)
 8005eb4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2bff      	cmp	r3, #255	@ 0xff
 8005ebe:	d906      	bls.n	8005ece <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	22ff      	movs	r2, #255	@ 0xff
 8005ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005ec6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	e007      	b.n	8005ede <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005ed8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005edc:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d01a      	beq.n	8005f1c <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eea:	781a      	ldrb	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef6:	1c5a      	adds	r2, r3, #1
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f00:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d074      	beq.n	800600e <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d022      	beq.n	8005f72 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f30:	4a47      	ldr	r2, [pc, #284]	@ (8006050 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8005f32:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f38:	4a46      	ldr	r2, [pc, #280]	@ (8006054 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8005f3a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f40:	2200      	movs	r2, #0
 8005f42:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f48:	2200      	movs	r2, #0
 8005f4a:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f54:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8005f5c:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8005f62:	f7ff fa9b 	bl	800549c <HAL_DMA_Start_IT>
 8005f66:	4603      	mov	r3, r0
 8005f68:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005f6a:	7dfb      	ldrb	r3, [r7, #23]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d13a      	bne.n	8005fe6 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8005f70:	e013      	b.n	8005f9a <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2220      	movs	r2, #32
 8005f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f86:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e051      	b.n	800603e <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	8979      	ldrh	r1, [r7, #10]
 8005fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8006058 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f001 fba5 	bl	80076fc <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005fcc:	2110      	movs	r1, #16
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f001 fbc6 	bl	8007760 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fe2:	601a      	str	r2, [r3, #0]
 8005fe4:	e028      	b.n	8006038 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ffa:	f043 0210 	orr.w	r2, r3, #16
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e017      	b.n	800603e <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4a12      	ldr	r2, [pc, #72]	@ (800605c <HAL_I2C_Master_Transmit_DMA+0x224>)
 8006012:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	b2da      	uxtb	r2, r3
 8006018:	8979      	ldrh	r1, [r7, #10]
 800601a:	4b0f      	ldr	r3, [pc, #60]	@ (8006058 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f001 fb6a 	bl	80076fc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006030:	2101      	movs	r1, #1
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f001 fb94 	bl	8007760 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	e000      	b.n	800603e <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 800603c:	2302      	movs	r3, #2
  }
}
 800603e:	4618      	mov	r0, r3
 8006040:	3720      	adds	r7, #32
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	ffff0000 	.word	0xffff0000
 800604c:	0800667b 	.word	0x0800667b
 8006050:	080075fb 	.word	0x080075fb
 8006054:	08007691 	.word	0x08007691
 8006058:	80002000 	.word	0x80002000
 800605c:	0800623b 	.word	0x0800623b

08006060 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800607c:	2b00      	cmp	r3, #0
 800607e:	d005      	beq.n	800608c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	68f9      	ldr	r1, [r7, #12]
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	4798      	blx	r3
  }
}
 800608c:	bf00      	nop
 800608e:	3710      	adds	r7, #16
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00f      	beq.n	80060d6 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00a      	beq.n	80060d6 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c4:	f043 0201 	orr.w	r2, r3, #1
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80060d4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00f      	beq.n	8006100 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ee:	f043 0208 	orr.w	r2, r3, #8
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80060fe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00f      	beq.n	800612a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00a      	beq.n	800612a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006118:	f043 0202 	orr.w	r2, r3, #2
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006128:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f003 030b 	and.w	r3, r3, #11
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800613a:	68f9      	ldr	r1, [r7, #12]
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f001 f921 	bl	8007384 <I2C_ITError>
  }
}
 8006142:	bf00      	nop
 8006144:	3718      	adds	r7, #24
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800614a:	b480      	push	{r7}
 800614c:	b083      	sub	sp, #12
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006152:	bf00      	nop
 8006154:	370c      	adds	r7, #12
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800615e:	b480      	push	{r7}
 8006160:	b083      	sub	sp, #12
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006172:	b480      	push	{r7}
 8006174:	b083      	sub	sp, #12
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	460b      	mov	r3, r1
 8006190:	70fb      	strb	r3, [r7, #3]
 8006192:	4613      	mov	r3, r2
 8006194:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006214:	b2db      	uxtb	r3, r3
}
 8006216:	4618      	mov	r0, r3
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800622e:	4618      	mov	r0, r3
 8006230:	370c      	adds	r7, #12
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b088      	sub	sp, #32
 800623e:	af02      	add	r7, sp, #8
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006250:	2b01      	cmp	r3, #1
 8006252:	d101      	bne.n	8006258 <I2C_Master_ISR_IT+0x1e>
 8006254:	2302      	movs	r3, #2
 8006256:	e113      	b.n	8006480 <I2C_Master_ISR_IT+0x246>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	f003 0310 	and.w	r3, r3, #16
 8006266:	2b00      	cmp	r3, #0
 8006268:	d012      	beq.n	8006290 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00d      	beq.n	8006290 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2210      	movs	r2, #16
 800627a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006280:	f043 0204 	orr.w	r2, r3, #4
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f001 f992 	bl	80075b2 <I2C_Flush_TXDR>
 800628e:	e0e4      	b.n	800645a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f003 0304 	and.w	r3, r3, #4
 8006296:	2b00      	cmp	r3, #0
 8006298:	d022      	beq.n	80062e0 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d01d      	beq.n	80062e0 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f023 0304 	bic.w	r3, r3, #4
 80062aa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b6:	b2d2      	uxtb	r2, r2
 80062b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c8:	3b01      	subs	r3, #1
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29a      	uxth	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062de:	e0bc      	b.n	800645a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d128      	bne.n	800633c <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d023      	beq.n	800633c <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d01e      	beq.n	800633c <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006302:	b29b      	uxth	r3, r3
 8006304:	2b00      	cmp	r3, #0
 8006306:	f000 80a8 	beq.w	800645a <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630e:	781a      	ldrb	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631a:	1c5a      	adds	r2, r3, #1
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006324:	3b01      	subs	r3, #1
 8006326:	b29a      	uxth	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006330:	b29b      	uxth	r3, r3
 8006332:	3b01      	subs	r3, #1
 8006334:	b29a      	uxth	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800633a:	e08e      	b.n	800645a <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006342:	2b00      	cmp	r3, #0
 8006344:	d05c      	beq.n	8006400 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800634c:	2b00      	cmp	r3, #0
 800634e:	d057      	beq.n	8006400 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006354:	b29b      	uxth	r3, r3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d040      	beq.n	80063dc <I2C_Master_ISR_IT+0x1a2>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800635e:	2b00      	cmp	r3, #0
 8006360:	d13c      	bne.n	80063dc <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	b29b      	uxth	r3, r3
 800636a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800636e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006374:	b29b      	uxth	r3, r3
 8006376:	2bff      	cmp	r3, #255	@ 0xff
 8006378:	d90e      	bls.n	8006398 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	22ff      	movs	r2, #255	@ 0xff
 800637e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006384:	b2da      	uxtb	r2, r3
 8006386:	8a79      	ldrh	r1, [r7, #18]
 8006388:	2300      	movs	r3, #0
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f001 f9b3 	bl	80076fc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006396:	e032      	b.n	80063fe <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800639c:	b29a      	uxth	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80063aa:	d00b      	beq.n	80063c4 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063b0:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80063b6:	8a79      	ldrh	r1, [r7, #18]
 80063b8:	2000      	movs	r0, #0
 80063ba:	9000      	str	r0, [sp, #0]
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f001 f99d 	bl	80076fc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063c2:	e01c      	b.n	80063fe <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c8:	b2da      	uxtb	r2, r3
 80063ca:	8a79      	ldrh	r1, [r7, #18]
 80063cc:	2300      	movs	r3, #0
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f001 f991 	bl	80076fc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063da:	e010      	b.n	80063fe <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063ea:	d003      	beq.n	80063f4 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 fcb0 	bl	8006d52 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063f2:	e032      	b.n	800645a <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80063f4:	2140      	movs	r1, #64	@ 0x40
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 ffc4 	bl	8007384 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063fc:	e02d      	b.n	800645a <I2C_Master_ISR_IT+0x220>
 80063fe:	e02c      	b.n	800645a <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006406:	2b00      	cmp	r3, #0
 8006408:	d027      	beq.n	800645a <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006410:	2b00      	cmp	r3, #0
 8006412:	d022      	beq.n	800645a <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006418:	b29b      	uxth	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d119      	bne.n	8006452 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006428:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800642c:	d015      	beq.n	800645a <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006432:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006436:	d108      	bne.n	800644a <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006446:	605a      	str	r2, [r3, #4]
 8006448:	e007      	b.n	800645a <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 fc81 	bl	8006d52 <I2C_ITMasterSeqCplt>
 8006450:	e003      	b.n	800645a <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006452:	2140      	movs	r1, #64	@ 0x40
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 ff95 	bl	8007384 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f003 0320 	and.w	r3, r3, #32
 8006460:	2b00      	cmp	r3, #0
 8006462:	d008      	beq.n	8006476 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800646e:	6979      	ldr	r1, [r7, #20]
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f000 fd07 	bl	8006e84 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	4618      	mov	r0, r3
 8006482:	3718      	adds	r7, #24
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006498:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d101      	bne.n	80064ac <I2C_Slave_ISR_IT+0x24>
 80064a8:	2302      	movs	r3, #2
 80064aa:	e0e2      	b.n	8006672 <I2C_Slave_ISR_IT+0x1ea>
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f003 0320 	and.w	r3, r3, #32
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d009      	beq.n	80064d2 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d004      	beq.n	80064d2 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80064c8:	6939      	ldr	r1, [r7, #16]
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f000 fda2 	bl	8007014 <I2C_ITSlaveCplt>
 80064d0:	e0ca      	b.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f003 0310 	and.w	r3, r3, #16
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d04b      	beq.n	8006574 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d046      	beq.n	8006574 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d128      	bne.n	8006542 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b28      	cmp	r3, #40	@ 0x28
 80064fa:	d108      	bne.n	800650e <I2C_Slave_ISR_IT+0x86>
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006502:	d104      	bne.n	800650e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006504:	6939      	ldr	r1, [r7, #16]
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 fee8 	bl	80072dc <I2C_ITListenCplt>
 800650c:	e031      	b.n	8006572 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b29      	cmp	r3, #41	@ 0x29
 8006518:	d10e      	bne.n	8006538 <I2C_Slave_ISR_IT+0xb0>
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006520:	d00a      	beq.n	8006538 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2210      	movs	r2, #16
 8006528:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800652a:	68f8      	ldr	r0, [r7, #12]
 800652c:	f001 f841 	bl	80075b2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 fc4b 	bl	8006dcc <I2C_ITSlaveSeqCplt>
 8006536:	e01c      	b.n	8006572 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2210      	movs	r2, #16
 800653e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006540:	e08f      	b.n	8006662 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2210      	movs	r2, #16
 8006548:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800654e:	f043 0204 	orr.w	r2, r3, #4
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d003      	beq.n	8006564 <I2C_Slave_ISR_IT+0xdc>
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006562:	d17e      	bne.n	8006662 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006568:	4619      	mov	r1, r3
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 ff0a 	bl	8007384 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006570:	e077      	b.n	8006662 <I2C_Slave_ISR_IT+0x1da>
 8006572:	e076      	b.n	8006662 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	f003 0304 	and.w	r3, r3, #4
 800657a:	2b00      	cmp	r3, #0
 800657c:	d02f      	beq.n	80065de <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006584:	2b00      	cmp	r3, #0
 8006586:	d02a      	beq.n	80065de <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d018      	beq.n	80065c4 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659c:	b2d2      	uxtb	r2, r2
 800659e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ae:	3b01      	subs	r3, #1
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3b01      	subs	r3, #1
 80065be:	b29a      	uxth	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d14b      	bne.n	8006666 <I2C_Slave_ISR_IT+0x1de>
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80065d4:	d047      	beq.n	8006666 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 fbf8 	bl	8006dcc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80065dc:	e043      	b.n	8006666 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f003 0308 	and.w	r3, r3, #8
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d009      	beq.n	80065fc <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d004      	beq.n	80065fc <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80065f2:	6939      	ldr	r1, [r7, #16]
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	f000 fb28 	bl	8006c4a <I2C_ITAddrCplt>
 80065fa:	e035      	b.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d030      	beq.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800660c:	2b00      	cmp	r3, #0
 800660e:	d02b      	beq.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006614:	b29b      	uxth	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d018      	beq.n	800664c <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661e:	781a      	ldrb	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662a:	1c5a      	adds	r2, r3, #1
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006634:	b29b      	uxth	r3, r3
 8006636:	3b01      	subs	r3, #1
 8006638:	b29a      	uxth	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006642:	3b01      	subs	r3, #1
 8006644:	b29a      	uxth	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	851a      	strh	r2, [r3, #40]	@ 0x28
 800664a:	e00d      	b.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006652:	d002      	beq.n	800665a <I2C_Slave_ISR_IT+0x1d2>
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d106      	bne.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f000 fbb6 	bl	8006dcc <I2C_ITSlaveSeqCplt>
 8006660:	e002      	b.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006662:	bf00      	nop
 8006664:	e000      	b.n	8006668 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006666:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3718      	adds	r7, #24
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b088      	sub	sp, #32
 800667e:	af02      	add	r7, sp, #8
 8006680:	60f8      	str	r0, [r7, #12]
 8006682:	60b9      	str	r1, [r7, #8]
 8006684:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800668c:	2b01      	cmp	r3, #1
 800668e:	d101      	bne.n	8006694 <I2C_Master_ISR_DMA+0x1a>
 8006690:	2302      	movs	r3, #2
 8006692:	e0d9      	b.n	8006848 <I2C_Master_ISR_DMA+0x1ce>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f003 0310 	and.w	r3, r3, #16
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d016      	beq.n	80066d4 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d011      	beq.n	80066d4 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2210      	movs	r2, #16
 80066b6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066bc:	f043 0204 	orr.w	r2, r3, #4
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80066c4:	2120      	movs	r1, #32
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f001 f84a 	bl	8007760 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f000 ff70 	bl	80075b2 <I2C_Flush_TXDR>
 80066d2:	e0b4      	b.n	800683e <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d071      	beq.n	80067c2 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d06c      	beq.n	80067c2 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066f6:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d04e      	beq.n	80067a0 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	b29b      	uxth	r3, r3
 800670a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800670e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006714:	b29b      	uxth	r3, r3
 8006716:	2bff      	cmp	r3, #255	@ 0xff
 8006718:	d906      	bls.n	8006728 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	22ff      	movs	r2, #255	@ 0xff
 800671e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8006720:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006724:	617b      	str	r3, [r7, #20]
 8006726:	e010      	b.n	800674a <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006736:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800673a:	d003      	beq.n	8006744 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006740:	617b      	str	r3, [r7, #20]
 8006742:	e002      	b.n	800674a <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006744:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006748:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800674e:	b2da      	uxtb	r2, r3
 8006750:	8a79      	ldrh	r1, [r7, #18]
 8006752:	2300      	movs	r3, #0
 8006754:	9300      	str	r3, [sp, #0]
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f000 ffcf 	bl	80076fc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006762:	b29a      	uxth	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b22      	cmp	r3, #34	@ 0x22
 800677a:	d108      	bne.n	800678e <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800678a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800678c:	e057      	b.n	800683e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800679c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800679e:	e04e      	b.n	800683e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067ae:	d003      	beq.n	80067b8 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 face 	bl	8006d52 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80067b6:	e042      	b.n	800683e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80067b8:	2140      	movs	r1, #64	@ 0x40
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f000 fde2 	bl	8007384 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80067c0:	e03d      	b.n	800683e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d028      	beq.n	800681e <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d023      	beq.n	800681e <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067da:	b29b      	uxth	r3, r3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d119      	bne.n	8006814 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067ee:	d025      	beq.n	800683c <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80067f8:	d108      	bne.n	800680c <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006808:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800680a:	e017      	b.n	800683c <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 faa0 	bl	8006d52 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006812:	e013      	b.n	800683c <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006814:	2140      	movs	r1, #64	@ 0x40
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 fdb4 	bl	8007384 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800681c:	e00e      	b.n	800683c <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	f003 0320 	and.w	r3, r3, #32
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00a      	beq.n	800683e <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800682e:	2b00      	cmp	r3, #0
 8006830:	d005      	beq.n	800683e <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006832:	68b9      	ldr	r1, [r7, #8]
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 fb25 	bl	8006e84 <I2C_ITMasterCplt>
 800683a:	e000      	b.n	800683e <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800683c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3718      	adds	r7, #24
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b088      	sub	sp, #32
 8006854:	af02      	add	r7, sp, #8
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800685c:	4b8d      	ldr	r3, [pc, #564]	@ (8006a94 <I2C_Mem_ISR_DMA+0x244>)
 800685e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006866:	2b01      	cmp	r3, #1
 8006868:	d101      	bne.n	800686e <I2C_Mem_ISR_DMA+0x1e>
 800686a:	2302      	movs	r3, #2
 800686c:	e10e      	b.n	8006a8c <I2C_Mem_ISR_DMA+0x23c>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	f003 0310 	and.w	r3, r3, #16
 800687c:	2b00      	cmp	r3, #0
 800687e:	d016      	beq.n	80068ae <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006886:	2b00      	cmp	r3, #0
 8006888:	d011      	beq.n	80068ae <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2210      	movs	r2, #16
 8006890:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006896:	f043 0204 	orr.w	r2, r3, #4
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800689e:	2120      	movs	r1, #32
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f000 ff5d 	bl	8007760 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 fe83 	bl	80075b2 <I2C_Flush_TXDR>
 80068ac:	e0e9      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00e      	beq.n	80068d6 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d009      	beq.n	80068d6 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80068ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f04f 32ff 	mov.w	r2, #4294967295
 80068d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80068d4:	e0d5      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d05f      	beq.n	80069a0 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d05a      	beq.n	80069a0 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80068ea:	2101      	movs	r1, #1
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 ffbb 	bl	8007868 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80068f2:	2110      	movs	r1, #16
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f000 ff33 	bl	8007760 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068fe:	b29b      	uxth	r3, r3
 8006900:	2b00      	cmp	r3, #0
 8006902:	d048      	beq.n	8006996 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006908:	b29b      	uxth	r3, r3
 800690a:	2bff      	cmp	r3, #255	@ 0xff
 800690c:	d910      	bls.n	8006930 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	22ff      	movs	r2, #255	@ 0xff
 8006912:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006918:	b299      	uxth	r1, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800691e:	b2da      	uxtb	r2, r3
 8006920:	2300      	movs	r3, #0
 8006922:	9300      	str	r3, [sp, #0]
 8006924:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 fee7 	bl	80076fc <I2C_TransferConfig>
 800692e:	e011      	b.n	8006954 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006934:	b29a      	uxth	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800693e:	b299      	uxth	r1, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006944:	b2da      	uxtb	r2, r3
 8006946:	2300      	movs	r3, #0
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 fed4 	bl	80076fc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006958:	b29a      	uxth	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	b29a      	uxth	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b22      	cmp	r3, #34	@ 0x22
 8006970:	d108      	bne.n	8006984 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006980:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006982:	e07e      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006992:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006994:	e075      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006996:	2140      	movs	r1, #64	@ 0x40
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 fcf3 	bl	8007384 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800699e:	e070      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d05d      	beq.n	8006a66 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d058      	beq.n	8006a66 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80069b4:	2101      	movs	r1, #1
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 ff56 	bl	8007868 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80069bc:	2110      	movs	r1, #16
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 fece 	bl	8007760 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b22      	cmp	r3, #34	@ 0x22
 80069ce:	d101      	bne.n	80069d4 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 80069d0:	4b31      	ldr	r3, [pc, #196]	@ (8006a98 <I2C_Mem_ISR_DMA+0x248>)
 80069d2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069d8:	b29b      	uxth	r3, r3
 80069da:	2bff      	cmp	r3, #255	@ 0xff
 80069dc:	d910      	bls.n	8006a00 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	22ff      	movs	r2, #255	@ 0xff
 80069e2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069e8:	b299      	uxth	r1, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ee:	b2da      	uxtb	r2, r3
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	9300      	str	r3, [sp, #0]
 80069f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 fe7f 	bl	80076fc <I2C_TransferConfig>
 80069fe:	e011      	b.n	8006a24 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a04:	b29a      	uxth	r2, r3
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a0e:	b299      	uxth	r1, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f000 fe6c 	bl	80076fc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b22      	cmp	r3, #34	@ 0x22
 8006a40:	d108      	bne.n	8006a54 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a50:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a52:	e016      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a62:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a64:	e00d      	b.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	f003 0320 	and.w	r3, r3, #32
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d008      	beq.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d003      	beq.n	8006a82 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006a7a:	68b9      	ldr	r1, [r7, #8]
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 fa01 	bl	8006e84 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3718      	adds	r7, #24
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	80002000 	.word	0x80002000
 8006a98:	80002400 	.word	0x80002400

08006a9c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b088      	sub	sp, #32
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aac:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d101      	bne.n	8006ac0 <I2C_Slave_ISR_DMA+0x24>
 8006abc:	2302      	movs	r3, #2
 8006abe:	e0c0      	b.n	8006c42 <I2C_Slave_ISR_DMA+0x1a6>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	f003 0320 	and.w	r3, r3, #32
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d009      	beq.n	8006ae6 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d004      	beq.n	8006ae6 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8006adc:	68b9      	ldr	r1, [r7, #8]
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 fa98 	bl	8007014 <I2C_ITSlaveCplt>
 8006ae4:	e0a8      	b.n	8006c38 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	f003 0310 	and.w	r3, r3, #16
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 8095 	beq.w	8006c1c <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 808f 	beq.w	8006c1c <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d07d      	beq.n	8006c0e <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00c      	beq.n	8006b34 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d007      	beq.n	8006b34 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d101      	bne.n	8006b34 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8006b30:	2301      	movs	r3, #1
 8006b32:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00c      	beq.n	8006b56 <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d007      	beq.n	8006b56 <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d101      	bne.n	8006b56 <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8006b52:	2301      	movs	r3, #1
 8006b54:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d128      	bne.n	8006bae <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b28      	cmp	r3, #40	@ 0x28
 8006b66:	d108      	bne.n	8006b7a <I2C_Slave_ISR_DMA+0xde>
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b6e:	d104      	bne.n	8006b7a <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006b70:	68b9      	ldr	r1, [r7, #8]
 8006b72:	68f8      	ldr	r0, [r7, #12]
 8006b74:	f000 fbb2 	bl	80072dc <I2C_ITListenCplt>
 8006b78:	e048      	b.n	8006c0c <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b29      	cmp	r3, #41	@ 0x29
 8006b84:	d10e      	bne.n	8006ba4 <I2C_Slave_ISR_DMA+0x108>
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b8c:	d00a      	beq.n	8006ba4 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2210      	movs	r2, #16
 8006b94:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 fd0b 	bl	80075b2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 f915 	bl	8006dcc <I2C_ITSlaveSeqCplt>
 8006ba2:	e033      	b.n	8006c0c <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2210      	movs	r2, #16
 8006baa:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8006bac:	e034      	b.n	8006c18 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2210      	movs	r2, #16
 8006bb4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bba:	f043 0204 	orr.w	r2, r3, #4
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bc8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d003      	beq.n	8006bd8 <I2C_Slave_ISR_DMA+0x13c>
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bd6:	d11f      	bne.n	8006c18 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006bd8:	7dfb      	ldrb	r3, [r7, #23]
 8006bda:	2b21      	cmp	r3, #33	@ 0x21
 8006bdc:	d002      	beq.n	8006be4 <I2C_Slave_ISR_DMA+0x148>
 8006bde:	7dfb      	ldrb	r3, [r7, #23]
 8006be0:	2b29      	cmp	r3, #41	@ 0x29
 8006be2:	d103      	bne.n	8006bec <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2221      	movs	r2, #33	@ 0x21
 8006be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8006bea:	e008      	b.n	8006bfe <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006bec:	7dfb      	ldrb	r3, [r7, #23]
 8006bee:	2b22      	cmp	r3, #34	@ 0x22
 8006bf0:	d002      	beq.n	8006bf8 <I2C_Slave_ISR_DMA+0x15c>
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
 8006bf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bf6:	d102      	bne.n	8006bfe <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2222      	movs	r2, #34	@ 0x22
 8006bfc:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c02:	4619      	mov	r1, r3
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f000 fbbd 	bl	8007384 <I2C_ITError>
      if (treatdmanack == 1U)
 8006c0a:	e005      	b.n	8006c18 <I2C_Slave_ISR_DMA+0x17c>
 8006c0c:	e004      	b.n	8006c18 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2210      	movs	r2, #16
 8006c14:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006c16:	e00f      	b.n	8006c38 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8006c18:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006c1a:	e00d      	b.n	8006c38 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f003 0308 	and.w	r3, r3, #8
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d008      	beq.n	8006c38 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d003      	beq.n	8006c38 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006c30:	68b9      	ldr	r1, [r7, #8]
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 f809 	bl	8006c4a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3720      	adds	r7, #32
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}

08006c4a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b084      	sub	sp, #16
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006c60:	2b28      	cmp	r3, #40	@ 0x28
 8006c62:	d16a      	bne.n	8006d3a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	0c1b      	lsrs	r3, r3, #16
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	0c1b      	lsrs	r3, r3, #16
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006c82:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c90:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006c9e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	2b02      	cmp	r3, #2
 8006ca6:	d138      	bne.n	8006d1a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006ca8:	897b      	ldrh	r3, [r7, #10]
 8006caa:	09db      	lsrs	r3, r3, #7
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	89bb      	ldrh	r3, [r7, #12]
 8006cb0:	4053      	eors	r3, r2
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	f003 0306 	and.w	r3, r3, #6
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d11c      	bne.n	8006cf6 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006cbc:	897b      	ldrh	r3, [r7, #10]
 8006cbe:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d13b      	bne.n	8006d4a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2208      	movs	r2, #8
 8006cde:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006ce8:	89ba      	ldrh	r2, [r7, #12]
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
 8006cec:	4619      	mov	r1, r3
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7ff fa49 	bl	8006186 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006cf4:	e029      	b.n	8006d4a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006cf6:	893b      	ldrh	r3, [r7, #8]
 8006cf8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006cfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 fdb2 	bl	8007868 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d0c:	89ba      	ldrh	r2, [r7, #12]
 8006d0e:	7bfb      	ldrb	r3, [r7, #15]
 8006d10:	4619      	mov	r1, r3
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7ff fa37 	bl	8006186 <HAL_I2C_AddrCallback>
}
 8006d18:	e017      	b.n	8006d4a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006d1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fda2 	bl	8007868 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d2c:	89ba      	ldrh	r2, [r7, #12]
 8006d2e:	7bfb      	ldrb	r3, [r7, #15]
 8006d30:	4619      	mov	r1, r3
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f7ff fa27 	bl	8006186 <HAL_I2C_AddrCallback>
}
 8006d38:	e007      	b.n	8006d4a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2208      	movs	r2, #8
 8006d40:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006d4a:	bf00      	nop
 8006d4c:	3710      	adds	r7, #16
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b082      	sub	sp, #8
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	2b21      	cmp	r3, #33	@ 0x21
 8006d6c:	d115      	bne.n	8006d9a <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2220      	movs	r2, #32
 8006d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2211      	movs	r2, #17
 8006d7a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006d82:	2101      	movs	r1, #1
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 fd6f 	bl	8007868 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f7fa fa0a 	bl	80011ac <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006d98:	e014      	b.n	8006dc4 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2212      	movs	r2, #18
 8006da6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006dae:	2102      	movs	r1, #2
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 fd59 	bl	8007868 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f7ff f9c3 	bl	800614a <HAL_I2C_MasterRxCpltCallback>
}
 8006dc4:	bf00      	nop
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d008      	beq.n	8006e00 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	e00c      	b.n	8006e1a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d007      	beq.n	8006e1a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e18:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b29      	cmp	r3, #41	@ 0x29
 8006e24:	d112      	bne.n	8006e4c <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2228      	movs	r2, #40	@ 0x28
 8006e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2221      	movs	r2, #33	@ 0x21
 8006e32:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006e34:	2101      	movs	r1, #1
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fd16 	bl	8007868 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7ff f98a 	bl	800615e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006e4a:	e017      	b.n	8006e7c <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e56:	d111      	bne.n	8006e7c <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2228      	movs	r2, #40	@ 0x28
 8006e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2222      	movs	r2, #34	@ 0x22
 8006e64:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006e66:	2102      	movs	r1, #2
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f000 fcfd 	bl	8007868 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f7ff f97b 	bl	8006172 <HAL_I2C_SlaveRxCpltCallback>
}
 8006e7c:	bf00      	nop
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b086      	sub	sp, #24
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2220      	movs	r2, #32
 8006e98:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b21      	cmp	r3, #33	@ 0x21
 8006ea4:	d107      	bne.n	8006eb6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006ea6:	2101      	movs	r1, #1
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 fcdd 	bl	8007868 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2211      	movs	r2, #17
 8006eb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006eb4:	e00c      	b.n	8006ed0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b22      	cmp	r3, #34	@ 0x22
 8006ec0:	d106      	bne.n	8006ed0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006ec2:	2102      	movs	r1, #2
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fccf 	bl	8007868 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2212      	movs	r2, #18
 8006ece:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6859      	ldr	r1, [r3, #4]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	4b4c      	ldr	r3, [pc, #304]	@ (800700c <I2C_ITMasterCplt+0x188>)
 8006edc:	400b      	ands	r3, r1
 8006ede:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a49      	ldr	r2, [pc, #292]	@ (8007010 <I2C_ITMasterCplt+0x18c>)
 8006eea:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f003 0310 	and.w	r3, r3, #16
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d009      	beq.n	8006f0a <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2210      	movs	r2, #16
 8006efc:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f02:	f043 0204 	orr.w	r2, r3, #4
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b60      	cmp	r3, #96	@ 0x60
 8006f14:	d10a      	bne.n	8006f2c <I2C_ITMasterCplt+0xa8>
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f003 0304 	and.w	r3, r3, #4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 fb40 	bl	80075b2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f36:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b60      	cmp	r3, #96	@ 0x60
 8006f42:	d002      	beq.n	8006f4a <I2C_ITMasterCplt+0xc6>
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d006      	beq.n	8006f58 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fa17 	bl	8007384 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006f56:	e054      	b.n	8007002 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	2b21      	cmp	r3, #33	@ 0x21
 8006f62:	d124      	bne.n	8006fae <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2220      	movs	r2, #32
 8006f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b40      	cmp	r3, #64	@ 0x40
 8006f7c:	d10b      	bne.n	8006f96 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f7ff f911 	bl	80061b6 <HAL_I2C_MemTxCpltCallback>
}
 8006f94:	e035      	b.n	8007002 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7fa f900 	bl	80011ac <HAL_I2C_MasterTxCpltCallback>
}
 8006fac:	e029      	b.n	8007002 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b22      	cmp	r3, #34	@ 0x22
 8006fb8:	d123      	bne.n	8007002 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b40      	cmp	r3, #64	@ 0x40
 8006fd2:	d10b      	bne.n	8006fec <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7ff f8f0 	bl	80061ca <HAL_I2C_MemRxCpltCallback>
}
 8006fea:	e00a      	b.n	8007002 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f7ff f8a4 	bl	800614a <HAL_I2C_MasterRxCpltCallback>
}
 8007002:	bf00      	nop
 8007004:	3718      	adds	r7, #24
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	fe00e800 	.word	0xfe00e800
 8007010:	ffff0000 	.word	0xffff0000

08007014 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b086      	sub	sp, #24
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800702e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007036:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2220      	movs	r2, #32
 800703e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007040:	7afb      	ldrb	r3, [r7, #11]
 8007042:	2b21      	cmp	r3, #33	@ 0x21
 8007044:	d002      	beq.n	800704c <I2C_ITSlaveCplt+0x38>
 8007046:	7afb      	ldrb	r3, [r7, #11]
 8007048:	2b29      	cmp	r3, #41	@ 0x29
 800704a:	d108      	bne.n	800705e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800704c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 fc09 	bl	8007868 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2221      	movs	r2, #33	@ 0x21
 800705a:	631a      	str	r2, [r3, #48]	@ 0x30
 800705c:	e019      	b.n	8007092 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800705e:	7afb      	ldrb	r3, [r7, #11]
 8007060:	2b22      	cmp	r3, #34	@ 0x22
 8007062:	d002      	beq.n	800706a <I2C_ITSlaveCplt+0x56>
 8007064:	7afb      	ldrb	r3, [r7, #11]
 8007066:	2b2a      	cmp	r3, #42	@ 0x2a
 8007068:	d108      	bne.n	800707c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800706a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 fbfa 	bl	8007868 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2222      	movs	r2, #34	@ 0x22
 8007078:	631a      	str	r2, [r3, #48]	@ 0x30
 800707a:	e00a      	b.n	8007092 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800707c:	7afb      	ldrb	r3, [r7, #11]
 800707e:	2b28      	cmp	r3, #40	@ 0x28
 8007080:	d107      	bne.n	8007092 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007082:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fbee 	bl	8007868 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	685a      	ldr	r2, [r3, #4]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070a0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6859      	ldr	r1, [r3, #4]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	4b89      	ldr	r3, [pc, #548]	@ (80072d4 <I2C_ITSlaveCplt+0x2c0>)
 80070ae:	400b      	ands	r3, r1
 80070b0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 fa7d 	bl	80075b2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d013      	beq.n	80070ea <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80070d0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d01f      	beq.n	800711a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80070e8:	e017      	b.n	800711a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d012      	beq.n	800711a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007102:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007108:	2b00      	cmp	r3, #0
 800710a:	d006      	beq.n	800711a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	b29a      	uxth	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f003 0304 	and.w	r3, r3, #4
 8007120:	2b00      	cmp	r3, #0
 8007122:	d020      	beq.n	8007166 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f023 0304 	bic.w	r3, r3, #4
 800712a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713e:	1c5a      	adds	r2, r3, #1
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00c      	beq.n	8007166 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007150:	3b01      	subs	r3, #1
 8007152:	b29a      	uxth	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800715c:	b29b      	uxth	r3, r3
 800715e:	3b01      	subs	r3, #1
 8007160:	b29a      	uxth	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800716a:	b29b      	uxth	r3, r3
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007174:	f043 0204 	orr.w	r2, r3, #4
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	f003 0310 	and.w	r3, r3, #16
 8007182:	2b00      	cmp	r3, #0
 8007184:	d049      	beq.n	800721a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800718c:	2b00      	cmp	r3, #0
 800718e:	d044      	beq.n	800721a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007194:	b29b      	uxth	r3, r3
 8007196:	2b00      	cmp	r3, #0
 8007198:	d128      	bne.n	80071ec <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b28      	cmp	r3, #40	@ 0x28
 80071a4:	d108      	bne.n	80071b8 <I2C_ITSlaveCplt+0x1a4>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071ac:	d104      	bne.n	80071b8 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80071ae:	6979      	ldr	r1, [r7, #20]
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f893 	bl	80072dc <I2C_ITListenCplt>
 80071b6:	e030      	b.n	800721a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b29      	cmp	r3, #41	@ 0x29
 80071c2:	d10e      	bne.n	80071e2 <I2C_ITSlaveCplt+0x1ce>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80071ca:	d00a      	beq.n	80071e2 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2210      	movs	r2, #16
 80071d2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f9ec 	bl	80075b2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7ff fdf6 	bl	8006dcc <I2C_ITSlaveSeqCplt>
 80071e0:	e01b      	b.n	800721a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2210      	movs	r2, #16
 80071e8:	61da      	str	r2, [r3, #28]
 80071ea:	e016      	b.n	800721a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2210      	movs	r2, #16
 80071f2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071f8:	f043 0204 	orr.w	r2, r3, #4
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d003      	beq.n	800720e <I2C_ITSlaveCplt+0x1fa>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800720c:	d105      	bne.n	800721a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007212:	4619      	mov	r1, r3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f8b5 	bl	8007384 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800722c:	2b00      	cmp	r3, #0
 800722e:	d010      	beq.n	8007252 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007234:	4619      	mov	r1, r3
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 f8a4 	bl	8007384 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b28      	cmp	r3, #40	@ 0x28
 8007246:	d141      	bne.n	80072cc <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007248:	6979      	ldr	r1, [r7, #20]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f846 	bl	80072dc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007250:	e03c      	b.n	80072cc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007256:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800725a:	d014      	beq.n	8007286 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f7ff fdb5 	bl	8006dcc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a1c      	ldr	r2, [pc, #112]	@ (80072d8 <I2C_ITSlaveCplt+0x2c4>)
 8007266:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2220      	movs	r2, #32
 800726c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f7fe ff8f 	bl	80061a2 <HAL_I2C_ListenCpltCallback>
}
 8007284:	e022      	b.n	80072cc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b22      	cmp	r3, #34	@ 0x22
 8007290:	d10e      	bne.n	80072b0 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2220      	movs	r2, #32
 8007296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7fe ff62 	bl	8006172 <HAL_I2C_SlaveRxCpltCallback>
}
 80072ae:	e00d      	b.n	80072cc <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2220      	movs	r2, #32
 80072b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f7fe ff49 	bl	800615e <HAL_I2C_SlaveTxCpltCallback>
}
 80072cc:	bf00      	nop
 80072ce:	3718      	adds	r7, #24
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	fe00e800 	.word	0xfe00e800
 80072d8:	ffff0000 	.word	0xffff0000

080072dc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a25      	ldr	r2, [pc, #148]	@ (8007380 <I2C_ITListenCplt+0xa4>)
 80072ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2220      	movs	r2, #32
 80072f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	f003 0304 	and.w	r3, r3, #4
 800730e:	2b00      	cmp	r3, #0
 8007310:	d022      	beq.n	8007358 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731c:	b2d2      	uxtb	r2, r2
 800731e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007324:	1c5a      	adds	r2, r3, #1
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800732e:	2b00      	cmp	r3, #0
 8007330:	d012      	beq.n	8007358 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007336:	3b01      	subs	r3, #1
 8007338:	b29a      	uxth	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007342:	b29b      	uxth	r3, r3
 8007344:	3b01      	subs	r3, #1
 8007346:	b29a      	uxth	r2, r3
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007350:	f043 0204 	orr.w	r2, r3, #4
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007358:	f248 0103 	movw	r1, #32771	@ 0x8003
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 fa83 	bl	8007868 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2210      	movs	r2, #16
 8007368:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7fe ff15 	bl	80061a2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007378:	bf00      	nop
 800737a:	3708      	adds	r7, #8
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	ffff0000 	.word	0xffff0000

08007384 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007394:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a6d      	ldr	r2, [pc, #436]	@ (8007558 <I2C_ITError+0x1d4>)
 80073a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	431a      	orrs	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80073b6:	7bfb      	ldrb	r3, [r7, #15]
 80073b8:	2b28      	cmp	r3, #40	@ 0x28
 80073ba:	d005      	beq.n	80073c8 <I2C_ITError+0x44>
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
 80073be:	2b29      	cmp	r3, #41	@ 0x29
 80073c0:	d002      	beq.n	80073c8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80073c2:	7bfb      	ldrb	r3, [r7, #15]
 80073c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80073c6:	d10b      	bne.n	80073e0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80073c8:	2103      	movs	r1, #3
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 fa4c 	bl	8007868 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2228      	movs	r2, #40	@ 0x28
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a60      	ldr	r2, [pc, #384]	@ (800755c <I2C_ITError+0x1d8>)
 80073dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80073de:	e030      	b.n	8007442 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80073e0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 fa3f 	bl	8007868 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f8e1 	bl	80075b2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b60      	cmp	r3, #96	@ 0x60
 80073fa:	d01f      	beq.n	800743c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2220      	movs	r2, #32
 8007400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b20      	cmp	r3, #32
 8007410:	d114      	bne.n	800743c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	f003 0310 	and.w	r3, r3, #16
 800741c:	2b10      	cmp	r3, #16
 800741e:	d109      	bne.n	8007434 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2210      	movs	r2, #16
 8007426:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800742c:	f043 0204 	orr.w	r2, r3, #4
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2220      	movs	r2, #32
 800743a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007446:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800744c:	2b00      	cmp	r3, #0
 800744e:	d039      	beq.n	80074c4 <I2C_ITError+0x140>
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2b11      	cmp	r3, #17
 8007454:	d002      	beq.n	800745c <I2C_ITError+0xd8>
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	2b21      	cmp	r3, #33	@ 0x21
 800745a:	d133      	bne.n	80074c4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007466:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800746a:	d107      	bne.n	800747c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800747a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007480:	4618      	mov	r0, r3
 8007482:	f7fe f9f5 	bl	8005870 <HAL_DMA_GetState>
 8007486:	4603      	mov	r3, r0
 8007488:	2b01      	cmp	r3, #1
 800748a:	d017      	beq.n	80074bc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007490:	4a33      	ldr	r2, [pc, #204]	@ (8007560 <I2C_ITError+0x1dc>)
 8007492:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a0:	4618      	mov	r0, r3
 80074a2:	f7fe f8cf 	bl	8005644 <HAL_DMA_Abort_IT>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d04d      	beq.n	8007548 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80074b6:	4610      	mov	r0, r2
 80074b8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80074ba:	e045      	b.n	8007548 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 f851 	bl	8007564 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80074c2:	e041      	b.n	8007548 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d039      	beq.n	8007540 <I2C_ITError+0x1bc>
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	2b12      	cmp	r3, #18
 80074d0:	d002      	beq.n	80074d8 <I2C_ITError+0x154>
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	2b22      	cmp	r3, #34	@ 0x22
 80074d6:	d133      	bne.n	8007540 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074e6:	d107      	bne.n	80074f8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074f6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7fe f9b7 	bl	8005870 <HAL_DMA_GetState>
 8007502:	4603      	mov	r3, r0
 8007504:	2b01      	cmp	r3, #1
 8007506:	d017      	beq.n	8007538 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800750c:	4a14      	ldr	r2, [pc, #80]	@ (8007560 <I2C_ITError+0x1dc>)
 800750e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800751c:	4618      	mov	r0, r3
 800751e:	f7fe f891 	bl	8005644 <HAL_DMA_Abort_IT>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d011      	beq.n	800754c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800752c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007532:	4610      	mov	r0, r2
 8007534:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007536:	e009      	b.n	800754c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 f813 	bl	8007564 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800753e:	e005      	b.n	800754c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f80f 	bl	8007564 <I2C_TreatErrorCallback>
  }
}
 8007546:	e002      	b.n	800754e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007548:	bf00      	nop
 800754a:	e000      	b.n	800754e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800754c:	bf00      	nop
}
 800754e:	bf00      	nop
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	ffff0000 	.word	0xffff0000
 800755c:	08006489 	.word	0x08006489
 8007560:	080076bf 	.word	0x080076bf

08007564 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b60      	cmp	r3, #96	@ 0x60
 8007576:	d10e      	bne.n	8007596 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2220      	movs	r2, #32
 800757c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7fe fe2f 	bl	80061f2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007594:	e009      	b.n	80075aa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f7fe fe1a 	bl	80061de <HAL_I2C_ErrorCallback>
}
 80075aa:	bf00      	nop
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80075b2:	b480      	push	{r7}
 80075b4:	b083      	sub	sp, #12
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	699b      	ldr	r3, [r3, #24]
 80075c0:	f003 0302 	and.w	r3, r3, #2
 80075c4:	2b02      	cmp	r3, #2
 80075c6:	d103      	bne.n	80075d0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2200      	movs	r2, #0
 80075ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d007      	beq.n	80075ee <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	699a      	ldr	r2, [r3, #24]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f042 0201 	orr.w	r2, r2, #1
 80075ec:	619a      	str	r2, [r3, #24]
  }
}
 80075ee:	bf00      	nop
 80075f0:	370c      	adds	r7, #12
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b084      	sub	sp, #16
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007606:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007616:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800761c:	b29b      	uxth	r3, r3
 800761e:	2b00      	cmp	r3, #0
 8007620:	d104      	bne.n	800762c <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007622:	2120      	movs	r1, #32
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f000 f89b 	bl	8007760 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800762a:	e02d      	b.n	8007688 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8007634:	441a      	add	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800763e:	b29b      	uxth	r3, r3
 8007640:	2bff      	cmp	r3, #255	@ 0xff
 8007642:	d903      	bls.n	800764c <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	22ff      	movs	r2, #255	@ 0xff
 8007648:	851a      	strh	r2, [r3, #40]	@ 0x28
 800764a:	e004      	b.n	8007656 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007650:	b29a      	uxth	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765e:	4619      	mov	r1, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3328      	adds	r3, #40	@ 0x28
 8007666:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800766c:	f7fd ff16 	bl	800549c <HAL_DMA_Start_IT>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d004      	beq.n	8007680 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007676:	2110      	movs	r1, #16
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f7ff fe83 	bl	8007384 <I2C_ITError>
}
 800767e:	e003      	b.n	8007688 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007680:	2140      	movs	r1, #64	@ 0x40
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 f86c 	bl	8007760 <I2C_Enable_IRQ>
}
 8007688:	bf00      	nop
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769c:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076ac:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80076ae:	2110      	movs	r1, #16
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f7ff fe67 	bl	8007384 <I2C_ITError>
}
 80076b6:	bf00      	nop
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d8:	2200      	movs	r2, #0
 80076da:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d003      	beq.n	80076ec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e8:	2200      	movs	r2, #0
 80076ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f7ff ff39 	bl	8007564 <I2C_TreatErrorCallback>
}
 80076f2:	bf00      	nop
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b087      	sub	sp, #28
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	607b      	str	r3, [r7, #4]
 8007706:	460b      	mov	r3, r1
 8007708:	817b      	strh	r3, [r7, #10]
 800770a:	4613      	mov	r3, r2
 800770c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800770e:	897b      	ldrh	r3, [r7, #10]
 8007710:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007714:	7a7b      	ldrb	r3, [r7, #9]
 8007716:	041b      	lsls	r3, r3, #16
 8007718:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800771c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	4313      	orrs	r3, r2
 8007726:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800772a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685a      	ldr	r2, [r3, #4]
 8007732:	6a3b      	ldr	r3, [r7, #32]
 8007734:	0d5b      	lsrs	r3, r3, #21
 8007736:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800773a:	4b08      	ldr	r3, [pc, #32]	@ (800775c <I2C_TransferConfig+0x60>)
 800773c:	430b      	orrs	r3, r1
 800773e:	43db      	mvns	r3, r3
 8007740:	ea02 0103 	and.w	r1, r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	430a      	orrs	r2, r1
 800774c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800774e:	bf00      	nop
 8007750:	371c      	adds	r7, #28
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop
 800775c:	03ff63ff 	.word	0x03ff63ff

08007760 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007760:	b480      	push	{r7}
 8007762:	b085      	sub	sp, #20
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	460b      	mov	r3, r1
 800776a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800776c:	2300      	movs	r3, #0
 800776e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007774:	4a39      	ldr	r2, [pc, #228]	@ (800785c <I2C_Enable_IRQ+0xfc>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d032      	beq.n	80077e0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800777e:	4a38      	ldr	r2, [pc, #224]	@ (8007860 <I2C_Enable_IRQ+0x100>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d02d      	beq.n	80077e0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007788:	4a36      	ldr	r2, [pc, #216]	@ (8007864 <I2C_Enable_IRQ+0x104>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d028      	beq.n	80077e0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800778e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007792:	2b00      	cmp	r3, #0
 8007794:	da03      	bge.n	800779e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800779c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800779e:	887b      	ldrh	r3, [r7, #2]
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d003      	beq.n	80077b0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80077ae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80077b0:	887b      	ldrh	r3, [r7, #2]
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d003      	beq.n	80077c2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80077c0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80077c2:	887b      	ldrh	r3, [r7, #2]
 80077c4:	2b10      	cmp	r3, #16
 80077c6:	d103      	bne.n	80077d0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80077ce:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80077d0:	887b      	ldrh	r3, [r7, #2]
 80077d2:	2b20      	cmp	r3, #32
 80077d4:	d133      	bne.n	800783e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f043 0320 	orr.w	r3, r3, #32
 80077dc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80077de:	e02e      	b.n	800783e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80077e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	da03      	bge.n	80077f0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80077ee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80077f0:	887b      	ldrh	r3, [r7, #2]
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d003      	beq.n	8007802 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007800:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007802:	887b      	ldrh	r3, [r7, #2]
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b00      	cmp	r3, #0
 800780a:	d003      	beq.n	8007814 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007812:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007814:	887b      	ldrh	r3, [r7, #2]
 8007816:	2b10      	cmp	r3, #16
 8007818:	d103      	bne.n	8007822 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007820:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007822:	887b      	ldrh	r3, [r7, #2]
 8007824:	2b20      	cmp	r3, #32
 8007826:	d103      	bne.n	8007830 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800782e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007830:	887b      	ldrh	r3, [r7, #2]
 8007832:	2b40      	cmp	r3, #64	@ 0x40
 8007834:	d103      	bne.n	800783e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800783c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6819      	ldr	r1, [r3, #0]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	430a      	orrs	r2, r1
 800784c:	601a      	str	r2, [r3, #0]
}
 800784e:	bf00      	nop
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	0800667b 	.word	0x0800667b
 8007860:	08006a9d 	.word	0x08006a9d
 8007864:	08006851 	.word	0x08006851

08007868 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	460b      	mov	r3, r1
 8007872:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007878:	887b      	ldrh	r3, [r7, #2]
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00f      	beq.n	80078a2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007888:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007890:	b2db      	uxtb	r3, r3
 8007892:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007896:	2b28      	cmp	r3, #40	@ 0x28
 8007898:	d003      	beq.n	80078a2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80078a0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80078a2:	887b      	ldrh	r3, [r7, #2]
 80078a4:	f003 0302 	and.w	r3, r3, #2
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00f      	beq.n	80078cc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80078b2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80078c0:	2b28      	cmp	r3, #40	@ 0x28
 80078c2:	d003      	beq.n	80078cc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80078ca:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80078cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	da03      	bge.n	80078dc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80078da:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80078dc:	887b      	ldrh	r3, [r7, #2]
 80078de:	2b10      	cmp	r3, #16
 80078e0:	d103      	bne.n	80078ea <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80078e8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80078ea:	887b      	ldrh	r3, [r7, #2]
 80078ec:	2b20      	cmp	r3, #32
 80078ee:	d103      	bne.n	80078f8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f043 0320 	orr.w	r3, r3, #32
 80078f6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80078f8:	887b      	ldrh	r3, [r7, #2]
 80078fa:	2b40      	cmp	r3, #64	@ 0x40
 80078fc:	d103      	bne.n	8007906 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007904:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	6819      	ldr	r1, [r3, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	43da      	mvns	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	400a      	ands	r2, r1
 8007916:	601a      	str	r2, [r3, #0]
}
 8007918:	bf00      	nop
 800791a:	3714      	adds	r7, #20
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b20      	cmp	r3, #32
 8007938:	d138      	bne.n	80079ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007944:	2302      	movs	r3, #2
 8007946:	e032      	b.n	80079ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2224      	movs	r2, #36	@ 0x24
 8007954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f022 0201 	bic.w	r2, r2, #1
 8007966:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007976:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6819      	ldr	r1, [r3, #0]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	683a      	ldr	r2, [r7, #0]
 8007984:	430a      	orrs	r2, r1
 8007986:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f042 0201 	orr.w	r2, r2, #1
 8007996:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2220      	movs	r2, #32
 800799c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80079a8:	2300      	movs	r3, #0
 80079aa:	e000      	b.n	80079ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80079ac:	2302      	movs	r3, #2
  }
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	370c      	adds	r7, #12
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b085      	sub	sp, #20
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
 80079c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b20      	cmp	r3, #32
 80079ce:	d139      	bne.n	8007a44 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d101      	bne.n	80079de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80079da:	2302      	movs	r3, #2
 80079dc:	e033      	b.n	8007a46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2201      	movs	r2, #1
 80079e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2224      	movs	r2, #36	@ 0x24
 80079ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f022 0201 	bic.w	r2, r2, #1
 80079fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007a0c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	021b      	lsls	r3, r3, #8
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f042 0201 	orr.w	r2, r2, #1
 8007a2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2220      	movs	r2, #32
 8007a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007a40:	2300      	movs	r3, #0
 8007a42:	e000      	b.n	8007a46 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007a44:	2302      	movs	r3, #2
  }
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3714      	adds	r7, #20
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
	...

08007a54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d141      	bne.n	8007ae6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a62:	4b4b      	ldr	r3, [pc, #300]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a6e:	d131      	bne.n	8007ad4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a70:	4b47      	ldr	r3, [pc, #284]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a76:	4a46      	ldr	r2, [pc, #280]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007a80:	4b43      	ldr	r3, [pc, #268]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007a88:	4a41      	ldr	r2, [pc, #260]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007a8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007a90:	4b40      	ldr	r3, [pc, #256]	@ (8007b94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2232      	movs	r2, #50	@ 0x32
 8007a96:	fb02 f303 	mul.w	r3, r2, r3
 8007a9a:	4a3f      	ldr	r2, [pc, #252]	@ (8007b98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa0:	0c9b      	lsrs	r3, r3, #18
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aa6:	e002      	b.n	8007aae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aae:	4b38      	ldr	r3, [pc, #224]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aba:	d102      	bne.n	8007ac2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1f2      	bne.n	8007aa8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ac2:	4b33      	ldr	r3, [pc, #204]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ace:	d158      	bne.n	8007b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007ad0:	2303      	movs	r3, #3
 8007ad2:	e057      	b.n	8007b84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ada:	4a2d      	ldr	r2, [pc, #180]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007adc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ae0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007ae4:	e04d      	b.n	8007b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aec:	d141      	bne.n	8007b72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007aee:	4b28      	ldr	r3, [pc, #160]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007afa:	d131      	bne.n	8007b60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007afc:	4b24      	ldr	r3, [pc, #144]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b02:	4a23      	ldr	r2, [pc, #140]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007b0c:	4b20      	ldr	r3, [pc, #128]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007b14:	4a1e      	ldr	r2, [pc, #120]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007b1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8007b94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2232      	movs	r2, #50	@ 0x32
 8007b22:	fb02 f303 	mul.w	r3, r2, r3
 8007b26:	4a1c      	ldr	r2, [pc, #112]	@ (8007b98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007b28:	fba2 2303 	umull	r2, r3, r2, r3
 8007b2c:	0c9b      	lsrs	r3, r3, #18
 8007b2e:	3301      	adds	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b32:	e002      	b.n	8007b3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b3a:	4b15      	ldr	r3, [pc, #84]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b46:	d102      	bne.n	8007b4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1f2      	bne.n	8007b34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b4e:	4b10      	ldr	r3, [pc, #64]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b50:	695b      	ldr	r3, [r3, #20]
 8007b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b5a:	d112      	bne.n	8007b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007b5c:	2303      	movs	r3, #3
 8007b5e:	e011      	b.n	8007b84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007b60:	4b0b      	ldr	r3, [pc, #44]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b66:	4a0a      	ldr	r2, [pc, #40]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007b70:	e007      	b.n	8007b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007b72:	4b07      	ldr	r3, [pc, #28]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007b7a:	4a05      	ldr	r2, [pc, #20]	@ (8007b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b7c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007b80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3714      	adds	r7, #20
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	40007000 	.word	0x40007000
 8007b94:	20000008 	.word	0x20000008
 8007b98:	431bde83 	.word	0x431bde83

08007b9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007ba0:	4b05      	ldr	r3, [pc, #20]	@ (8007bb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	4a04      	ldr	r2, [pc, #16]	@ (8007bb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007ba6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007baa:	6093      	str	r3, [r2, #8]
}
 8007bac:	bf00      	nop
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr
 8007bb6:	bf00      	nop
 8007bb8:	40007000 	.word	0x40007000

08007bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b088      	sub	sp, #32
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d101      	bne.n	8007bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e2fe      	b.n	80081cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d075      	beq.n	8007cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bda:	4b97      	ldr	r3, [pc, #604]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 030c 	and.w	r3, r3, #12
 8007be2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007be4:	4b94      	ldr	r3, [pc, #592]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	f003 0303 	and.w	r3, r3, #3
 8007bec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007bee:	69bb      	ldr	r3, [r7, #24]
 8007bf0:	2b0c      	cmp	r3, #12
 8007bf2:	d102      	bne.n	8007bfa <HAL_RCC_OscConfig+0x3e>
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	2b03      	cmp	r3, #3
 8007bf8:	d002      	beq.n	8007c00 <HAL_RCC_OscConfig+0x44>
 8007bfa:	69bb      	ldr	r3, [r7, #24]
 8007bfc:	2b08      	cmp	r3, #8
 8007bfe:	d10b      	bne.n	8007c18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c00:	4b8d      	ldr	r3, [pc, #564]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d05b      	beq.n	8007cc4 <HAL_RCC_OscConfig+0x108>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d157      	bne.n	8007cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e2d9      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c20:	d106      	bne.n	8007c30 <HAL_RCC_OscConfig+0x74>
 8007c22:	4b85      	ldr	r3, [pc, #532]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a84      	ldr	r2, [pc, #528]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c2c:	6013      	str	r3, [r2, #0]
 8007c2e:	e01d      	b.n	8007c6c <HAL_RCC_OscConfig+0xb0>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007c38:	d10c      	bne.n	8007c54 <HAL_RCC_OscConfig+0x98>
 8007c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a7e      	ldr	r2, [pc, #504]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	4b7c      	ldr	r3, [pc, #496]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a7b      	ldr	r2, [pc, #492]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	e00b      	b.n	8007c6c <HAL_RCC_OscConfig+0xb0>
 8007c54:	4b78      	ldr	r3, [pc, #480]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a77      	ldr	r2, [pc, #476]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	4b75      	ldr	r3, [pc, #468]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a74      	ldr	r2, [pc, #464]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d013      	beq.n	8007c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c74:	f7fb f882 	bl	8002d7c <HAL_GetTick>
 8007c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c7a:	e008      	b.n	8007c8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c7c:	f7fb f87e 	bl	8002d7c <HAL_GetTick>
 8007c80:	4602      	mov	r2, r0
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	1ad3      	subs	r3, r2, r3
 8007c86:	2b64      	cmp	r3, #100	@ 0x64
 8007c88:	d901      	bls.n	8007c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e29e      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c8e:	4b6a      	ldr	r3, [pc, #424]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0f0      	beq.n	8007c7c <HAL_RCC_OscConfig+0xc0>
 8007c9a:	e014      	b.n	8007cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c9c:	f7fb f86e 	bl	8002d7c <HAL_GetTick>
 8007ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007ca2:	e008      	b.n	8007cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ca4:	f7fb f86a 	bl	8002d7c <HAL_GetTick>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	1ad3      	subs	r3, r2, r3
 8007cae:	2b64      	cmp	r3, #100	@ 0x64
 8007cb0:	d901      	bls.n	8007cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	e28a      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cb6:	4b60      	ldr	r3, [pc, #384]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1f0      	bne.n	8007ca4 <HAL_RCC_OscConfig+0xe8>
 8007cc2:	e000      	b.n	8007cc6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 0302 	and.w	r3, r3, #2
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d075      	beq.n	8007dbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007cd2:	4b59      	ldr	r3, [pc, #356]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 030c 	and.w	r3, r3, #12
 8007cda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007cdc:	4b56      	ldr	r3, [pc, #344]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	f003 0303 	and.w	r3, r3, #3
 8007ce4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	2b0c      	cmp	r3, #12
 8007cea:	d102      	bne.n	8007cf2 <HAL_RCC_OscConfig+0x136>
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d002      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x13c>
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	d11f      	bne.n	8007d38 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007cf8:	4b4f      	ldr	r3, [pc, #316]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d005      	beq.n	8007d10 <HAL_RCC_OscConfig+0x154>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d101      	bne.n	8007d10 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e25d      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d10:	4b49      	ldr	r3, [pc, #292]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	061b      	lsls	r3, r3, #24
 8007d1e:	4946      	ldr	r1, [pc, #280]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007d24:	4b45      	ldr	r3, [pc, #276]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f7fa fdf1 	bl	8002910 <HAL_InitTick>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d043      	beq.n	8007dbc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e249      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d023      	beq.n	8007d88 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d40:	4b3d      	ldr	r3, [pc, #244]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a3c      	ldr	r2, [pc, #240]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d4c:	f7fb f816 	bl	8002d7c <HAL_GetTick>
 8007d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d52:	e008      	b.n	8007d66 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d54:	f7fb f812 	bl	8002d7c <HAL_GetTick>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	1ad3      	subs	r3, r2, r3
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d901      	bls.n	8007d66 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007d62:	2303      	movs	r3, #3
 8007d64:	e232      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d66:	4b34      	ldr	r3, [pc, #208]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d0f0      	beq.n	8007d54 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d72:	4b31      	ldr	r3, [pc, #196]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	061b      	lsls	r3, r3, #24
 8007d80:	492d      	ldr	r1, [pc, #180]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	604b      	str	r3, [r1, #4]
 8007d86:	e01a      	b.n	8007dbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d88:	4b2b      	ldr	r3, [pc, #172]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a2a      	ldr	r2, [pc, #168]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007d8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d94:	f7fa fff2 	bl	8002d7c <HAL_GetTick>
 8007d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007d9a:	e008      	b.n	8007dae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d9c:	f7fa ffee 	bl	8002d7c <HAL_GetTick>
 8007da0:	4602      	mov	r2, r0
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d901      	bls.n	8007dae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e20e      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dae:	4b22      	ldr	r3, [pc, #136]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d1f0      	bne.n	8007d9c <HAL_RCC_OscConfig+0x1e0>
 8007dba:	e000      	b.n	8007dbe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007dbc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 0308 	and.w	r3, r3, #8
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d041      	beq.n	8007e4e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d01c      	beq.n	8007e0c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007dd2:	4b19      	ldr	r3, [pc, #100]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007dd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dd8:	4a17      	ldr	r2, [pc, #92]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007dda:	f043 0301 	orr.w	r3, r3, #1
 8007dde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007de2:	f7fa ffcb 	bl	8002d7c <HAL_GetTick>
 8007de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007de8:	e008      	b.n	8007dfc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007dea:	f7fa ffc7 	bl	8002d7c <HAL_GetTick>
 8007dee:	4602      	mov	r2, r0
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d901      	bls.n	8007dfc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	e1e7      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e02:	f003 0302 	and.w	r3, r3, #2
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d0ef      	beq.n	8007dea <HAL_RCC_OscConfig+0x22e>
 8007e0a:	e020      	b.n	8007e4e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e12:	4a09      	ldr	r2, [pc, #36]	@ (8007e38 <HAL_RCC_OscConfig+0x27c>)
 8007e14:	f023 0301 	bic.w	r3, r3, #1
 8007e18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e1c:	f7fa ffae 	bl	8002d7c <HAL_GetTick>
 8007e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e22:	e00d      	b.n	8007e40 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e24:	f7fa ffaa 	bl	8002d7c <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d906      	bls.n	8007e40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e1ca      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
 8007e36:	bf00      	nop
 8007e38:	40021000 	.word	0x40021000
 8007e3c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e40:	4b8c      	ldr	r3, [pc, #560]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1ea      	bne.n	8007e24 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f003 0304 	and.w	r3, r3, #4
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f000 80a6 	beq.w	8007fa8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e60:	4b84      	ldr	r3, [pc, #528]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <HAL_RCC_OscConfig+0x2b4>
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e000      	b.n	8007e72 <HAL_RCC_OscConfig+0x2b6>
 8007e70:	2300      	movs	r3, #0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00d      	beq.n	8007e92 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e76:	4b7f      	ldr	r3, [pc, #508]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e7a:	4a7e      	ldr	r2, [pc, #504]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e80:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e82:	4b7c      	ldr	r3, [pc, #496]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e8a:	60fb      	str	r3, [r7, #12]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e92:	4b79      	ldr	r3, [pc, #484]	@ (8008078 <HAL_RCC_OscConfig+0x4bc>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d118      	bne.n	8007ed0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e9e:	4b76      	ldr	r3, [pc, #472]	@ (8008078 <HAL_RCC_OscConfig+0x4bc>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a75      	ldr	r2, [pc, #468]	@ (8008078 <HAL_RCC_OscConfig+0x4bc>)
 8007ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007eaa:	f7fa ff67 	bl	8002d7c <HAL_GetTick>
 8007eae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007eb0:	e008      	b.n	8007ec4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eb2:	f7fa ff63 	bl	8002d7c <HAL_GetTick>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	1ad3      	subs	r3, r2, r3
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d901      	bls.n	8007ec4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	e183      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ec4:	4b6c      	ldr	r3, [pc, #432]	@ (8008078 <HAL_RCC_OscConfig+0x4bc>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d0f0      	beq.n	8007eb2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d108      	bne.n	8007eea <HAL_RCC_OscConfig+0x32e>
 8007ed8:	4b66      	ldr	r3, [pc, #408]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ede:	4a65      	ldr	r2, [pc, #404]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007ee0:	f043 0301 	orr.w	r3, r3, #1
 8007ee4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ee8:	e024      	b.n	8007f34 <HAL_RCC_OscConfig+0x378>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	2b05      	cmp	r3, #5
 8007ef0:	d110      	bne.n	8007f14 <HAL_RCC_OscConfig+0x358>
 8007ef2:	4b60      	ldr	r3, [pc, #384]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ef8:	4a5e      	ldr	r2, [pc, #376]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007efa:	f043 0304 	orr.w	r3, r3, #4
 8007efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f02:	4b5c      	ldr	r3, [pc, #368]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f08:	4a5a      	ldr	r2, [pc, #360]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f0a:	f043 0301 	orr.w	r3, r3, #1
 8007f0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f12:	e00f      	b.n	8007f34 <HAL_RCC_OscConfig+0x378>
 8007f14:	4b57      	ldr	r3, [pc, #348]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f1a:	4a56      	ldr	r2, [pc, #344]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f1c:	f023 0301 	bic.w	r3, r3, #1
 8007f20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f24:	4b53      	ldr	r3, [pc, #332]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f2a:	4a52      	ldr	r2, [pc, #328]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f2c:	f023 0304 	bic.w	r3, r3, #4
 8007f30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d016      	beq.n	8007f6a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f3c:	f7fa ff1e 	bl	8002d7c <HAL_GetTick>
 8007f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f42:	e00a      	b.n	8007f5a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f44:	f7fa ff1a 	bl	8002d7c <HAL_GetTick>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	1ad3      	subs	r3, r2, r3
 8007f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d901      	bls.n	8007f5a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	e138      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f5a:	4b46      	ldr	r3, [pc, #280]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f60:	f003 0302 	and.w	r3, r3, #2
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d0ed      	beq.n	8007f44 <HAL_RCC_OscConfig+0x388>
 8007f68:	e015      	b.n	8007f96 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f6a:	f7fa ff07 	bl	8002d7c <HAL_GetTick>
 8007f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f70:	e00a      	b.n	8007f88 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f72:	f7fa ff03 	bl	8002d7c <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d901      	bls.n	8007f88 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e121      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f88:	4b3a      	ldr	r3, [pc, #232]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f8e:	f003 0302 	and.w	r3, r3, #2
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d1ed      	bne.n	8007f72 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007f96:	7ffb      	ldrb	r3, [r7, #31]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d105      	bne.n	8007fa8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f9c:	4b35      	ldr	r3, [pc, #212]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa0:	4a34      	ldr	r2, [pc, #208]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007fa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fa6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0320 	and.w	r3, r3, #32
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d03c      	beq.n	800802e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	699b      	ldr	r3, [r3, #24]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d01c      	beq.n	8007ff6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007fc4:	f043 0301 	orr.w	r3, r3, #1
 8007fc8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fcc:	f7fa fed6 	bl	8002d7c <HAL_GetTick>
 8007fd0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007fd2:	e008      	b.n	8007fe6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007fd4:	f7fa fed2 	bl	8002d7c <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d901      	bls.n	8007fe6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	e0f2      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007fe6:	4b23      	ldr	r3, [pc, #140]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fec:	f003 0302 	and.w	r3, r3, #2
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d0ef      	beq.n	8007fd4 <HAL_RCC_OscConfig+0x418>
 8007ff4:	e01b      	b.n	800802e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007ff6:	4b1f      	ldr	r3, [pc, #124]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8007ffe:	f023 0301 	bic.w	r3, r3, #1
 8008002:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008006:	f7fa feb9 	bl	8002d7c <HAL_GetTick>
 800800a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800800c:	e008      	b.n	8008020 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800800e:	f7fa feb5 	bl	8002d7c <HAL_GetTick>
 8008012:	4602      	mov	r2, r0
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	2b02      	cmp	r3, #2
 800801a:	d901      	bls.n	8008020 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e0d5      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008020:	4b14      	ldr	r3, [pc, #80]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8008022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008026:	f003 0302 	and.w	r3, r3, #2
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1ef      	bne.n	800800e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	69db      	ldr	r3, [r3, #28]
 8008032:	2b00      	cmp	r3, #0
 8008034:	f000 80c9 	beq.w	80081ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008038:	4b0e      	ldr	r3, [pc, #56]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	f003 030c 	and.w	r3, r3, #12
 8008040:	2b0c      	cmp	r3, #12
 8008042:	f000 8083 	beq.w	800814c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	69db      	ldr	r3, [r3, #28]
 800804a:	2b02      	cmp	r3, #2
 800804c:	d15e      	bne.n	800810c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800804e:	4b09      	ldr	r3, [pc, #36]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a08      	ldr	r2, [pc, #32]	@ (8008074 <HAL_RCC_OscConfig+0x4b8>)
 8008054:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800805a:	f7fa fe8f 	bl	8002d7c <HAL_GetTick>
 800805e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008060:	e00c      	b.n	800807c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008062:	f7fa fe8b 	bl	8002d7c <HAL_GetTick>
 8008066:	4602      	mov	r2, r0
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	2b02      	cmp	r3, #2
 800806e:	d905      	bls.n	800807c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008070:	2303      	movs	r3, #3
 8008072:	e0ab      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
 8008074:	40021000 	.word	0x40021000
 8008078:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800807c:	4b55      	ldr	r3, [pc, #340]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008084:	2b00      	cmp	r3, #0
 8008086:	d1ec      	bne.n	8008062 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008088:	4b52      	ldr	r3, [pc, #328]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 800808a:	68da      	ldr	r2, [r3, #12]
 800808c:	4b52      	ldr	r3, [pc, #328]	@ (80081d8 <HAL_RCC_OscConfig+0x61c>)
 800808e:	4013      	ands	r3, r2
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	6a11      	ldr	r1, [r2, #32]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008098:	3a01      	subs	r2, #1
 800809a:	0112      	lsls	r2, r2, #4
 800809c:	4311      	orrs	r1, r2
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80080a2:	0212      	lsls	r2, r2, #8
 80080a4:	4311      	orrs	r1, r2
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80080aa:	0852      	lsrs	r2, r2, #1
 80080ac:	3a01      	subs	r2, #1
 80080ae:	0552      	lsls	r2, r2, #21
 80080b0:	4311      	orrs	r1, r2
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80080b6:	0852      	lsrs	r2, r2, #1
 80080b8:	3a01      	subs	r2, #1
 80080ba:	0652      	lsls	r2, r2, #25
 80080bc:	4311      	orrs	r1, r2
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80080c2:	06d2      	lsls	r2, r2, #27
 80080c4:	430a      	orrs	r2, r1
 80080c6:	4943      	ldr	r1, [pc, #268]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 80080c8:	4313      	orrs	r3, r2
 80080ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080cc:	4b41      	ldr	r3, [pc, #260]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a40      	ldr	r2, [pc, #256]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 80080d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80080d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80080d8:	4b3e      	ldr	r3, [pc, #248]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	4a3d      	ldr	r2, [pc, #244]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 80080de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80080e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080e4:	f7fa fe4a 	bl	8002d7c <HAL_GetTick>
 80080e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080ea:	e008      	b.n	80080fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080ec:	f7fa fe46 	bl	8002d7c <HAL_GetTick>
 80080f0:	4602      	mov	r2, r0
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e066      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080fe:	4b35      	ldr	r3, [pc, #212]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008106:	2b00      	cmp	r3, #0
 8008108:	d0f0      	beq.n	80080ec <HAL_RCC_OscConfig+0x530>
 800810a:	e05e      	b.n	80081ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800810c:	4b31      	ldr	r3, [pc, #196]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a30      	ldr	r2, [pc, #192]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 8008112:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008118:	f7fa fe30 	bl	8002d7c <HAL_GetTick>
 800811c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800811e:	e008      	b.n	8008132 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008120:	f7fa fe2c 	bl	8002d7c <HAL_GetTick>
 8008124:	4602      	mov	r2, r0
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	2b02      	cmp	r3, #2
 800812c:	d901      	bls.n	8008132 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e04c      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008132:	4b28      	ldr	r3, [pc, #160]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1f0      	bne.n	8008120 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800813e:	4b25      	ldr	r3, [pc, #148]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 8008140:	68da      	ldr	r2, [r3, #12]
 8008142:	4924      	ldr	r1, [pc, #144]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 8008144:	4b25      	ldr	r3, [pc, #148]	@ (80081dc <HAL_RCC_OscConfig+0x620>)
 8008146:	4013      	ands	r3, r2
 8008148:	60cb      	str	r3, [r1, #12]
 800814a:	e03e      	b.n	80081ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d101      	bne.n	8008158 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	e039      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008158:	4b1e      	ldr	r3, [pc, #120]	@ (80081d4 <HAL_RCC_OscConfig+0x618>)
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	f003 0203 	and.w	r2, r3, #3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6a1b      	ldr	r3, [r3, #32]
 8008168:	429a      	cmp	r2, r3
 800816a:	d12c      	bne.n	80081c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008176:	3b01      	subs	r3, #1
 8008178:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800817a:	429a      	cmp	r2, r3
 800817c:	d123      	bne.n	80081c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008188:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800818a:	429a      	cmp	r2, r3
 800818c:	d11b      	bne.n	80081c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800819a:	429a      	cmp	r2, r3
 800819c:	d113      	bne.n	80081c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a8:	085b      	lsrs	r3, r3, #1
 80081aa:	3b01      	subs	r3, #1
 80081ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d109      	bne.n	80081c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081bc:	085b      	lsrs	r3, r3, #1
 80081be:	3b01      	subs	r3, #1
 80081c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d001      	beq.n	80081ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e000      	b.n	80081cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3720      	adds	r7, #32
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	40021000 	.word	0x40021000
 80081d8:	019f800c 	.word	0x019f800c
 80081dc:	feeefffc 	.word	0xfeeefffc

080081e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80081ea:	2300      	movs	r3, #0
 80081ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	e11e      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80081f8:	4b91      	ldr	r3, [pc, #580]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 030f 	and.w	r3, r3, #15
 8008200:	683a      	ldr	r2, [r7, #0]
 8008202:	429a      	cmp	r2, r3
 8008204:	d910      	bls.n	8008228 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008206:	4b8e      	ldr	r3, [pc, #568]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f023 020f 	bic.w	r2, r3, #15
 800820e:	498c      	ldr	r1, [pc, #560]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	4313      	orrs	r3, r2
 8008214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008216:	4b8a      	ldr	r3, [pc, #552]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 030f 	and.w	r3, r3, #15
 800821e:	683a      	ldr	r2, [r7, #0]
 8008220:	429a      	cmp	r2, r3
 8008222:	d001      	beq.n	8008228 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	e106      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f003 0301 	and.w	r3, r3, #1
 8008230:	2b00      	cmp	r3, #0
 8008232:	d073      	beq.n	800831c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b03      	cmp	r3, #3
 800823a:	d129      	bne.n	8008290 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800823c:	4b81      	ldr	r3, [pc, #516]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e0f4      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800824c:	f000 f9d0 	bl	80085f0 <RCC_GetSysClockFreqFromPLLSource>
 8008250:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	4a7c      	ldr	r2, [pc, #496]	@ (8008448 <HAL_RCC_ClockConfig+0x268>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d93f      	bls.n	80082da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800825a:	4b7a      	ldr	r3, [pc, #488]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d009      	beq.n	800827a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800826e:	2b00      	cmp	r3, #0
 8008270:	d033      	beq.n	80082da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008276:	2b00      	cmp	r3, #0
 8008278:	d12f      	bne.n	80082da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800827a:	4b72      	ldr	r3, [pc, #456]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008282:	4a70      	ldr	r2, [pc, #448]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 8008284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008288:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800828a:	2380      	movs	r3, #128	@ 0x80
 800828c:	617b      	str	r3, [r7, #20]
 800828e:	e024      	b.n	80082da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	2b02      	cmp	r3, #2
 8008296:	d107      	bne.n	80082a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008298:	4b6a      	ldr	r3, [pc, #424]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d109      	bne.n	80082b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	e0c6      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082a8:	4b66      	ldr	r3, [pc, #408]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d101      	bne.n	80082b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e0be      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80082b8:	f000 f8ce 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 80082bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	4a61      	ldr	r2, [pc, #388]	@ (8008448 <HAL_RCC_ClockConfig+0x268>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d909      	bls.n	80082da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80082c6:	4b5f      	ldr	r3, [pc, #380]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082ce:	4a5d      	ldr	r2, [pc, #372]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80082d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80082d6:	2380      	movs	r3, #128	@ 0x80
 80082d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80082da:	4b5a      	ldr	r3, [pc, #360]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	f023 0203 	bic.w	r2, r3, #3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	4957      	ldr	r1, [pc, #348]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ec:	f7fa fd46 	bl	8002d7c <HAL_GetTick>
 80082f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082f2:	e00a      	b.n	800830a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082f4:	f7fa fd42 	bl	8002d7c <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008302:	4293      	cmp	r3, r2
 8008304:	d901      	bls.n	800830a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e095      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800830a:	4b4e      	ldr	r3, [pc, #312]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	f003 020c 	and.w	r2, r3, #12
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	429a      	cmp	r2, r3
 800831a:	d1eb      	bne.n	80082f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0302 	and.w	r3, r3, #2
 8008324:	2b00      	cmp	r3, #0
 8008326:	d023      	beq.n	8008370 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 0304 	and.w	r3, r3, #4
 8008330:	2b00      	cmp	r3, #0
 8008332:	d005      	beq.n	8008340 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008334:	4b43      	ldr	r3, [pc, #268]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	4a42      	ldr	r2, [pc, #264]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800833a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800833e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0308 	and.w	r3, r3, #8
 8008348:	2b00      	cmp	r3, #0
 800834a:	d007      	beq.n	800835c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800834c:	4b3d      	ldr	r3, [pc, #244]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008354:	4a3b      	ldr	r2, [pc, #236]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 8008356:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800835a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800835c:	4b39      	ldr	r3, [pc, #228]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	689b      	ldr	r3, [r3, #8]
 8008368:	4936      	ldr	r1, [pc, #216]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800836a:	4313      	orrs	r3, r2
 800836c:	608b      	str	r3, [r1, #8]
 800836e:	e008      	b.n	8008382 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	2b80      	cmp	r3, #128	@ 0x80
 8008374:	d105      	bne.n	8008382 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008376:	4b33      	ldr	r3, [pc, #204]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	4a32      	ldr	r2, [pc, #200]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 800837c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008380:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008382:	4b2f      	ldr	r3, [pc, #188]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 030f 	and.w	r3, r3, #15
 800838a:	683a      	ldr	r2, [r7, #0]
 800838c:	429a      	cmp	r2, r3
 800838e:	d21d      	bcs.n	80083cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008390:	4b2b      	ldr	r3, [pc, #172]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f023 020f 	bic.w	r2, r3, #15
 8008398:	4929      	ldr	r1, [pc, #164]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	4313      	orrs	r3, r2
 800839e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80083a0:	f7fa fcec 	bl	8002d7c <HAL_GetTick>
 80083a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083a6:	e00a      	b.n	80083be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083a8:	f7fa fce8 	bl	8002d7c <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d901      	bls.n	80083be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e03b      	b.n	8008436 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083be:	4b20      	ldr	r3, [pc, #128]	@ (8008440 <HAL_RCC_ClockConfig+0x260>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 030f 	and.w	r3, r3, #15
 80083c6:	683a      	ldr	r2, [r7, #0]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d1ed      	bne.n	80083a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 0304 	and.w	r3, r3, #4
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d008      	beq.n	80083ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80083d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	4917      	ldr	r1, [pc, #92]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f003 0308 	and.w	r3, r3, #8
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d009      	beq.n	800840a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80083f6:	4b13      	ldr	r3, [pc, #76]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	691b      	ldr	r3, [r3, #16]
 8008402:	00db      	lsls	r3, r3, #3
 8008404:	490f      	ldr	r1, [pc, #60]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 8008406:	4313      	orrs	r3, r2
 8008408:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800840a:	f000 f825 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 800840e:	4602      	mov	r2, r0
 8008410:	4b0c      	ldr	r3, [pc, #48]	@ (8008444 <HAL_RCC_ClockConfig+0x264>)
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	091b      	lsrs	r3, r3, #4
 8008416:	f003 030f 	and.w	r3, r3, #15
 800841a:	490c      	ldr	r1, [pc, #48]	@ (800844c <HAL_RCC_ClockConfig+0x26c>)
 800841c:	5ccb      	ldrb	r3, [r1, r3]
 800841e:	f003 031f 	and.w	r3, r3, #31
 8008422:	fa22 f303 	lsr.w	r3, r2, r3
 8008426:	4a0a      	ldr	r2, [pc, #40]	@ (8008450 <HAL_RCC_ClockConfig+0x270>)
 8008428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800842a:	4b0a      	ldr	r3, [pc, #40]	@ (8008454 <HAL_RCC_ClockConfig+0x274>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4618      	mov	r0, r3
 8008430:	f7fa fa6e 	bl	8002910 <HAL_InitTick>
 8008434:	4603      	mov	r3, r0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3718      	adds	r7, #24
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	40022000 	.word	0x40022000
 8008444:	40021000 	.word	0x40021000
 8008448:	04c4b400 	.word	0x04c4b400
 800844c:	0801565c 	.word	0x0801565c
 8008450:	20000008 	.word	0x20000008
 8008454:	2000000c 	.word	0x2000000c

08008458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800845e:	4b2c      	ldr	r3, [pc, #176]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	f003 030c 	and.w	r3, r3, #12
 8008466:	2b04      	cmp	r3, #4
 8008468:	d102      	bne.n	8008470 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800846a:	4b2a      	ldr	r3, [pc, #168]	@ (8008514 <HAL_RCC_GetSysClockFreq+0xbc>)
 800846c:	613b      	str	r3, [r7, #16]
 800846e:	e047      	b.n	8008500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008470:	4b27      	ldr	r3, [pc, #156]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	f003 030c 	and.w	r3, r3, #12
 8008478:	2b08      	cmp	r3, #8
 800847a:	d102      	bne.n	8008482 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800847c:	4b26      	ldr	r3, [pc, #152]	@ (8008518 <HAL_RCC_GetSysClockFreq+0xc0>)
 800847e:	613b      	str	r3, [r7, #16]
 8008480:	e03e      	b.n	8008500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008482:	4b23      	ldr	r3, [pc, #140]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	f003 030c 	and.w	r3, r3, #12
 800848a:	2b0c      	cmp	r3, #12
 800848c:	d136      	bne.n	80084fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800848e:	4b20      	ldr	r3, [pc, #128]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	f003 0303 	and.w	r3, r3, #3
 8008496:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008498:	4b1d      	ldr	r3, [pc, #116]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	091b      	lsrs	r3, r3, #4
 800849e:	f003 030f 	and.w	r3, r3, #15
 80084a2:	3301      	adds	r3, #1
 80084a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2b03      	cmp	r3, #3
 80084aa:	d10c      	bne.n	80084c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80084ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008518 <HAL_RCC_GetSysClockFreq+0xc0>)
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b4:	4a16      	ldr	r2, [pc, #88]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80084b6:	68d2      	ldr	r2, [r2, #12]
 80084b8:	0a12      	lsrs	r2, r2, #8
 80084ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80084be:	fb02 f303 	mul.w	r3, r2, r3
 80084c2:	617b      	str	r3, [r7, #20]
      break;
 80084c4:	e00c      	b.n	80084e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80084c6:	4a13      	ldr	r2, [pc, #76]	@ (8008514 <HAL_RCC_GetSysClockFreq+0xbc>)
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ce:	4a10      	ldr	r2, [pc, #64]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80084d0:	68d2      	ldr	r2, [r2, #12]
 80084d2:	0a12      	lsrs	r2, r2, #8
 80084d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80084d8:	fb02 f303 	mul.w	r3, r2, r3
 80084dc:	617b      	str	r3, [r7, #20]
      break;
 80084de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80084e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	0e5b      	lsrs	r3, r3, #25
 80084e6:	f003 0303 	and.w	r3, r3, #3
 80084ea:	3301      	adds	r3, #1
 80084ec:	005b      	lsls	r3, r3, #1
 80084ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f8:	613b      	str	r3, [r7, #16]
 80084fa:	e001      	b.n	8008500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80084fc:	2300      	movs	r3, #0
 80084fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008500:	693b      	ldr	r3, [r7, #16]
}
 8008502:	4618      	mov	r0, r3
 8008504:	371c      	adds	r7, #28
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
 800850e:	bf00      	nop
 8008510:	40021000 	.word	0x40021000
 8008514:	00f42400 	.word	0x00f42400
 8008518:	007a1200 	.word	0x007a1200

0800851c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800851c:	b480      	push	{r7}
 800851e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008520:	4b03      	ldr	r3, [pc, #12]	@ (8008530 <HAL_RCC_GetHCLKFreq+0x14>)
 8008522:	681b      	ldr	r3, [r3, #0]
}
 8008524:	4618      	mov	r0, r3
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	20000008 	.word	0x20000008

08008534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008538:	f7ff fff0 	bl	800851c <HAL_RCC_GetHCLKFreq>
 800853c:	4602      	mov	r2, r0
 800853e:	4b06      	ldr	r3, [pc, #24]	@ (8008558 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	0a1b      	lsrs	r3, r3, #8
 8008544:	f003 0307 	and.w	r3, r3, #7
 8008548:	4904      	ldr	r1, [pc, #16]	@ (800855c <HAL_RCC_GetPCLK1Freq+0x28>)
 800854a:	5ccb      	ldrb	r3, [r1, r3]
 800854c:	f003 031f 	and.w	r3, r3, #31
 8008550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008554:	4618      	mov	r0, r3
 8008556:	bd80      	pop	{r7, pc}
 8008558:	40021000 	.word	0x40021000
 800855c:	0801566c 	.word	0x0801566c

08008560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008564:	f7ff ffda 	bl	800851c <HAL_RCC_GetHCLKFreq>
 8008568:	4602      	mov	r2, r0
 800856a:	4b06      	ldr	r3, [pc, #24]	@ (8008584 <HAL_RCC_GetPCLK2Freq+0x24>)
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	0adb      	lsrs	r3, r3, #11
 8008570:	f003 0307 	and.w	r3, r3, #7
 8008574:	4904      	ldr	r1, [pc, #16]	@ (8008588 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008576:	5ccb      	ldrb	r3, [r1, r3]
 8008578:	f003 031f 	and.w	r3, r3, #31
 800857c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008580:	4618      	mov	r0, r3
 8008582:	bd80      	pop	{r7, pc}
 8008584:	40021000 	.word	0x40021000
 8008588:	0801566c 	.word	0x0801566c

0800858c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	220f      	movs	r2, #15
 800859a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800859c:	4b12      	ldr	r3, [pc, #72]	@ (80085e8 <HAL_RCC_GetClockConfig+0x5c>)
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f003 0203 	and.w	r2, r3, #3
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80085a8:	4b0f      	ldr	r3, [pc, #60]	@ (80085e8 <HAL_RCC_GetClockConfig+0x5c>)
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80085b4:	4b0c      	ldr	r3, [pc, #48]	@ (80085e8 <HAL_RCC_GetClockConfig+0x5c>)
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80085c0:	4b09      	ldr	r3, [pc, #36]	@ (80085e8 <HAL_RCC_GetClockConfig+0x5c>)
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	08db      	lsrs	r3, r3, #3
 80085c6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80085ce:	4b07      	ldr	r3, [pc, #28]	@ (80085ec <HAL_RCC_GetClockConfig+0x60>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f003 020f 	and.w	r2, r3, #15
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	601a      	str	r2, [r3, #0]
}
 80085da:	bf00      	nop
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	40021000 	.word	0x40021000
 80085ec:	40022000 	.word	0x40022000

080085f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b087      	sub	sp, #28
 80085f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80085f6:	4b1e      	ldr	r3, [pc, #120]	@ (8008670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	f003 0303 	and.w	r3, r3, #3
 80085fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008600:	4b1b      	ldr	r3, [pc, #108]	@ (8008670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	091b      	lsrs	r3, r3, #4
 8008606:	f003 030f 	and.w	r3, r3, #15
 800860a:	3301      	adds	r3, #1
 800860c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	2b03      	cmp	r3, #3
 8008612:	d10c      	bne.n	800862e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008614:	4a17      	ldr	r2, [pc, #92]	@ (8008674 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	fbb2 f3f3 	udiv	r3, r2, r3
 800861c:	4a14      	ldr	r2, [pc, #80]	@ (8008670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800861e:	68d2      	ldr	r2, [r2, #12]
 8008620:	0a12      	lsrs	r2, r2, #8
 8008622:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008626:	fb02 f303 	mul.w	r3, r2, r3
 800862a:	617b      	str	r3, [r7, #20]
    break;
 800862c:	e00c      	b.n	8008648 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800862e:	4a12      	ldr	r2, [pc, #72]	@ (8008678 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	fbb2 f3f3 	udiv	r3, r2, r3
 8008636:	4a0e      	ldr	r2, [pc, #56]	@ (8008670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008638:	68d2      	ldr	r2, [r2, #12]
 800863a:	0a12      	lsrs	r2, r2, #8
 800863c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008640:	fb02 f303 	mul.w	r3, r2, r3
 8008644:	617b      	str	r3, [r7, #20]
    break;
 8008646:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008648:	4b09      	ldr	r3, [pc, #36]	@ (8008670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	0e5b      	lsrs	r3, r3, #25
 800864e:	f003 0303 	and.w	r3, r3, #3
 8008652:	3301      	adds	r3, #1
 8008654:	005b      	lsls	r3, r3, #1
 8008656:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008658:	697a      	ldr	r2, [r7, #20]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008660:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008662:	687b      	ldr	r3, [r7, #4]
}
 8008664:	4618      	mov	r0, r3
 8008666:	371c      	adds	r7, #28
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	40021000 	.word	0x40021000
 8008674:	007a1200 	.word	0x007a1200
 8008678:	00f42400 	.word	0x00f42400

0800867c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b086      	sub	sp, #24
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008684:	2300      	movs	r3, #0
 8008686:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008688:	2300      	movs	r3, #0
 800868a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 8098 	beq.w	80087ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800869a:	2300      	movs	r3, #0
 800869c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800869e:	4b43      	ldr	r3, [pc, #268]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10d      	bne.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086aa:	4b40      	ldr	r3, [pc, #256]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086ae:	4a3f      	ldr	r2, [pc, #252]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80086b6:	4b3d      	ldr	r3, [pc, #244]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086be:	60bb      	str	r3, [r7, #8]
 80086c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086c2:	2301      	movs	r3, #1
 80086c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086c6:	4b3a      	ldr	r3, [pc, #232]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a39      	ldr	r2, [pc, #228]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80086cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086d2:	f7fa fb53 	bl	8002d7c <HAL_GetTick>
 80086d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086d8:	e009      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086da:	f7fa fb4f 	bl	8002d7c <HAL_GetTick>
 80086de:	4602      	mov	r2, r0
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	1ad3      	subs	r3, r2, r3
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d902      	bls.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80086e8:	2303      	movs	r3, #3
 80086ea:	74fb      	strb	r3, [r7, #19]
        break;
 80086ec:	e005      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086ee:	4b30      	ldr	r3, [pc, #192]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d0ef      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80086fa:	7cfb      	ldrb	r3, [r7, #19]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d159      	bne.n	80087b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008700:	4b2a      	ldr	r3, [pc, #168]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800870a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d01e      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008716:	697a      	ldr	r2, [r7, #20]
 8008718:	429a      	cmp	r2, r3
 800871a:	d019      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800871c:	4b23      	ldr	r3, [pc, #140]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800871e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008726:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008728:	4b20      	ldr	r3, [pc, #128]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800872a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800872e:	4a1f      	ldr	r2, [pc, #124]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008734:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008738:	4b1c      	ldr	r3, [pc, #112]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800873a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800873e:	4a1b      	ldr	r2, [pc, #108]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008740:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008748:	4a18      	ldr	r2, [pc, #96]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f003 0301 	and.w	r3, r3, #1
 8008756:	2b00      	cmp	r3, #0
 8008758:	d016      	beq.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800875a:	f7fa fb0f 	bl	8002d7c <HAL_GetTick>
 800875e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008760:	e00b      	b.n	800877a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008762:	f7fa fb0b 	bl	8002d7c <HAL_GetTick>
 8008766:	4602      	mov	r2, r0
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	1ad3      	subs	r3, r2, r3
 800876c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008770:	4293      	cmp	r3, r2
 8008772:	d902      	bls.n	800877a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008774:	2303      	movs	r3, #3
 8008776:	74fb      	strb	r3, [r7, #19]
            break;
 8008778:	e006      	b.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800877a:	4b0c      	ldr	r3, [pc, #48]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800877c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d0ec      	beq.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008788:	7cfb      	ldrb	r3, [r7, #19]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d10b      	bne.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800878e:	4b07      	ldr	r3, [pc, #28]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879c:	4903      	ldr	r1, [pc, #12]	@ (80087ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800879e:	4313      	orrs	r3, r2
 80087a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80087a4:	e008      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80087a6:	7cfb      	ldrb	r3, [r7, #19]
 80087a8:	74bb      	strb	r3, [r7, #18]
 80087aa:	e005      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80087ac:	40021000 	.word	0x40021000
 80087b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087b4:	7cfb      	ldrb	r3, [r7, #19]
 80087b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80087b8:	7c7b      	ldrb	r3, [r7, #17]
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d105      	bne.n	80087ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087be:	4ba6      	ldr	r3, [pc, #664]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087c2:	4aa5      	ldr	r2, [pc, #660]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f003 0301 	and.w	r3, r3, #1
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00a      	beq.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80087d6:	4ba0      	ldr	r3, [pc, #640]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087dc:	f023 0203 	bic.w	r2, r3, #3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	499c      	ldr	r1, [pc, #624]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087e6:	4313      	orrs	r3, r2
 80087e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 0302 	and.w	r3, r3, #2
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d00a      	beq.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80087f8:	4b97      	ldr	r3, [pc, #604]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087fe:	f023 020c 	bic.w	r2, r3, #12
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	4994      	ldr	r1, [pc, #592]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008808:	4313      	orrs	r3, r2
 800880a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 0304 	and.w	r3, r3, #4
 8008816:	2b00      	cmp	r3, #0
 8008818:	d00a      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800881a:	4b8f      	ldr	r3, [pc, #572]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800881c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008820:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	498b      	ldr	r1, [pc, #556]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800882a:	4313      	orrs	r3, r2
 800882c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f003 0308 	and.w	r3, r3, #8
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00a      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800883c:	4b86      	ldr	r3, [pc, #536]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800883e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008842:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	4983      	ldr	r1, [pc, #524]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800884c:	4313      	orrs	r3, r2
 800884e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f003 0320 	and.w	r3, r3, #32
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00a      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800885e:	4b7e      	ldr	r3, [pc, #504]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008864:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	695b      	ldr	r3, [r3, #20]
 800886c:	497a      	ldr	r1, [pc, #488]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800886e:	4313      	orrs	r3, r2
 8008870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00a      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008880:	4b75      	ldr	r3, [pc, #468]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008886:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	699b      	ldr	r3, [r3, #24]
 800888e:	4972      	ldr	r1, [pc, #456]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008890:	4313      	orrs	r3, r2
 8008892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00a      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80088a2:	4b6d      	ldr	r3, [pc, #436]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088a8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	69db      	ldr	r3, [r3, #28]
 80088b0:	4969      	ldr	r1, [pc, #420]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00a      	beq.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80088c4:	4b64      	ldr	r3, [pc, #400]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ca:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a1b      	ldr	r3, [r3, #32]
 80088d2:	4961      	ldr	r1, [pc, #388]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80088e6:	4b5c      	ldr	r3, [pc, #368]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f4:	4958      	ldr	r1, [pc, #352]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80088f6:	4313      	orrs	r3, r2
 80088f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008904:	2b00      	cmp	r3, #0
 8008906:	d015      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008908:	4b53      	ldr	r3, [pc, #332]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800890a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800890e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008916:	4950      	ldr	r1, [pc, #320]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008918:	4313      	orrs	r3, r2
 800891a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008922:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008926:	d105      	bne.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008928:	4b4b      	ldr	r3, [pc, #300]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	4a4a      	ldr	r2, [pc, #296]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800892e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008932:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800893c:	2b00      	cmp	r3, #0
 800893e:	d015      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008940:	4b45      	ldr	r3, [pc, #276]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008946:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800894e:	4942      	ldr	r1, [pc, #264]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008950:	4313      	orrs	r3, r2
 8008952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800895a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800895e:	d105      	bne.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008960:	4b3d      	ldr	r3, [pc, #244]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	4a3c      	ldr	r2, [pc, #240]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008966:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800896a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008974:	2b00      	cmp	r3, #0
 8008976:	d015      	beq.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008978:	4b37      	ldr	r3, [pc, #220]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800897a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800897e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008986:	4934      	ldr	r1, [pc, #208]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008988:	4313      	orrs	r3, r2
 800898a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008992:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008996:	d105      	bne.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008998:	4b2f      	ldr	r3, [pc, #188]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	4a2e      	ldr	r2, [pc, #184]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800899e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089a2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d015      	beq.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80089b0:	4b29      	ldr	r3, [pc, #164]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089be:	4926      	ldr	r1, [pc, #152]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089c0:	4313      	orrs	r3, r2
 80089c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089ce:	d105      	bne.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089d0:	4b21      	ldr	r3, [pc, #132]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	4a20      	ldr	r2, [pc, #128]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089da:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d015      	beq.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80089e8:	4b1b      	ldr	r3, [pc, #108]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f6:	4918      	ldr	r1, [pc, #96]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80089f8:	4313      	orrs	r3, r2
 80089fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a06:	d105      	bne.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a08:	4b13      	ldr	r3, [pc, #76]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	4a12      	ldr	r2, [pc, #72]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a12:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d015      	beq.n	8008a4c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008a20:	4b0d      	ldr	r3, [pc, #52]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a26:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a2e:	490a      	ldr	r1, [pc, #40]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a30:	4313      	orrs	r3, r2
 8008a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a3e:	d105      	bne.n	8008a4c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008a40:	4b05      	ldr	r3, [pc, #20]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	4a04      	ldr	r2, [pc, #16]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008a46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a4a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008a4c:	7cbb      	ldrb	r3, [r7, #18]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3718      	adds	r7, #24
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	40021000 	.word	0x40021000

08008a5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d101      	bne.n	8008a6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e049      	b.n	8008b02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d106      	bne.n	8008a88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f7f9 fda0 	bl	80025c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	3304      	adds	r3, #4
 8008a98:	4619      	mov	r1, r3
 8008a9a:	4610      	mov	r0, r2
 8008a9c:	f001 fa7c 	bl	8009f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3708      	adds	r7, #8
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
	...

08008b0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d001      	beq.n	8008b24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	e042      	b.n	8008baa <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2202      	movs	r2, #2
 8008b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a21      	ldr	r2, [pc, #132]	@ (8008bb8 <HAL_TIM_Base_Start+0xac>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d018      	beq.n	8008b68 <HAL_TIM_Base_Start+0x5c>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b3e:	d013      	beq.n	8008b68 <HAL_TIM_Base_Start+0x5c>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a1d      	ldr	r2, [pc, #116]	@ (8008bbc <HAL_TIM_Base_Start+0xb0>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d00e      	beq.n	8008b68 <HAL_TIM_Base_Start+0x5c>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a1c      	ldr	r2, [pc, #112]	@ (8008bc0 <HAL_TIM_Base_Start+0xb4>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d009      	beq.n	8008b68 <HAL_TIM_Base_Start+0x5c>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a1a      	ldr	r2, [pc, #104]	@ (8008bc4 <HAL_TIM_Base_Start+0xb8>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d004      	beq.n	8008b68 <HAL_TIM_Base_Start+0x5c>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a19      	ldr	r2, [pc, #100]	@ (8008bc8 <HAL_TIM_Base_Start+0xbc>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d115      	bne.n	8008b94 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	689a      	ldr	r2, [r3, #8]
 8008b6e:	4b17      	ldr	r3, [pc, #92]	@ (8008bcc <HAL_TIM_Base_Start+0xc0>)
 8008b70:	4013      	ands	r3, r2
 8008b72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2b06      	cmp	r3, #6
 8008b78:	d015      	beq.n	8008ba6 <HAL_TIM_Base_Start+0x9a>
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b80:	d011      	beq.n	8008ba6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f042 0201 	orr.w	r2, r2, #1
 8008b90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b92:	e008      	b.n	8008ba6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f042 0201 	orr.w	r2, r2, #1
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	e000      	b.n	8008ba8 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ba6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	40012c00 	.word	0x40012c00
 8008bbc:	40000400 	.word	0x40000400
 8008bc0:	40000800 	.word	0x40000800
 8008bc4:	40013400 	.word	0x40013400
 8008bc8:	40014000 	.word	0x40014000
 8008bcc:	00010007 	.word	0x00010007

08008bd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d001      	beq.n	8008be8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008be4:	2301      	movs	r3, #1
 8008be6:	e04a      	b.n	8008c7e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2202      	movs	r2, #2
 8008bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68da      	ldr	r2, [r3, #12]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f042 0201 	orr.w	r2, r2, #1
 8008bfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a21      	ldr	r2, [pc, #132]	@ (8008c8c <HAL_TIM_Base_Start_IT+0xbc>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d018      	beq.n	8008c3c <HAL_TIM_Base_Start_IT+0x6c>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c12:	d013      	beq.n	8008c3c <HAL_TIM_Base_Start_IT+0x6c>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a1d      	ldr	r2, [pc, #116]	@ (8008c90 <HAL_TIM_Base_Start_IT+0xc0>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d00e      	beq.n	8008c3c <HAL_TIM_Base_Start_IT+0x6c>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a1c      	ldr	r2, [pc, #112]	@ (8008c94 <HAL_TIM_Base_Start_IT+0xc4>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d009      	beq.n	8008c3c <HAL_TIM_Base_Start_IT+0x6c>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8008c98 <HAL_TIM_Base_Start_IT+0xc8>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d004      	beq.n	8008c3c <HAL_TIM_Base_Start_IT+0x6c>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a19      	ldr	r2, [pc, #100]	@ (8008c9c <HAL_TIM_Base_Start_IT+0xcc>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d115      	bne.n	8008c68 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	689a      	ldr	r2, [r3, #8]
 8008c42:	4b17      	ldr	r3, [pc, #92]	@ (8008ca0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008c44:	4013      	ands	r3, r2
 8008c46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2b06      	cmp	r3, #6
 8008c4c:	d015      	beq.n	8008c7a <HAL_TIM_Base_Start_IT+0xaa>
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c54:	d011      	beq.n	8008c7a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f042 0201 	orr.w	r2, r2, #1
 8008c64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c66:	e008      	b.n	8008c7a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f042 0201 	orr.w	r2, r2, #1
 8008c76:	601a      	str	r2, [r3, #0]
 8008c78:	e000      	b.n	8008c7c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3714      	adds	r7, #20
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	40012c00 	.word	0x40012c00
 8008c90:	40000400 	.word	0x40000400
 8008c94:	40000800 	.word	0x40000800
 8008c98:	40013400 	.word	0x40013400
 8008c9c:	40014000 	.word	0x40014000
 8008ca0:	00010007 	.word	0x00010007

08008ca4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d101      	bne.n	8008cb6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e049      	b.n	8008d4a <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cbc:	b2db      	uxtb	r3, r3
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d106      	bne.n	8008cd0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 f841 	bl	8008d52 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	3304      	adds	r3, #4
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	4610      	mov	r0, r2
 8008ce4:	f001 f958 	bl	8009f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2201      	movs	r2, #1
 8008d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3708      	adds	r7, #8
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr
	...

08008d68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d109      	bne.n	8008d8c <HAL_TIM_PWM_Start+0x24>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	bf14      	ite	ne
 8008d84:	2301      	movne	r3, #1
 8008d86:	2300      	moveq	r3, #0
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	e03c      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	d109      	bne.n	8008da6 <HAL_TIM_PWM_Start+0x3e>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	bf14      	ite	ne
 8008d9e:	2301      	movne	r3, #1
 8008da0:	2300      	moveq	r3, #0
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	e02f      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b08      	cmp	r3, #8
 8008daa:	d109      	bne.n	8008dc0 <HAL_TIM_PWM_Start+0x58>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	bf14      	ite	ne
 8008db8:	2301      	movne	r3, #1
 8008dba:	2300      	moveq	r3, #0
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	e022      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	2b0c      	cmp	r3, #12
 8008dc4:	d109      	bne.n	8008dda <HAL_TIM_PWM_Start+0x72>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	bf14      	ite	ne
 8008dd2:	2301      	movne	r3, #1
 8008dd4:	2300      	moveq	r3, #0
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	e015      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b10      	cmp	r3, #16
 8008dde:	d109      	bne.n	8008df4 <HAL_TIM_PWM_Start+0x8c>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	bf14      	ite	ne
 8008dec:	2301      	movne	r3, #1
 8008dee:	2300      	moveq	r3, #0
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	e008      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	bf14      	ite	ne
 8008e00:	2301      	movne	r3, #1
 8008e02:	2300      	moveq	r3, #0
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e097      	b.n	8008f3e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d104      	bne.n	8008e1e <HAL_TIM_PWM_Start+0xb6>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2202      	movs	r2, #2
 8008e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e1c:	e023      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2b04      	cmp	r3, #4
 8008e22:	d104      	bne.n	8008e2e <HAL_TIM_PWM_Start+0xc6>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2202      	movs	r2, #2
 8008e28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e2c:	e01b      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	2b08      	cmp	r3, #8
 8008e32:	d104      	bne.n	8008e3e <HAL_TIM_PWM_Start+0xd6>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2202      	movs	r2, #2
 8008e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e3c:	e013      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	2b0c      	cmp	r3, #12
 8008e42:	d104      	bne.n	8008e4e <HAL_TIM_PWM_Start+0xe6>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2202      	movs	r2, #2
 8008e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008e4c:	e00b      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	2b10      	cmp	r3, #16
 8008e52:	d104      	bne.n	8008e5e <HAL_TIM_PWM_Start+0xf6>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2202      	movs	r2, #2
 8008e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e5c:	e003      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2202      	movs	r2, #2
 8008e62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f001 fea2 	bl	800abb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a33      	ldr	r2, [pc, #204]	@ (8008f48 <HAL_TIM_PWM_Start+0x1e0>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d013      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a32      	ldr	r2, [pc, #200]	@ (8008f4c <HAL_TIM_PWM_Start+0x1e4>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d00e      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a30      	ldr	r2, [pc, #192]	@ (8008f50 <HAL_TIM_PWM_Start+0x1e8>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d009      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a2f      	ldr	r2, [pc, #188]	@ (8008f54 <HAL_TIM_PWM_Start+0x1ec>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d004      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8008f58 <HAL_TIM_PWM_Start+0x1f0>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d101      	bne.n	8008eaa <HAL_TIM_PWM_Start+0x142>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e000      	b.n	8008eac <HAL_TIM_PWM_Start+0x144>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d007      	beq.n	8008ec0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008ebe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a20      	ldr	r2, [pc, #128]	@ (8008f48 <HAL_TIM_PWM_Start+0x1e0>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d018      	beq.n	8008efc <HAL_TIM_PWM_Start+0x194>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ed2:	d013      	beq.n	8008efc <HAL_TIM_PWM_Start+0x194>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a20      	ldr	r2, [pc, #128]	@ (8008f5c <HAL_TIM_PWM_Start+0x1f4>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d00e      	beq.n	8008efc <HAL_TIM_PWM_Start+0x194>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8008f60 <HAL_TIM_PWM_Start+0x1f8>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d009      	beq.n	8008efc <HAL_TIM_PWM_Start+0x194>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a17      	ldr	r2, [pc, #92]	@ (8008f4c <HAL_TIM_PWM_Start+0x1e4>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d004      	beq.n	8008efc <HAL_TIM_PWM_Start+0x194>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a16      	ldr	r2, [pc, #88]	@ (8008f50 <HAL_TIM_PWM_Start+0x1e8>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d115      	bne.n	8008f28 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	689a      	ldr	r2, [r3, #8]
 8008f02:	4b18      	ldr	r3, [pc, #96]	@ (8008f64 <HAL_TIM_PWM_Start+0x1fc>)
 8008f04:	4013      	ands	r3, r2
 8008f06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2b06      	cmp	r3, #6
 8008f0c:	d015      	beq.n	8008f3a <HAL_TIM_PWM_Start+0x1d2>
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f14:	d011      	beq.n	8008f3a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f042 0201 	orr.w	r2, r2, #1
 8008f24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f26:	e008      	b.n	8008f3a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f042 0201 	orr.w	r2, r2, #1
 8008f36:	601a      	str	r2, [r3, #0]
 8008f38:	e000      	b.n	8008f3c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
 8008f46:	bf00      	nop
 8008f48:	40012c00 	.word	0x40012c00
 8008f4c:	40013400 	.word	0x40013400
 8008f50:	40014000 	.word	0x40014000
 8008f54:	40014400 	.word	0x40014400
 8008f58:	40014800 	.word	0x40014800
 8008f5c:	40000400 	.word	0x40000400
 8008f60:	40000800 	.word	0x40000800
 8008f64:	00010007 	.word	0x00010007

08008f68 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f72:	2300      	movs	r3, #0
 8008f74:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	2b0c      	cmp	r3, #12
 8008f7a:	d855      	bhi.n	8009028 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8008f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f84 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8008f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f82:	bf00      	nop
 8008f84:	08008fb9 	.word	0x08008fb9
 8008f88:	08009029 	.word	0x08009029
 8008f8c:	08009029 	.word	0x08009029
 8008f90:	08009029 	.word	0x08009029
 8008f94:	08008fd5 	.word	0x08008fd5
 8008f98:	08009029 	.word	0x08009029
 8008f9c:	08009029 	.word	0x08009029
 8008fa0:	08009029 	.word	0x08009029
 8008fa4:	08008ff1 	.word	0x08008ff1
 8008fa8:	08009029 	.word	0x08009029
 8008fac:	08009029 	.word	0x08009029
 8008fb0:	08009029 	.word	0x08009029
 8008fb4:	0800900d 	.word	0x0800900d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	68da      	ldr	r2, [r3, #12]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008fc6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7fc fb39 	bl	8005644 <HAL_DMA_Abort_IT>
      break;
 8008fd2:	e02c      	b.n	800902e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68da      	ldr	r2, [r3, #12]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008fe2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7fc fb2b 	bl	8005644 <HAL_DMA_Abort_IT>
      break;
 8008fee:	e01e      	b.n	800902e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68da      	ldr	r2, [r3, #12]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ffe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009004:	4618      	mov	r0, r3
 8009006:	f7fc fb1d 	bl	8005644 <HAL_DMA_Abort_IT>
      break;
 800900a:	e010      	b.n	800902e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68da      	ldr	r2, [r3, #12]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800901a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009020:	4618      	mov	r0, r3
 8009022:	f7fc fb0f 	bl	8005644 <HAL_DMA_Abort_IT>
      break;
 8009026:	e002      	b.n	800902e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	73fb      	strb	r3, [r7, #15]
      break;
 800902c:	bf00      	nop
  }

  if (status == HAL_OK)
 800902e:	7bfb      	ldrb	r3, [r7, #15]
 8009030:	2b00      	cmp	r3, #0
 8009032:	f040 8081 	bne.w	8009138 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2200      	movs	r2, #0
 800903c:	6839      	ldr	r1, [r7, #0]
 800903e:	4618      	mov	r0, r3
 8009040:	f001 fdba 	bl	800abb8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a3e      	ldr	r2, [pc, #248]	@ (8009144 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d013      	beq.n	8009076 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a3d      	ldr	r2, [pc, #244]	@ (8009148 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d00e      	beq.n	8009076 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a3b      	ldr	r2, [pc, #236]	@ (800914c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d009      	beq.n	8009076 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a3a      	ldr	r2, [pc, #232]	@ (8009150 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d004      	beq.n	8009076 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a38      	ldr	r2, [pc, #224]	@ (8009154 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d101      	bne.n	800907a <HAL_TIM_PWM_Stop_DMA+0x112>
 8009076:	2301      	movs	r3, #1
 8009078:	e000      	b.n	800907c <HAL_TIM_PWM_Stop_DMA+0x114>
 800907a:	2300      	movs	r3, #0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d017      	beq.n	80090b0 <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	6a1a      	ldr	r2, [r3, #32]
 8009086:	f241 1311 	movw	r3, #4369	@ 0x1111
 800908a:	4013      	ands	r3, r2
 800908c:	2b00      	cmp	r3, #0
 800908e:	d10f      	bne.n	80090b0 <HAL_TIM_PWM_Stop_DMA+0x148>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	6a1a      	ldr	r2, [r3, #32]
 8009096:	f244 4344 	movw	r3, #17476	@ 0x4444
 800909a:	4013      	ands	r3, r2
 800909c:	2b00      	cmp	r3, #0
 800909e:	d107      	bne.n	80090b0 <HAL_TIM_PWM_Stop_DMA+0x148>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80090ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6a1a      	ldr	r2, [r3, #32]
 80090b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80090ba:	4013      	ands	r3, r2
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d10f      	bne.n	80090e0 <HAL_TIM_PWM_Stop_DMA+0x178>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6a1a      	ldr	r2, [r3, #32]
 80090c6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80090ca:	4013      	ands	r3, r2
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d107      	bne.n	80090e0 <HAL_TIM_PWM_Stop_DMA+0x178>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f022 0201 	bic.w	r2, r2, #1
 80090de:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d104      	bne.n	80090f0 <HAL_TIM_PWM_Stop_DMA+0x188>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2201      	movs	r2, #1
 80090ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80090ee:	e023      	b.n	8009138 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	2b04      	cmp	r3, #4
 80090f4:	d104      	bne.n	8009100 <HAL_TIM_PWM_Stop_DMA+0x198>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2201      	movs	r2, #1
 80090fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80090fe:	e01b      	b.n	8009138 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	2b08      	cmp	r3, #8
 8009104:	d104      	bne.n	8009110 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800910e:	e013      	b.n	8009138 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	2b0c      	cmp	r3, #12
 8009114:	d104      	bne.n	8009120 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800911e:	e00b      	b.n	8009138 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	2b10      	cmp	r3, #16
 8009124:	d104      	bne.n	8009130 <HAL_TIM_PWM_Stop_DMA+0x1c8>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800912e:	e003      	b.n	8009138 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	40012c00 	.word	0x40012c00
 8009148:	40013400 	.word	0x40013400
 800914c:	40014000 	.word	0x40014000
 8009150:	40014400 	.word	0x40014400
 8009154:	40014800 	.word	0x40014800

08009158 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d101      	bne.n	800916a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	e049      	b.n	80091fe <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b00      	cmp	r3, #0
 8009174:	d106      	bne.n	8009184 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f841 	bl	8009206 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2202      	movs	r2, #2
 8009188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	3304      	adds	r3, #4
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	f000 fefe 	bl	8009f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091fc:	2300      	movs	r3, #0
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3708      	adds	r7, #8
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}

08009206 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009206:	b480      	push	{r7}
 8009208:	b083      	sub	sp, #12
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800920e:	bf00      	nop
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
	...

0800921c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b086      	sub	sp, #24
 8009220:	af00      	add	r7, sp, #0
 8009222:	60f8      	str	r0, [r7, #12]
 8009224:	60b9      	str	r1, [r7, #8]
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800922a:	2300      	movs	r3, #0
 800922c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d104      	bne.n	800923e <HAL_TIM_IC_Start_DMA+0x22>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800923a:	b2db      	uxtb	r3, r3
 800923c:	e023      	b.n	8009286 <HAL_TIM_IC_Start_DMA+0x6a>
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	2b04      	cmp	r3, #4
 8009242:	d104      	bne.n	800924e <HAL_TIM_IC_Start_DMA+0x32>
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800924a:	b2db      	uxtb	r3, r3
 800924c:	e01b      	b.n	8009286 <HAL_TIM_IC_Start_DMA+0x6a>
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	2b08      	cmp	r3, #8
 8009252:	d104      	bne.n	800925e <HAL_TIM_IC_Start_DMA+0x42>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800925a:	b2db      	uxtb	r3, r3
 800925c:	e013      	b.n	8009286 <HAL_TIM_IC_Start_DMA+0x6a>
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	2b0c      	cmp	r3, #12
 8009262:	d104      	bne.n	800926e <HAL_TIM_IC_Start_DMA+0x52>
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800926a:	b2db      	uxtb	r3, r3
 800926c:	e00b      	b.n	8009286 <HAL_TIM_IC_Start_DMA+0x6a>
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	2b10      	cmp	r3, #16
 8009272:	d104      	bne.n	800927e <HAL_TIM_IC_Start_DMA+0x62>
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800927a:	b2db      	uxtb	r3, r3
 800927c:	e003      	b.n	8009286 <HAL_TIM_IC_Start_DMA+0x6a>
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009284:	b2db      	uxtb	r3, r3
 8009286:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d104      	bne.n	8009298 <HAL_TIM_IC_Start_DMA+0x7c>
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009294:	b2db      	uxtb	r3, r3
 8009296:	e013      	b.n	80092c0 <HAL_TIM_IC_Start_DMA+0xa4>
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	2b04      	cmp	r3, #4
 800929c:	d104      	bne.n	80092a8 <HAL_TIM_IC_Start_DMA+0x8c>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	e00b      	b.n	80092c0 <HAL_TIM_IC_Start_DMA+0xa4>
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	2b08      	cmp	r3, #8
 80092ac:	d104      	bne.n	80092b8 <HAL_TIM_IC_Start_DMA+0x9c>
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	e003      	b.n	80092c0 <HAL_TIM_IC_Start_DMA+0xa4>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80092c2:	7dbb      	ldrb	r3, [r7, #22]
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d002      	beq.n	80092ce <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 80092c8:	7d7b      	ldrb	r3, [r7, #21]
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	d101      	bne.n	80092d2 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 80092ce:	2302      	movs	r3, #2
 80092d0:	e152      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 80092d2:	7dbb      	ldrb	r3, [r7, #22]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d153      	bne.n	8009380 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 80092d8:	7d7b      	ldrb	r3, [r7, #21]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d150      	bne.n	8009380 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d002      	beq.n	80092ea <HAL_TIM_IC_Start_DMA+0xce>
 80092e4:	887b      	ldrh	r3, [r7, #2]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d101      	bne.n	80092ee <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e144      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d104      	bne.n	80092fe <HAL_TIM_IC_Start_DMA+0xe2>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2202      	movs	r2, #2
 80092f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092fc:	e023      	b.n	8009346 <HAL_TIM_IC_Start_DMA+0x12a>
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	2b04      	cmp	r3, #4
 8009302:	d104      	bne.n	800930e <HAL_TIM_IC_Start_DMA+0xf2>
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2202      	movs	r2, #2
 8009308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800930c:	e01b      	b.n	8009346 <HAL_TIM_IC_Start_DMA+0x12a>
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	2b08      	cmp	r3, #8
 8009312:	d104      	bne.n	800931e <HAL_TIM_IC_Start_DMA+0x102>
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2202      	movs	r2, #2
 8009318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800931c:	e013      	b.n	8009346 <HAL_TIM_IC_Start_DMA+0x12a>
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	2b0c      	cmp	r3, #12
 8009322:	d104      	bne.n	800932e <HAL_TIM_IC_Start_DMA+0x112>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2202      	movs	r2, #2
 8009328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800932c:	e00b      	b.n	8009346 <HAL_TIM_IC_Start_DMA+0x12a>
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	2b10      	cmp	r3, #16
 8009332:	d104      	bne.n	800933e <HAL_TIM_IC_Start_DMA+0x122>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2202      	movs	r2, #2
 8009338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800933c:	e003      	b.n	8009346 <HAL_TIM_IC_Start_DMA+0x12a>
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2202      	movs	r2, #2
 8009342:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d104      	bne.n	8009356 <HAL_TIM_IC_Start_DMA+0x13a>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2202      	movs	r2, #2
 8009350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8009354:	e016      	b.n	8009384 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	2b04      	cmp	r3, #4
 800935a:	d104      	bne.n	8009366 <HAL_TIM_IC_Start_DMA+0x14a>
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2202      	movs	r2, #2
 8009360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8009364:	e00e      	b.n	8009384 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	2b08      	cmp	r3, #8
 800936a:	d104      	bne.n	8009376 <HAL_TIM_IC_Start_DMA+0x15a>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2202      	movs	r2, #2
 8009370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 8009374:	e006      	b.n	8009384 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2202      	movs	r2, #2
 800937a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 800937e:	e001      	b.n	8009384 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	e0f9      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2201      	movs	r2, #1
 800938a:	68b9      	ldr	r1, [r7, #8]
 800938c:	4618      	mov	r0, r3
 800938e:	f001 fc13 	bl	800abb8 <TIM_CCxChannelCmd>

  switch (Channel)
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	2b0c      	cmp	r3, #12
 8009396:	f200 80ad 	bhi.w	80094f4 <HAL_TIM_IC_Start_DMA+0x2d8>
 800939a:	a201      	add	r2, pc, #4	@ (adr r2, 80093a0 <HAL_TIM_IC_Start_DMA+0x184>)
 800939c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a0:	080093d5 	.word	0x080093d5
 80093a4:	080094f5 	.word	0x080094f5
 80093a8:	080094f5 	.word	0x080094f5
 80093ac:	080094f5 	.word	0x080094f5
 80093b0:	0800941d 	.word	0x0800941d
 80093b4:	080094f5 	.word	0x080094f5
 80093b8:	080094f5 	.word	0x080094f5
 80093bc:	080094f5 	.word	0x080094f5
 80093c0:	08009465 	.word	0x08009465
 80093c4:	080094f5 	.word	0x080094f5
 80093c8:	080094f5 	.word	0x080094f5
 80093cc:	080094f5 	.word	0x080094f5
 80093d0:	080094ad 	.word	0x080094ad
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d8:	4a69      	ldr	r2, [pc, #420]	@ (8009580 <HAL_TIM_IC_Start_DMA+0x364>)
 80093da:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e0:	4a68      	ldr	r2, [pc, #416]	@ (8009584 <HAL_TIM_IC_Start_DMA+0x368>)
 80093e2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e8:	4a67      	ldr	r2, [pc, #412]	@ (8009588 <HAL_TIM_IC_Start_DMA+0x36c>)
 80093ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	3334      	adds	r3, #52	@ 0x34
 80093f6:	4619      	mov	r1, r3
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	887b      	ldrh	r3, [r7, #2]
 80093fc:	f7fc f84e 	bl	800549c <HAL_DMA_Start_IT>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d001      	beq.n	800940a <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009406:	2301      	movs	r3, #1
 8009408:	e0b6      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68da      	ldr	r2, [r3, #12]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009418:	60da      	str	r2, [r3, #12]
      break;
 800941a:	e06e      	b.n	80094fa <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009420:	4a57      	ldr	r2, [pc, #348]	@ (8009580 <HAL_TIM_IC_Start_DMA+0x364>)
 8009422:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009428:	4a56      	ldr	r2, [pc, #344]	@ (8009584 <HAL_TIM_IC_Start_DMA+0x368>)
 800942a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009430:	4a55      	ldr	r2, [pc, #340]	@ (8009588 <HAL_TIM_IC_Start_DMA+0x36c>)
 8009432:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	3338      	adds	r3, #56	@ 0x38
 800943e:	4619      	mov	r1, r3
 8009440:	687a      	ldr	r2, [r7, #4]
 8009442:	887b      	ldrh	r3, [r7, #2]
 8009444:	f7fc f82a 	bl	800549c <HAL_DMA_Start_IT>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d001      	beq.n	8009452 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	e092      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68da      	ldr	r2, [r3, #12]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009460:	60da      	str	r2, [r3, #12]
      break;
 8009462:	e04a      	b.n	80094fa <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009468:	4a45      	ldr	r2, [pc, #276]	@ (8009580 <HAL_TIM_IC_Start_DMA+0x364>)
 800946a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009470:	4a44      	ldr	r2, [pc, #272]	@ (8009584 <HAL_TIM_IC_Start_DMA+0x368>)
 8009472:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009478:	4a43      	ldr	r2, [pc, #268]	@ (8009588 <HAL_TIM_IC_Start_DMA+0x36c>)
 800947a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	333c      	adds	r3, #60	@ 0x3c
 8009486:	4619      	mov	r1, r3
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	887b      	ldrh	r3, [r7, #2]
 800948c:	f7fc f806 	bl	800549c <HAL_DMA_Start_IT>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d001      	beq.n	800949a <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e06e      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	68da      	ldr	r2, [r3, #12]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094a8:	60da      	str	r2, [r3, #12]
      break;
 80094aa:	e026      	b.n	80094fa <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b0:	4a33      	ldr	r2, [pc, #204]	@ (8009580 <HAL_TIM_IC_Start_DMA+0x364>)
 80094b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b8:	4a32      	ldr	r2, [pc, #200]	@ (8009584 <HAL_TIM_IC_Start_DMA+0x368>)
 80094ba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c0:	4a31      	ldr	r2, [pc, #196]	@ (8009588 <HAL_TIM_IC_Start_DMA+0x36c>)
 80094c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	3340      	adds	r3, #64	@ 0x40
 80094ce:	4619      	mov	r1, r3
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	887b      	ldrh	r3, [r7, #2]
 80094d4:	f7fb ffe2 	bl	800549c <HAL_DMA_Start_IT>
 80094d8:	4603      	mov	r3, r0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d001      	beq.n	80094e2 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e04a      	b.n	8009578 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68da      	ldr	r2, [r3, #12]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80094f0:	60da      	str	r2, [r3, #12]
      break;
 80094f2:	e002      	b.n	80094fa <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	75fb      	strb	r3, [r7, #23]
      break;
 80094f8:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a23      	ldr	r2, [pc, #140]	@ (800958c <HAL_TIM_IC_Start_DMA+0x370>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d018      	beq.n	8009536 <HAL_TIM_IC_Start_DMA+0x31a>
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800950c:	d013      	beq.n	8009536 <HAL_TIM_IC_Start_DMA+0x31a>
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a1f      	ldr	r2, [pc, #124]	@ (8009590 <HAL_TIM_IC_Start_DMA+0x374>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d00e      	beq.n	8009536 <HAL_TIM_IC_Start_DMA+0x31a>
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a1d      	ldr	r2, [pc, #116]	@ (8009594 <HAL_TIM_IC_Start_DMA+0x378>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d009      	beq.n	8009536 <HAL_TIM_IC_Start_DMA+0x31a>
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a1c      	ldr	r2, [pc, #112]	@ (8009598 <HAL_TIM_IC_Start_DMA+0x37c>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d004      	beq.n	8009536 <HAL_TIM_IC_Start_DMA+0x31a>
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a1a      	ldr	r2, [pc, #104]	@ (800959c <HAL_TIM_IC_Start_DMA+0x380>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d115      	bne.n	8009562 <HAL_TIM_IC_Start_DMA+0x346>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	689a      	ldr	r2, [r3, #8]
 800953c:	4b18      	ldr	r3, [pc, #96]	@ (80095a0 <HAL_TIM_IC_Start_DMA+0x384>)
 800953e:	4013      	ands	r3, r2
 8009540:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	2b06      	cmp	r3, #6
 8009546:	d015      	beq.n	8009574 <HAL_TIM_IC_Start_DMA+0x358>
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800954e:	d011      	beq.n	8009574 <HAL_TIM_IC_Start_DMA+0x358>
    {
      __HAL_TIM_ENABLE(htim);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f042 0201 	orr.w	r2, r2, #1
 800955e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009560:	e008      	b.n	8009574 <HAL_TIM_IC_Start_DMA+0x358>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f042 0201 	orr.w	r2, r2, #1
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	e000      	b.n	8009576 <HAL_TIM_IC_Start_DMA+0x35a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009574:	bf00      	nop
  }

  /* Return function status */
  return status;
 8009576:	7dfb      	ldrb	r3, [r7, #23]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3718      	adds	r7, #24
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	08009e67 	.word	0x08009e67
 8009584:	08009f2f 	.word	0x08009f2f
 8009588:	08009dd5 	.word	0x08009dd5
 800958c:	40012c00 	.word	0x40012c00
 8009590:	40000400 	.word	0x40000400
 8009594:	40000800 	.word	0x40000800
 8009598:	40013400 	.word	0x40013400
 800959c:	40014000 	.word	0x40014000
 80095a0:	00010007 	.word	0x00010007

080095a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	68db      	ldr	r3, [r3, #12]
 80095b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	f003 0302 	and.w	r3, r3, #2
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d020      	beq.n	8009608 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f003 0302 	and.w	r3, r3, #2
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d01b      	beq.n	8009608 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f06f 0202 	mvn.w	r2, #2
 80095d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2201      	movs	r2, #1
 80095de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	699b      	ldr	r3, [r3, #24]
 80095e6:	f003 0303 	and.w	r3, r3, #3
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d003      	beq.n	80095f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f7f7 fefe 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 80095f4:	e005      	b.n	8009602 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 fbba 	bl	8009d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f000 fbcb 	bl	8009d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	f003 0304 	and.w	r3, r3, #4
 800960e:	2b00      	cmp	r3, #0
 8009610:	d020      	beq.n	8009654 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f003 0304 	and.w	r3, r3, #4
 8009618:	2b00      	cmp	r3, #0
 800961a:	d01b      	beq.n	8009654 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f06f 0204 	mvn.w	r2, #4
 8009624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2202      	movs	r2, #2
 800962a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009636:	2b00      	cmp	r3, #0
 8009638:	d003      	beq.n	8009642 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f7f7 fed8 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 8009640:	e005      	b.n	800964e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 fb94 	bl	8009d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 fba5 	bl	8009d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2200      	movs	r2, #0
 8009652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	f003 0308 	and.w	r3, r3, #8
 800965a:	2b00      	cmp	r3, #0
 800965c:	d020      	beq.n	80096a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f003 0308 	and.w	r3, r3, #8
 8009664:	2b00      	cmp	r3, #0
 8009666:	d01b      	beq.n	80096a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f06f 0208 	mvn.w	r2, #8
 8009670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2204      	movs	r2, #4
 8009676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	69db      	ldr	r3, [r3, #28]
 800967e:	f003 0303 	and.w	r3, r3, #3
 8009682:	2b00      	cmp	r3, #0
 8009684:	d003      	beq.n	800968e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f7f7 feb2 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 800968c:	e005      	b.n	800969a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f000 fb6e 	bl	8009d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fb7f 	bl	8009d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	f003 0310 	and.w	r3, r3, #16
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d020      	beq.n	80096ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f003 0310 	and.w	r3, r3, #16
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d01b      	beq.n	80096ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f06f 0210 	mvn.w	r2, #16
 80096bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2208      	movs	r2, #8
 80096c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	69db      	ldr	r3, [r3, #28]
 80096ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d003      	beq.n	80096da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f7f7 fe8c 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 80096d8:	e005      	b.n	80096e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 fb48 	bl	8009d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 fb59 	bl	8009d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	f003 0301 	and.w	r3, r3, #1
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00c      	beq.n	8009710 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f003 0301 	and.w	r3, r3, #1
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d007      	beq.n	8009710 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f06f 0201 	mvn.w	r2, #1
 8009708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f7f8 fd66 	bl	80021dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009716:	2b00      	cmp	r3, #0
 8009718:	d104      	bne.n	8009724 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00c      	beq.n	800973e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800972a:	2b00      	cmp	r3, #0
 800972c:	d007      	beq.n	800973e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f001 faef 	bl	800ad1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009744:	2b00      	cmp	r3, #0
 8009746:	d00c      	beq.n	8009762 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800974e:	2b00      	cmp	r3, #0
 8009750:	d007      	beq.n	8009762 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800975a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f001 fae7 	bl	800ad30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009768:	2b00      	cmp	r3, #0
 800976a:	d00c      	beq.n	8009786 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009772:	2b00      	cmp	r3, #0
 8009774:	d007      	beq.n	8009786 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800977e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 fb13 	bl	8009dac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	f003 0320 	and.w	r3, r3, #32
 800978c:	2b00      	cmp	r3, #0
 800978e:	d00c      	beq.n	80097aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f003 0320 	and.w	r3, r3, #32
 8009796:	2b00      	cmp	r3, #0
 8009798:	d007      	beq.n	80097aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f06f 0220 	mvn.w	r2, #32
 80097a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f001 faaf 	bl	800ad08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d00c      	beq.n	80097ce <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d007      	beq.n	80097ce <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80097c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 fabb 	bl	800ad44 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00c      	beq.n	80097f2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d007      	beq.n	80097f2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80097ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f001 fab3 	bl	800ad58 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d00c      	beq.n	8009816 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009802:	2b00      	cmp	r3, #0
 8009804:	d007      	beq.n	8009816 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800980e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f001 faab 	bl	800ad6c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00c      	beq.n	800983a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009826:	2b00      	cmp	r3, #0
 8009828:	d007      	beq.n	800983a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8009832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f001 faa3 	bl	800ad80 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800983a:	bf00      	nop
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
	...

08009844 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b086      	sub	sp, #24
 8009848:	af00      	add	r7, sp, #0
 800984a:	60f8      	str	r0, [r7, #12]
 800984c:	60b9      	str	r1, [r7, #8]
 800984e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009850:	2300      	movs	r3, #0
 8009852:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800985a:	2b01      	cmp	r3, #1
 800985c:	d101      	bne.n	8009862 <HAL_TIM_OC_ConfigChannel+0x1e>
 800985e:	2302      	movs	r3, #2
 8009860:	e066      	b.n	8009930 <HAL_TIM_OC_ConfigChannel+0xec>
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2201      	movs	r2, #1
 8009866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2b14      	cmp	r3, #20
 800986e:	d857      	bhi.n	8009920 <HAL_TIM_OC_ConfigChannel+0xdc>
 8009870:	a201      	add	r2, pc, #4	@ (adr r2, 8009878 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009876:	bf00      	nop
 8009878:	080098cd 	.word	0x080098cd
 800987c:	08009921 	.word	0x08009921
 8009880:	08009921 	.word	0x08009921
 8009884:	08009921 	.word	0x08009921
 8009888:	080098db 	.word	0x080098db
 800988c:	08009921 	.word	0x08009921
 8009890:	08009921 	.word	0x08009921
 8009894:	08009921 	.word	0x08009921
 8009898:	080098e9 	.word	0x080098e9
 800989c:	08009921 	.word	0x08009921
 80098a0:	08009921 	.word	0x08009921
 80098a4:	08009921 	.word	0x08009921
 80098a8:	080098f7 	.word	0x080098f7
 80098ac:	08009921 	.word	0x08009921
 80098b0:	08009921 	.word	0x08009921
 80098b4:	08009921 	.word	0x08009921
 80098b8:	08009905 	.word	0x08009905
 80098bc:	08009921 	.word	0x08009921
 80098c0:	08009921 	.word	0x08009921
 80098c4:	08009921 	.word	0x08009921
 80098c8:	08009913 	.word	0x08009913
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68b9      	ldr	r1, [r7, #8]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f000 fbfc 	bl	800a0d0 <TIM_OC1_SetConfig>
      break;
 80098d8:	e025      	b.n	8009926 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	68b9      	ldr	r1, [r7, #8]
 80098e0:	4618      	mov	r0, r3
 80098e2:	f000 fc85 	bl	800a1f0 <TIM_OC2_SetConfig>
      break;
 80098e6:	e01e      	b.n	8009926 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68b9      	ldr	r1, [r7, #8]
 80098ee:	4618      	mov	r0, r3
 80098f0:	f000 fd08 	bl	800a304 <TIM_OC3_SetConfig>
      break;
 80098f4:	e017      	b.n	8009926 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68b9      	ldr	r1, [r7, #8]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f000 fd89 	bl	800a414 <TIM_OC4_SetConfig>
      break;
 8009902:	e010      	b.n	8009926 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68b9      	ldr	r1, [r7, #8]
 800990a:	4618      	mov	r0, r3
 800990c:	f000 fe0c 	bl	800a528 <TIM_OC5_SetConfig>
      break;
 8009910:	e009      	b.n	8009926 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	68b9      	ldr	r1, [r7, #8]
 8009918:	4618      	mov	r0, r3
 800991a:	f000 fe69 	bl	800a5f0 <TIM_OC6_SetConfig>
      break;
 800991e:	e002      	b.n	8009926 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	75fb      	strb	r3, [r7, #23]
      break;
 8009924:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2200      	movs	r2, #0
 800992a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800992e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009930:	4618      	mov	r0, r3
 8009932:	3718      	adds	r7, #24
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b086      	sub	sp, #24
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800994e:	2b01      	cmp	r3, #1
 8009950:	d101      	bne.n	8009956 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009952:	2302      	movs	r3, #2
 8009954:	e088      	b.n	8009a68 <HAL_TIM_IC_ConfigChannel+0x130>
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2201      	movs	r2, #1
 800995a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d11b      	bne.n	800999c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8009974:	f000 ff66 	bl	800a844 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	699a      	ldr	r2, [r3, #24]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f022 020c 	bic.w	r2, r2, #12
 8009986:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	6999      	ldr	r1, [r3, #24]
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	689a      	ldr	r2, [r3, #8]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	430a      	orrs	r2, r1
 8009998:	619a      	str	r2, [r3, #24]
 800999a:	e060      	b.n	8009a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2b04      	cmp	r3, #4
 80099a0:	d11c      	bne.n	80099dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80099b2:	f000 ffde 	bl	800a972 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	699a      	ldr	r2, [r3, #24]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80099c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	6999      	ldr	r1, [r3, #24]
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	689b      	ldr	r3, [r3, #8]
 80099d0:	021a      	lsls	r2, r3, #8
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	430a      	orrs	r2, r1
 80099d8:	619a      	str	r2, [r3, #24]
 80099da:	e040      	b.n	8009a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2b08      	cmp	r3, #8
 80099e0:	d11b      	bne.n	8009a1a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80099f2:	f001 f82b 	bl	800aa4c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	69da      	ldr	r2, [r3, #28]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f022 020c 	bic.w	r2, r2, #12
 8009a04:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	69d9      	ldr	r1, [r3, #28]
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	689a      	ldr	r2, [r3, #8]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	430a      	orrs	r2, r1
 8009a16:	61da      	str	r2, [r3, #28]
 8009a18:	e021      	b.n	8009a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2b0c      	cmp	r3, #12
 8009a1e:	d11c      	bne.n	8009a5a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8009a30:	f001 f848 	bl	800aac4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	69da      	ldr	r2, [r3, #28]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009a42:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	69d9      	ldr	r1, [r3, #28]
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	021a      	lsls	r2, r3, #8
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	430a      	orrs	r2, r1
 8009a56:	61da      	str	r2, [r3, #28]
 8009a58:	e001      	b.n	8009a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2200      	movs	r2, #0
 8009a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3718      	adds	r7, #24
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d101      	bne.n	8009a8c <HAL_TIM_ConfigClockSource+0x1c>
 8009a88:	2302      	movs	r3, #2
 8009a8a:	e0de      	b.n	8009c4a <HAL_TIM_ConfigClockSource+0x1da>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2202      	movs	r2, #2
 8009a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009aaa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009aae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ab6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a63      	ldr	r2, [pc, #396]	@ (8009c54 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	f000 80a9 	beq.w	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009acc:	4a61      	ldr	r2, [pc, #388]	@ (8009c54 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	f200 80ae 	bhi.w	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009ad4:	4a60      	ldr	r2, [pc, #384]	@ (8009c58 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	f000 80a1 	beq.w	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009adc:	4a5e      	ldr	r2, [pc, #376]	@ (8009c58 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	f200 80a6 	bhi.w	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009ae4:	4a5d      	ldr	r2, [pc, #372]	@ (8009c5c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	f000 8099 	beq.w	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009aec:	4a5b      	ldr	r2, [pc, #364]	@ (8009c5c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	f200 809e 	bhi.w	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009af4:	4a5a      	ldr	r2, [pc, #360]	@ (8009c60 <HAL_TIM_ConfigClockSource+0x1f0>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	f000 8091 	beq.w	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009afc:	4a58      	ldr	r2, [pc, #352]	@ (8009c60 <HAL_TIM_ConfigClockSource+0x1f0>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	f200 8096 	bhi.w	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b04:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009b08:	f000 8089 	beq.w	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009b0c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009b10:	f200 808e 	bhi.w	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b18:	d03e      	beq.n	8009b98 <HAL_TIM_ConfigClockSource+0x128>
 8009b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b1e:	f200 8087 	bhi.w	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b26:	f000 8086 	beq.w	8009c36 <HAL_TIM_ConfigClockSource+0x1c6>
 8009b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b2e:	d87f      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b30:	2b70      	cmp	r3, #112	@ 0x70
 8009b32:	d01a      	beq.n	8009b6a <HAL_TIM_ConfigClockSource+0xfa>
 8009b34:	2b70      	cmp	r3, #112	@ 0x70
 8009b36:	d87b      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b38:	2b60      	cmp	r3, #96	@ 0x60
 8009b3a:	d050      	beq.n	8009bde <HAL_TIM_ConfigClockSource+0x16e>
 8009b3c:	2b60      	cmp	r3, #96	@ 0x60
 8009b3e:	d877      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b40:	2b50      	cmp	r3, #80	@ 0x50
 8009b42:	d03c      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0x14e>
 8009b44:	2b50      	cmp	r3, #80	@ 0x50
 8009b46:	d873      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b48:	2b40      	cmp	r3, #64	@ 0x40
 8009b4a:	d058      	beq.n	8009bfe <HAL_TIM_ConfigClockSource+0x18e>
 8009b4c:	2b40      	cmp	r3, #64	@ 0x40
 8009b4e:	d86f      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b50:	2b30      	cmp	r3, #48	@ 0x30
 8009b52:	d064      	beq.n	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009b54:	2b30      	cmp	r3, #48	@ 0x30
 8009b56:	d86b      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b58:	2b20      	cmp	r3, #32
 8009b5a:	d060      	beq.n	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009b5c:	2b20      	cmp	r3, #32
 8009b5e:	d867      	bhi.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d05c      	beq.n	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009b64:	2b10      	cmp	r3, #16
 8009b66:	d05a      	beq.n	8009c1e <HAL_TIM_ConfigClockSource+0x1ae>
 8009b68:	e062      	b.n	8009c30 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009b7a:	f000 fffd 	bl	800ab78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	689b      	ldr	r3, [r3, #8]
 8009b84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009b8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	68ba      	ldr	r2, [r7, #8]
 8009b94:	609a      	str	r2, [r3, #8]
      break;
 8009b96:	e04f      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ba8:	f000 ffe6 	bl	800ab78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	689a      	ldr	r2, [r3, #8]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bba:	609a      	str	r2, [r3, #8]
      break;
 8009bbc:	e03c      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bca:	461a      	mov	r2, r3
 8009bcc:	f000 fea2 	bl	800a914 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2150      	movs	r1, #80	@ 0x50
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f000 ffb1 	bl	800ab3e <TIM_ITRx_SetConfig>
      break;
 8009bdc:	e02c      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bea:	461a      	mov	r2, r3
 8009bec:	f000 fefe 	bl	800a9ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	2160      	movs	r1, #96	@ 0x60
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f000 ffa1 	bl	800ab3e <TIM_ITRx_SetConfig>
      break;
 8009bfc:	e01c      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	f000 fe82 	bl	800a914 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2140      	movs	r1, #64	@ 0x40
 8009c16:	4618      	mov	r0, r3
 8009c18:	f000 ff91 	bl	800ab3e <TIM_ITRx_SetConfig>
      break;
 8009c1c:	e00c      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	4619      	mov	r1, r3
 8009c28:	4610      	mov	r0, r2
 8009c2a:	f000 ff88 	bl	800ab3e <TIM_ITRx_SetConfig>
      break;
 8009c2e:	e003      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	73fb      	strb	r3, [r7, #15]
      break;
 8009c34:	e000      	b.n	8009c38 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8009c36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2200      	movs	r2, #0
 8009c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3710      	adds	r7, #16
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	bf00      	nop
 8009c54:	00100070 	.word	0x00100070
 8009c58:	00100040 	.word	0x00100040
 8009c5c:	00100030 	.word	0x00100030
 8009c60:	00100020 	.word	0x00100020

08009c64 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d101      	bne.n	8009c7c <HAL_TIM_SlaveConfigSynchro+0x18>
 8009c78:	2302      	movs	r3, #2
 8009c7a:	e031      	b.n	8009ce0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2202      	movs	r2, #2
 8009c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 fd14 	bl	800a6bc <TIM_SlaveTimer_SetConfig>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d009      	beq.n	8009cae <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	e018      	b.n	8009ce0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	68da      	ldr	r2, [r3, #12]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009cbc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	68da      	ldr	r2, [r3, #12]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009ccc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009cde:	2300      	movs	r3, #0
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3708      	adds	r7, #8
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b085      	sub	sp, #20
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	2b0c      	cmp	r3, #12
 8009cfa:	d831      	bhi.n	8009d60 <HAL_TIM_ReadCapturedValue+0x78>
 8009cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8009d04 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d02:	bf00      	nop
 8009d04:	08009d39 	.word	0x08009d39
 8009d08:	08009d61 	.word	0x08009d61
 8009d0c:	08009d61 	.word	0x08009d61
 8009d10:	08009d61 	.word	0x08009d61
 8009d14:	08009d43 	.word	0x08009d43
 8009d18:	08009d61 	.word	0x08009d61
 8009d1c:	08009d61 	.word	0x08009d61
 8009d20:	08009d61 	.word	0x08009d61
 8009d24:	08009d4d 	.word	0x08009d4d
 8009d28:	08009d61 	.word	0x08009d61
 8009d2c:	08009d61 	.word	0x08009d61
 8009d30:	08009d61 	.word	0x08009d61
 8009d34:	08009d57 	.word	0x08009d57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d3e:	60fb      	str	r3, [r7, #12]

      break;
 8009d40:	e00f      	b.n	8009d62 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d48:	60fb      	str	r3, [r7, #12]

      break;
 8009d4a:	e00a      	b.n	8009d62 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d52:	60fb      	str	r3, [r7, #12]

      break;
 8009d54:	e005      	b.n	8009d62 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d5c:	60fb      	str	r3, [r7, #12]

      break;
 8009d5e:	e000      	b.n	8009d62 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009d60:	bf00      	nop
  }

  return tmpreg;
 8009d62:	68fb      	ldr	r3, [r7, #12]
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3714      	adds	r7, #20
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d78:	bf00      	nop
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8009d8c:	bf00      	nop
 8009d8e:	370c      	adds	r7, #12
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr

08009d98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b083      	sub	sp, #12
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009db4:	bf00      	nop
 8009db6:	370c      	adds	r7, #12
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d107      	bne.n	8009dfc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2201      	movs	r2, #1
 8009df0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2201      	movs	r2, #1
 8009df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dfa:	e02a      	b.n	8009e52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d107      	bne.n	8009e16 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2202      	movs	r2, #2
 8009e0a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	2201      	movs	r2, #1
 8009e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e14:	e01d      	b.n	8009e52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d107      	bne.n	8009e30 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2204      	movs	r2, #4
 8009e24:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2201      	movs	r2, #1
 8009e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e2e:	e010      	b.n	8009e52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d107      	bne.n	8009e4a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2208      	movs	r2, #8
 8009e3e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e48:	e003      	b.n	8009e52 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f7ff ffb4 	bl	8009dc0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	771a      	strb	r2, [r3, #28]
}
 8009e5e:	bf00      	nop
 8009e60:	3710      	adds	r7, #16
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b084      	sub	sp, #16
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e72:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d10f      	bne.n	8009e9e <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2201      	movs	r2, #1
 8009e82:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	69db      	ldr	r3, [r3, #28]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d146      	bne.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e9c:	e03d      	b.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d10f      	bne.n	8009ec8 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2202      	movs	r2, #2
 8009eac:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	69db      	ldr	r3, [r3, #28]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d131      	bne.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ec6:	e028      	b.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d10f      	bne.n	8009ef2 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2204      	movs	r2, #4
 8009ed6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	69db      	ldr	r3, [r3, #28]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d11c      	bne.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2201      	movs	r2, #1
 8009eec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ef0:	e013      	b.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d10e      	bne.n	8009f1a <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2208      	movs	r2, #8
 8009f00:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	69db      	ldr	r3, [r3, #28]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d107      	bne.n	8009f1a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2201      	movs	r2, #1
 8009f16:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8009f1a:	68f8      	ldr	r0, [r7, #12]
 8009f1c:	f7f7 fa68 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2200      	movs	r2, #0
 8009f24:	771a      	strb	r2, [r3, #28]
}
 8009f26:	bf00      	nop
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b084      	sub	sp, #16
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d103      	bne.n	8009f4e <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	771a      	strb	r2, [r3, #28]
 8009f4c:	e019      	b.n	8009f82 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d103      	bne.n	8009f60 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	2202      	movs	r2, #2
 8009f5c:	771a      	strb	r2, [r3, #28]
 8009f5e:	e010      	b.n	8009f82 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d103      	bne.n	8009f72 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2204      	movs	r2, #4
 8009f6e:	771a      	strb	r2, [r3, #28]
 8009f70:	e007      	b.n	8009f82 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d102      	bne.n	8009f82 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2208      	movs	r2, #8
 8009f80:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8009f82:	68f8      	ldr	r0, [r7, #12]
 8009f84:	f7ff fefe 	bl	8009d84 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	771a      	strb	r2, [r3, #28]
}
 8009f8e:	bf00      	nop
 8009f90:	3710      	adds	r7, #16
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
	...

08009f98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	4a42      	ldr	r2, [pc, #264]	@ (800a0b4 <TIM_Base_SetConfig+0x11c>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d00f      	beq.n	8009fd0 <TIM_Base_SetConfig+0x38>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fb6:	d00b      	beq.n	8009fd0 <TIM_Base_SetConfig+0x38>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4a3f      	ldr	r2, [pc, #252]	@ (800a0b8 <TIM_Base_SetConfig+0x120>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d007      	beq.n	8009fd0 <TIM_Base_SetConfig+0x38>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a3e      	ldr	r2, [pc, #248]	@ (800a0bc <TIM_Base_SetConfig+0x124>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d003      	beq.n	8009fd0 <TIM_Base_SetConfig+0x38>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4a3d      	ldr	r2, [pc, #244]	@ (800a0c0 <TIM_Base_SetConfig+0x128>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d108      	bne.n	8009fe2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	4a33      	ldr	r2, [pc, #204]	@ (800a0b4 <TIM_Base_SetConfig+0x11c>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d01b      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ff0:	d017      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4a30      	ldr	r2, [pc, #192]	@ (800a0b8 <TIM_Base_SetConfig+0x120>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d013      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	4a2f      	ldr	r2, [pc, #188]	@ (800a0bc <TIM_Base_SetConfig+0x124>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d00f      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	4a2e      	ldr	r2, [pc, #184]	@ (800a0c0 <TIM_Base_SetConfig+0x128>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d00b      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	4a2d      	ldr	r2, [pc, #180]	@ (800a0c4 <TIM_Base_SetConfig+0x12c>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d007      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a2c      	ldr	r2, [pc, #176]	@ (800a0c8 <TIM_Base_SetConfig+0x130>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d003      	beq.n	800a022 <TIM_Base_SetConfig+0x8a>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	4a2b      	ldr	r2, [pc, #172]	@ (800a0cc <TIM_Base_SetConfig+0x134>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d108      	bne.n	800a034 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	68fa      	ldr	r2, [r7, #12]
 800a030:	4313      	orrs	r3, r2
 800a032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	695b      	ldr	r3, [r3, #20]
 800a03e:	4313      	orrs	r3, r2
 800a040:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	68fa      	ldr	r2, [r7, #12]
 800a046:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	689a      	ldr	r2, [r3, #8]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	4a16      	ldr	r2, [pc, #88]	@ (800a0b4 <TIM_Base_SetConfig+0x11c>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d00f      	beq.n	800a080 <TIM_Base_SetConfig+0xe8>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a17      	ldr	r2, [pc, #92]	@ (800a0c0 <TIM_Base_SetConfig+0x128>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d00b      	beq.n	800a080 <TIM_Base_SetConfig+0xe8>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a16      	ldr	r2, [pc, #88]	@ (800a0c4 <TIM_Base_SetConfig+0x12c>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d007      	beq.n	800a080 <TIM_Base_SetConfig+0xe8>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4a15      	ldr	r2, [pc, #84]	@ (800a0c8 <TIM_Base_SetConfig+0x130>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d003      	beq.n	800a080 <TIM_Base_SetConfig+0xe8>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a14      	ldr	r2, [pc, #80]	@ (800a0cc <TIM_Base_SetConfig+0x134>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d103      	bne.n	800a088 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	691a      	ldr	r2, [r3, #16]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2201      	movs	r2, #1
 800a08c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	691b      	ldr	r3, [r3, #16]
 800a092:	f003 0301 	and.w	r3, r3, #1
 800a096:	2b01      	cmp	r3, #1
 800a098:	d105      	bne.n	800a0a6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	691b      	ldr	r3, [r3, #16]
 800a09e:	f023 0201 	bic.w	r2, r3, #1
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	611a      	str	r2, [r3, #16]
  }
}
 800a0a6:	bf00      	nop
 800a0a8:	3714      	adds	r7, #20
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	40012c00 	.word	0x40012c00
 800a0b8:	40000400 	.word	0x40000400
 800a0bc:	40000800 	.word	0x40000800
 800a0c0:	40013400 	.word	0x40013400
 800a0c4:	40014000 	.word	0x40014000
 800a0c8:	40014400 	.word	0x40014400
 800a0cc:	40014800 	.word	0x40014800

0800a0d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b087      	sub	sp, #28
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
 800a0d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6a1b      	ldr	r3, [r3, #32]
 800a0de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6a1b      	ldr	r3, [r3, #32]
 800a0e4:	f023 0201 	bic.w	r2, r3, #1
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a0fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f023 0303 	bic.w	r3, r3, #3
 800a10a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	4313      	orrs	r3, r2
 800a114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	f023 0302 	bic.w	r3, r3, #2
 800a11c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	697a      	ldr	r2, [r7, #20]
 800a124:	4313      	orrs	r3, r2
 800a126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	4a2c      	ldr	r2, [pc, #176]	@ (800a1dc <TIM_OC1_SetConfig+0x10c>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d00f      	beq.n	800a150 <TIM_OC1_SetConfig+0x80>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a2b      	ldr	r2, [pc, #172]	@ (800a1e0 <TIM_OC1_SetConfig+0x110>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d00b      	beq.n	800a150 <TIM_OC1_SetConfig+0x80>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a2a      	ldr	r2, [pc, #168]	@ (800a1e4 <TIM_OC1_SetConfig+0x114>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d007      	beq.n	800a150 <TIM_OC1_SetConfig+0x80>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a29      	ldr	r2, [pc, #164]	@ (800a1e8 <TIM_OC1_SetConfig+0x118>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d003      	beq.n	800a150 <TIM_OC1_SetConfig+0x80>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a28      	ldr	r2, [pc, #160]	@ (800a1ec <TIM_OC1_SetConfig+0x11c>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d10c      	bne.n	800a16a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	f023 0308 	bic.w	r3, r3, #8
 800a156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	697a      	ldr	r2, [r7, #20]
 800a15e:	4313      	orrs	r3, r2
 800a160:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f023 0304 	bic.w	r3, r3, #4
 800a168:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4a1b      	ldr	r2, [pc, #108]	@ (800a1dc <TIM_OC1_SetConfig+0x10c>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d00f      	beq.n	800a192 <TIM_OC1_SetConfig+0xc2>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a1a      	ldr	r2, [pc, #104]	@ (800a1e0 <TIM_OC1_SetConfig+0x110>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d00b      	beq.n	800a192 <TIM_OC1_SetConfig+0xc2>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a19      	ldr	r2, [pc, #100]	@ (800a1e4 <TIM_OC1_SetConfig+0x114>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d007      	beq.n	800a192 <TIM_OC1_SetConfig+0xc2>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	4a18      	ldr	r2, [pc, #96]	@ (800a1e8 <TIM_OC1_SetConfig+0x118>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d003      	beq.n	800a192 <TIM_OC1_SetConfig+0xc2>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	4a17      	ldr	r2, [pc, #92]	@ (800a1ec <TIM_OC1_SetConfig+0x11c>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d111      	bne.n	800a1b6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a198:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a1a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	695b      	ldr	r3, [r3, #20]
 800a1a6:	693a      	ldr	r2, [r7, #16]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	699b      	ldr	r3, [r3, #24]
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	693a      	ldr	r2, [r7, #16]
 800a1ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	68fa      	ldr	r2, [r7, #12]
 800a1c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	685a      	ldr	r2, [r3, #4]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	697a      	ldr	r2, [r7, #20]
 800a1ce:	621a      	str	r2, [r3, #32]
}
 800a1d0:	bf00      	nop
 800a1d2:	371c      	adds	r7, #28
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr
 800a1dc:	40012c00 	.word	0x40012c00
 800a1e0:	40013400 	.word	0x40013400
 800a1e4:	40014000 	.word	0x40014000
 800a1e8:	40014400 	.word	0x40014400
 800a1ec:	40014800 	.word	0x40014800

0800a1f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b087      	sub	sp, #28
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
 800a1f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a1b      	ldr	r3, [r3, #32]
 800a1fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6a1b      	ldr	r3, [r3, #32]
 800a204:	f023 0210 	bic.w	r2, r3, #16
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	699b      	ldr	r3, [r3, #24]
 800a216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a21e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a22a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	021b      	lsls	r3, r3, #8
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	4313      	orrs	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	f023 0320 	bic.w	r3, r3, #32
 800a23e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	011b      	lsls	r3, r3, #4
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	4313      	orrs	r3, r2
 800a24a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	4a28      	ldr	r2, [pc, #160]	@ (800a2f0 <TIM_OC2_SetConfig+0x100>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d003      	beq.n	800a25c <TIM_OC2_SetConfig+0x6c>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	4a27      	ldr	r2, [pc, #156]	@ (800a2f4 <TIM_OC2_SetConfig+0x104>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d10d      	bne.n	800a278 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	011b      	lsls	r3, r3, #4
 800a26a:	697a      	ldr	r2, [r7, #20]
 800a26c:	4313      	orrs	r3, r2
 800a26e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a276:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f0 <TIM_OC2_SetConfig+0x100>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d00f      	beq.n	800a2a0 <TIM_OC2_SetConfig+0xb0>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a1c      	ldr	r2, [pc, #112]	@ (800a2f4 <TIM_OC2_SetConfig+0x104>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d00b      	beq.n	800a2a0 <TIM_OC2_SetConfig+0xb0>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a1b      	ldr	r2, [pc, #108]	@ (800a2f8 <TIM_OC2_SetConfig+0x108>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d007      	beq.n	800a2a0 <TIM_OC2_SetConfig+0xb0>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a1a      	ldr	r2, [pc, #104]	@ (800a2fc <TIM_OC2_SetConfig+0x10c>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d003      	beq.n	800a2a0 <TIM_OC2_SetConfig+0xb0>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	4a19      	ldr	r2, [pc, #100]	@ (800a300 <TIM_OC2_SetConfig+0x110>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d113      	bne.n	800a2c8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a2a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a2ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	695b      	ldr	r3, [r3, #20]
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	693a      	ldr	r2, [r7, #16]
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	699b      	ldr	r3, [r3, #24]
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	693a      	ldr	r2, [r7, #16]
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	685a      	ldr	r2, [r3, #4]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	697a      	ldr	r2, [r7, #20]
 800a2e0:	621a      	str	r2, [r3, #32]
}
 800a2e2:	bf00      	nop
 800a2e4:	371c      	adds	r7, #28
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ec:	4770      	bx	lr
 800a2ee:	bf00      	nop
 800a2f0:	40012c00 	.word	0x40012c00
 800a2f4:	40013400 	.word	0x40013400
 800a2f8:	40014000 	.word	0x40014000
 800a2fc:	40014400 	.word	0x40014400
 800a300:	40014800 	.word	0x40014800

0800a304 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a304:	b480      	push	{r7}
 800a306:	b087      	sub	sp, #28
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6a1b      	ldr	r3, [r3, #32]
 800a312:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6a1b      	ldr	r3, [r3, #32]
 800a318:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	69db      	ldr	r3, [r3, #28]
 800a32a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f023 0303 	bic.w	r3, r3, #3
 800a33e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	4313      	orrs	r3, r2
 800a348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	021b      	lsls	r3, r3, #8
 800a358:	697a      	ldr	r2, [r7, #20]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	4a27      	ldr	r2, [pc, #156]	@ (800a400 <TIM_OC3_SetConfig+0xfc>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d003      	beq.n	800a36e <TIM_OC3_SetConfig+0x6a>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	4a26      	ldr	r2, [pc, #152]	@ (800a404 <TIM_OC3_SetConfig+0x100>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d10d      	bne.n	800a38a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a374:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	021b      	lsls	r3, r3, #8
 800a37c:	697a      	ldr	r2, [r7, #20]
 800a37e:	4313      	orrs	r3, r2
 800a380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4a1c      	ldr	r2, [pc, #112]	@ (800a400 <TIM_OC3_SetConfig+0xfc>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d00f      	beq.n	800a3b2 <TIM_OC3_SetConfig+0xae>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a1b      	ldr	r2, [pc, #108]	@ (800a404 <TIM_OC3_SetConfig+0x100>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d00b      	beq.n	800a3b2 <TIM_OC3_SetConfig+0xae>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4a1a      	ldr	r2, [pc, #104]	@ (800a408 <TIM_OC3_SetConfig+0x104>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d007      	beq.n	800a3b2 <TIM_OC3_SetConfig+0xae>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a19      	ldr	r2, [pc, #100]	@ (800a40c <TIM_OC3_SetConfig+0x108>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d003      	beq.n	800a3b2 <TIM_OC3_SetConfig+0xae>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a18      	ldr	r2, [pc, #96]	@ (800a410 <TIM_OC3_SetConfig+0x10c>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d113      	bne.n	800a3da <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a3b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a3c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	011b      	lsls	r3, r3, #4
 800a3c8:	693a      	ldr	r2, [r7, #16]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	011b      	lsls	r3, r3, #4
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	693a      	ldr	r2, [r7, #16]
 800a3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	685a      	ldr	r2, [r3, #4]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	697a      	ldr	r2, [r7, #20]
 800a3f2:	621a      	str	r2, [r3, #32]
}
 800a3f4:	bf00      	nop
 800a3f6:	371c      	adds	r7, #28
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	40012c00 	.word	0x40012c00
 800a404:	40013400 	.word	0x40013400
 800a408:	40014000 	.word	0x40014000
 800a40c:	40014400 	.word	0x40014400
 800a410:	40014800 	.word	0x40014800

0800a414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a414:	b480      	push	{r7}
 800a416:	b087      	sub	sp, #28
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6a1b      	ldr	r3, [r3, #32]
 800a422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6a1b      	ldr	r3, [r3, #32]
 800a428:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	69db      	ldr	r3, [r3, #28]
 800a43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a442:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a44e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	021b      	lsls	r3, r3, #8
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	4313      	orrs	r3, r2
 800a45a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a462:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	031b      	lsls	r3, r3, #12
 800a46a:	697a      	ldr	r2, [r7, #20]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	4a28      	ldr	r2, [pc, #160]	@ (800a514 <TIM_OC4_SetConfig+0x100>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d003      	beq.n	800a480 <TIM_OC4_SetConfig+0x6c>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a27      	ldr	r2, [pc, #156]	@ (800a518 <TIM_OC4_SetConfig+0x104>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d10d      	bne.n	800a49c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a486:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	031b      	lsls	r3, r3, #12
 800a48e:	697a      	ldr	r2, [r7, #20]
 800a490:	4313      	orrs	r3, r2
 800a492:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a49a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	4a1d      	ldr	r2, [pc, #116]	@ (800a514 <TIM_OC4_SetConfig+0x100>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d00f      	beq.n	800a4c4 <TIM_OC4_SetConfig+0xb0>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a1c      	ldr	r2, [pc, #112]	@ (800a518 <TIM_OC4_SetConfig+0x104>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d00b      	beq.n	800a4c4 <TIM_OC4_SetConfig+0xb0>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a1b      	ldr	r2, [pc, #108]	@ (800a51c <TIM_OC4_SetConfig+0x108>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d007      	beq.n	800a4c4 <TIM_OC4_SetConfig+0xb0>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a1a      	ldr	r2, [pc, #104]	@ (800a520 <TIM_OC4_SetConfig+0x10c>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d003      	beq.n	800a4c4 <TIM_OC4_SetConfig+0xb0>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a19      	ldr	r2, [pc, #100]	@ (800a524 <TIM_OC4_SetConfig+0x110>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d113      	bne.n	800a4ec <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4ca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a4d2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	695b      	ldr	r3, [r3, #20]
 800a4d8:	019b      	lsls	r3, r3, #6
 800a4da:	693a      	ldr	r2, [r7, #16]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	699b      	ldr	r3, [r3, #24]
 800a4e4:	019b      	lsls	r3, r3, #6
 800a4e6:	693a      	ldr	r2, [r7, #16]
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	693a      	ldr	r2, [r7, #16]
 800a4f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	68fa      	ldr	r2, [r7, #12]
 800a4f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	685a      	ldr	r2, [r3, #4]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	697a      	ldr	r2, [r7, #20]
 800a504:	621a      	str	r2, [r3, #32]
}
 800a506:	bf00      	nop
 800a508:	371c      	adds	r7, #28
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	40012c00 	.word	0x40012c00
 800a518:	40013400 	.word	0x40013400
 800a51c:	40014000 	.word	0x40014000
 800a520:	40014400 	.word	0x40014400
 800a524:	40014800 	.word	0x40014800

0800a528 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a528:	b480      	push	{r7}
 800a52a:	b087      	sub	sp, #28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a1b      	ldr	r3, [r3, #32]
 800a536:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a1b      	ldr	r3, [r3, #32]
 800a53c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a54e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a55a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	68fa      	ldr	r2, [r7, #12]
 800a562:	4313      	orrs	r3, r2
 800a564:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a56c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	041b      	lsls	r3, r3, #16
 800a574:	693a      	ldr	r2, [r7, #16]
 800a576:	4313      	orrs	r3, r2
 800a578:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	4a17      	ldr	r2, [pc, #92]	@ (800a5dc <TIM_OC5_SetConfig+0xb4>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d00f      	beq.n	800a5a2 <TIM_OC5_SetConfig+0x7a>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	4a16      	ldr	r2, [pc, #88]	@ (800a5e0 <TIM_OC5_SetConfig+0xb8>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d00b      	beq.n	800a5a2 <TIM_OC5_SetConfig+0x7a>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	4a15      	ldr	r2, [pc, #84]	@ (800a5e4 <TIM_OC5_SetConfig+0xbc>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d007      	beq.n	800a5a2 <TIM_OC5_SetConfig+0x7a>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	4a14      	ldr	r2, [pc, #80]	@ (800a5e8 <TIM_OC5_SetConfig+0xc0>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d003      	beq.n	800a5a2 <TIM_OC5_SetConfig+0x7a>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	4a13      	ldr	r2, [pc, #76]	@ (800a5ec <TIM_OC5_SetConfig+0xc4>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d109      	bne.n	800a5b6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	695b      	ldr	r3, [r3, #20]
 800a5ae:	021b      	lsls	r3, r3, #8
 800a5b0:	697a      	ldr	r2, [r7, #20]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	68fa      	ldr	r2, [r7, #12]
 800a5c0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	693a      	ldr	r2, [r7, #16]
 800a5ce:	621a      	str	r2, [r3, #32]
}
 800a5d0:	bf00      	nop
 800a5d2:	371c      	adds	r7, #28
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr
 800a5dc:	40012c00 	.word	0x40012c00
 800a5e0:	40013400 	.word	0x40013400
 800a5e4:	40014000 	.word	0x40014000
 800a5e8:	40014400 	.word	0x40014400
 800a5ec:	40014800 	.word	0x40014800

0800a5f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b087      	sub	sp, #28
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6a1b      	ldr	r3, [r3, #32]
 800a5fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6a1b      	ldr	r3, [r3, #32]
 800a604:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a61e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a622:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	021b      	lsls	r3, r3, #8
 800a62a:	68fa      	ldr	r2, [r7, #12]
 800a62c:	4313      	orrs	r3, r2
 800a62e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a636:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	051b      	lsls	r3, r3, #20
 800a63e:	693a      	ldr	r2, [r7, #16]
 800a640:	4313      	orrs	r3, r2
 800a642:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	4a18      	ldr	r2, [pc, #96]	@ (800a6a8 <TIM_OC6_SetConfig+0xb8>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d00f      	beq.n	800a66c <TIM_OC6_SetConfig+0x7c>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	4a17      	ldr	r2, [pc, #92]	@ (800a6ac <TIM_OC6_SetConfig+0xbc>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00b      	beq.n	800a66c <TIM_OC6_SetConfig+0x7c>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	4a16      	ldr	r2, [pc, #88]	@ (800a6b0 <TIM_OC6_SetConfig+0xc0>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d007      	beq.n	800a66c <TIM_OC6_SetConfig+0x7c>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a15      	ldr	r2, [pc, #84]	@ (800a6b4 <TIM_OC6_SetConfig+0xc4>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d003      	beq.n	800a66c <TIM_OC6_SetConfig+0x7c>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a14      	ldr	r2, [pc, #80]	@ (800a6b8 <TIM_OC6_SetConfig+0xc8>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d109      	bne.n	800a680 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a672:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	695b      	ldr	r3, [r3, #20]
 800a678:	029b      	lsls	r3, r3, #10
 800a67a:	697a      	ldr	r2, [r7, #20]
 800a67c:	4313      	orrs	r3, r2
 800a67e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	693a      	ldr	r2, [r7, #16]
 800a698:	621a      	str	r2, [r3, #32]
}
 800a69a:	bf00      	nop
 800a69c:	371c      	adds	r7, #28
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr
 800a6a6:	bf00      	nop
 800a6a8:	40012c00 	.word	0x40012c00
 800a6ac:	40013400 	.word	0x40013400
 800a6b0:	40014000 	.word	0x40014000
 800a6b4:	40014400 	.word	0x40014400
 800a6b8:	40014800 	.word	0x40014800

0800a6bc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b086      	sub	sp, #24
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a6d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6dc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	693a      	ldr	r2, [r7, #16]
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a6ee:	f023 0307 	bic.w	r3, r3, #7
 800a6f2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	693a      	ldr	r2, [r7, #16]
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	693a      	ldr	r2, [r7, #16]
 800a704:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	4a4a      	ldr	r2, [pc, #296]	@ (800a834 <TIM_SlaveTimer_SetConfig+0x178>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	f000 808a 	beq.w	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a712:	4a48      	ldr	r2, [pc, #288]	@ (800a834 <TIM_SlaveTimer_SetConfig+0x178>)
 800a714:	4293      	cmp	r3, r2
 800a716:	f200 8083 	bhi.w	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a71a:	4a47      	ldr	r2, [pc, #284]	@ (800a838 <TIM_SlaveTimer_SetConfig+0x17c>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	f000 8082 	beq.w	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a722:	4a45      	ldr	r2, [pc, #276]	@ (800a838 <TIM_SlaveTimer_SetConfig+0x17c>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d87b      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a728:	4a44      	ldr	r2, [pc, #272]	@ (800a83c <TIM_SlaveTimer_SetConfig+0x180>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d07b      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a72e:	4a43      	ldr	r2, [pc, #268]	@ (800a83c <TIM_SlaveTimer_SetConfig+0x180>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d875      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a734:	4a42      	ldr	r2, [pc, #264]	@ (800a840 <TIM_SlaveTimer_SetConfig+0x184>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d075      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a73a:	4a41      	ldr	r2, [pc, #260]	@ (800a840 <TIM_SlaveTimer_SetConfig+0x184>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d86f      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a740:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a744:	d06f      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a746:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a74a:	d869      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a74c:	2b70      	cmp	r3, #112	@ 0x70
 800a74e:	d01a      	beq.n	800a786 <TIM_SlaveTimer_SetConfig+0xca>
 800a750:	2b70      	cmp	r3, #112	@ 0x70
 800a752:	d865      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a754:	2b60      	cmp	r3, #96	@ 0x60
 800a756:	d059      	beq.n	800a80c <TIM_SlaveTimer_SetConfig+0x150>
 800a758:	2b60      	cmp	r3, #96	@ 0x60
 800a75a:	d861      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a75c:	2b50      	cmp	r3, #80	@ 0x50
 800a75e:	d04b      	beq.n	800a7f8 <TIM_SlaveTimer_SetConfig+0x13c>
 800a760:	2b50      	cmp	r3, #80	@ 0x50
 800a762:	d85d      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a764:	2b40      	cmp	r3, #64	@ 0x40
 800a766:	d019      	beq.n	800a79c <TIM_SlaveTimer_SetConfig+0xe0>
 800a768:	2b40      	cmp	r3, #64	@ 0x40
 800a76a:	d859      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a76c:	2b30      	cmp	r3, #48	@ 0x30
 800a76e:	d05a      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a770:	2b30      	cmp	r3, #48	@ 0x30
 800a772:	d855      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a774:	2b20      	cmp	r3, #32
 800a776:	d056      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a778:	2b20      	cmp	r3, #32
 800a77a:	d851      	bhi.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d052      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a780:	2b10      	cmp	r3, #16
 800a782:	d050      	beq.n	800a826 <TIM_SlaveTimer_SetConfig+0x16a>
 800a784:	e04c      	b.n	800a820 <TIM_SlaveTimer_SetConfig+0x164>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800a796:	f000 f9ef 	bl	800ab78 <TIM_ETR_SetConfig>
      break;
 800a79a:	e045      	b.n	800a828 <TIM_SlaveTimer_SetConfig+0x16c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2b05      	cmp	r3, #5
 800a7a2:	d004      	beq.n	800a7ae <TIM_SlaveTimer_SetConfig+0xf2>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800a7a8:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 800a7ac:	d101      	bne.n	800a7b2 <TIM_SlaveTimer_SetConfig+0xf6>
      {
        return HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e03b      	b.n	800a82a <TIM_SlaveTimer_SetConfig+0x16e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	6a1b      	ldr	r3, [r3, #32]
 800a7b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	6a1a      	ldr	r2, [r3, #32]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f022 0201 	bic.w	r2, r2, #1
 800a7c8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	699b      	ldr	r3, [r3, #24]
 800a7d0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a7d8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	011b      	lsls	r3, r3, #4
 800a7e0:	68ba      	ldr	r2, [r7, #8]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	68fa      	ldr	r2, [r7, #12]
 800a7f4:	621a      	str	r2, [r3, #32]
      break;
 800a7f6:	e017      	b.n	800a828 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a804:	461a      	mov	r2, r3
 800a806:	f000 f885 	bl	800a914 <TIM_TI1_ConfigInputStage>
      break;
 800a80a:	e00d      	b.n	800a828 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a818:	461a      	mov	r2, r3
 800a81a:	f000 f8e7 	bl	800a9ec <TIM_TI2_ConfigInputStage>
      break;
 800a81e:	e003      	b.n	800a828 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	75fb      	strb	r3, [r7, #23]
      break;
 800a824:	e000      	b.n	800a828 <TIM_SlaveTimer_SetConfig+0x16c>
      break;
 800a826:	bf00      	nop
  }

  return status;
 800a828:	7dfb      	ldrb	r3, [r7, #23]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3718      	adds	r7, #24
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	00100070 	.word	0x00100070
 800a838:	00100040 	.word	0x00100040
 800a83c:	00100030 	.word	0x00100030
 800a840:	00100020 	.word	0x00100020

0800a844 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a844:	b480      	push	{r7}
 800a846:	b087      	sub	sp, #28
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
 800a850:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	6a1b      	ldr	r3, [r3, #32]
 800a856:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	6a1b      	ldr	r3, [r3, #32]
 800a85c:	f023 0201 	bic.w	r2, r3, #1
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	699b      	ldr	r3, [r3, #24]
 800a868:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	4a24      	ldr	r2, [pc, #144]	@ (800a900 <TIM_TI1_SetConfig+0xbc>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d013      	beq.n	800a89a <TIM_TI1_SetConfig+0x56>
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a878:	d00f      	beq.n	800a89a <TIM_TI1_SetConfig+0x56>
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	4a21      	ldr	r2, [pc, #132]	@ (800a904 <TIM_TI1_SetConfig+0xc0>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d00b      	beq.n	800a89a <TIM_TI1_SetConfig+0x56>
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	4a20      	ldr	r2, [pc, #128]	@ (800a908 <TIM_TI1_SetConfig+0xc4>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d007      	beq.n	800a89a <TIM_TI1_SetConfig+0x56>
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	4a1f      	ldr	r2, [pc, #124]	@ (800a90c <TIM_TI1_SetConfig+0xc8>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d003      	beq.n	800a89a <TIM_TI1_SetConfig+0x56>
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	4a1e      	ldr	r2, [pc, #120]	@ (800a910 <TIM_TI1_SetConfig+0xcc>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d101      	bne.n	800a89e <TIM_TI1_SetConfig+0x5a>
 800a89a:	2301      	movs	r3, #1
 800a89c:	e000      	b.n	800a8a0 <TIM_TI1_SetConfig+0x5c>
 800a89e:	2300      	movs	r3, #0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d008      	beq.n	800a8b6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	f023 0303 	bic.w	r3, r3, #3
 800a8aa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a8ac:	697a      	ldr	r2, [r7, #20]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	617b      	str	r3, [r7, #20]
 800a8b4:	e003      	b.n	800a8be <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	f043 0301 	orr.w	r3, r3, #1
 800a8bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a8c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	011b      	lsls	r3, r3, #4
 800a8ca:	b2db      	uxtb	r3, r3
 800a8cc:	697a      	ldr	r2, [r7, #20]
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	f023 030a 	bic.w	r3, r3, #10
 800a8d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	f003 030a 	and.w	r3, r3, #10
 800a8e0:	693a      	ldr	r2, [r7, #16]
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	697a      	ldr	r2, [r7, #20]
 800a8ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	693a      	ldr	r2, [r7, #16]
 800a8f0:	621a      	str	r2, [r3, #32]
}
 800a8f2:	bf00      	nop
 800a8f4:	371c      	adds	r7, #28
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	40012c00 	.word	0x40012c00
 800a904:	40000400 	.word	0x40000400
 800a908:	40000800 	.word	0x40000800
 800a90c:	40013400 	.word	0x40013400
 800a910:	40014000 	.word	0x40014000

0800a914 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a914:	b480      	push	{r7}
 800a916:	b087      	sub	sp, #28
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6a1b      	ldr	r3, [r3, #32]
 800a924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	6a1b      	ldr	r3, [r3, #32]
 800a92a:	f023 0201 	bic.w	r2, r3, #1
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	699b      	ldr	r3, [r3, #24]
 800a936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a93e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	011b      	lsls	r3, r3, #4
 800a944:	693a      	ldr	r2, [r7, #16]
 800a946:	4313      	orrs	r3, r2
 800a948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	f023 030a 	bic.w	r3, r3, #10
 800a950:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a952:	697a      	ldr	r2, [r7, #20]
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	4313      	orrs	r3, r2
 800a958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	693a      	ldr	r2, [r7, #16]
 800a95e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	697a      	ldr	r2, [r7, #20]
 800a964:	621a      	str	r2, [r3, #32]
}
 800a966:	bf00      	nop
 800a968:	371c      	adds	r7, #28
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr

0800a972 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a972:	b480      	push	{r7}
 800a974:	b087      	sub	sp, #28
 800a976:	af00      	add	r7, sp, #0
 800a978:	60f8      	str	r0, [r7, #12]
 800a97a:	60b9      	str	r1, [r7, #8]
 800a97c:	607a      	str	r2, [r7, #4]
 800a97e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6a1b      	ldr	r3, [r3, #32]
 800a984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6a1b      	ldr	r3, [r3, #32]
 800a98a:	f023 0210 	bic.w	r2, r3, #16
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	699b      	ldr	r3, [r3, #24]
 800a996:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a99e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	021b      	lsls	r3, r3, #8
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a9b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	031b      	lsls	r3, r3, #12
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	693a      	ldr	r2, [r7, #16]
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a9c4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	011b      	lsls	r3, r3, #4
 800a9ca:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a9ce:	697a      	ldr	r2, [r7, #20]
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	697a      	ldr	r2, [r7, #20]
 800a9de:	621a      	str	r2, [r3, #32]
}
 800a9e0:	bf00      	nop
 800a9e2:	371c      	adds	r7, #28
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b087      	sub	sp, #28
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6a1b      	ldr	r3, [r3, #32]
 800a9fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6a1b      	ldr	r3, [r3, #32]
 800aa02:	f023 0210 	bic.w	r2, r3, #16
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	699b      	ldr	r3, [r3, #24]
 800aa0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aa16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	031b      	lsls	r3, r3, #12
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800aa28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	011b      	lsls	r3, r3, #4
 800aa2e:	697a      	ldr	r2, [r7, #20]
 800aa30:	4313      	orrs	r3, r2
 800aa32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	693a      	ldr	r2, [r7, #16]
 800aa38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	697a      	ldr	r2, [r7, #20]
 800aa3e:	621a      	str	r2, [r3, #32]
}
 800aa40:	bf00      	nop
 800aa42:	371c      	adds	r7, #28
 800aa44:	46bd      	mov	sp, r7
 800aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4a:	4770      	bx	lr

0800aa4c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b087      	sub	sp, #28
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	60f8      	str	r0, [r7, #12]
 800aa54:	60b9      	str	r1, [r7, #8]
 800aa56:	607a      	str	r2, [r7, #4]
 800aa58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	6a1b      	ldr	r3, [r3, #32]
 800aa5e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	6a1b      	ldr	r3, [r3, #32]
 800aa64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	69db      	ldr	r3, [r3, #28]
 800aa70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	f023 0303 	bic.w	r3, r3, #3
 800aa78:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800aa7a:	693a      	ldr	r2, [r7, #16]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aa88:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	011b      	lsls	r3, r3, #4
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	4313      	orrs	r3, r2
 800aa94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800aa9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	021b      	lsls	r3, r3, #8
 800aaa2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800aaa6:	697a      	ldr	r2, [r7, #20]
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	693a      	ldr	r2, [r7, #16]
 800aab0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	697a      	ldr	r2, [r7, #20]
 800aab6:	621a      	str	r2, [r3, #32]
}
 800aab8:	bf00      	nop
 800aaba:	371c      	adds	r7, #28
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b087      	sub	sp, #28
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	60f8      	str	r0, [r7, #12]
 800aacc:	60b9      	str	r1, [r7, #8]
 800aace:	607a      	str	r2, [r7, #4]
 800aad0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	6a1b      	ldr	r3, [r3, #32]
 800aad6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6a1b      	ldr	r3, [r3, #32]
 800aadc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	69db      	ldr	r3, [r3, #28]
 800aae8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800aaea:	693b      	ldr	r3, [r7, #16]
 800aaec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aaf0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	021b      	lsls	r3, r3, #8
 800aaf6:	693a      	ldr	r2, [r7, #16]
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ab02:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	031b      	lsls	r3, r3, #12
 800ab08:	b29b      	uxth	r3, r3
 800ab0a:	693a      	ldr	r2, [r7, #16]
 800ab0c:	4313      	orrs	r3, r2
 800ab0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ab16:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	031b      	lsls	r3, r3, #12
 800ab1c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800ab20:	697a      	ldr	r2, [r7, #20]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	693a      	ldr	r2, [r7, #16]
 800ab2a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	697a      	ldr	r2, [r7, #20]
 800ab30:	621a      	str	r2, [r3, #32]
}
 800ab32:	bf00      	nop
 800ab34:	371c      	adds	r7, #28
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr

0800ab3e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ab3e:	b480      	push	{r7}
 800ab40:	b085      	sub	sp, #20
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
 800ab46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800ab54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	f043 0307 	orr.w	r3, r3, #7
 800ab64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	609a      	str	r2, [r3, #8]
}
 800ab6c:	bf00      	nop
 800ab6e:	3714      	adds	r7, #20
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr

0800ab78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b087      	sub	sp, #28
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	60f8      	str	r0, [r7, #12]
 800ab80:	60b9      	str	r1, [r7, #8]
 800ab82:	607a      	str	r2, [r7, #4]
 800ab84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ab92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	021a      	lsls	r2, r3, #8
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	431a      	orrs	r2, r3
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	697a      	ldr	r2, [r7, #20]
 800aba2:	4313      	orrs	r3, r2
 800aba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	697a      	ldr	r2, [r7, #20]
 800abaa:	609a      	str	r2, [r3, #8]
}
 800abac:	bf00      	nop
 800abae:	371c      	adds	r7, #28
 800abb0:	46bd      	mov	sp, r7
 800abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb6:	4770      	bx	lr

0800abb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800abb8:	b480      	push	{r7}
 800abba:	b087      	sub	sp, #28
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	f003 031f 	and.w	r3, r3, #31
 800abca:	2201      	movs	r2, #1
 800abcc:	fa02 f303 	lsl.w	r3, r2, r3
 800abd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	6a1a      	ldr	r2, [r3, #32]
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	43db      	mvns	r3, r3
 800abda:	401a      	ands	r2, r3
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	6a1a      	ldr	r2, [r3, #32]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	f003 031f 	and.w	r3, r3, #31
 800abea:	6879      	ldr	r1, [r7, #4]
 800abec:	fa01 f303 	lsl.w	r3, r1, r3
 800abf0:	431a      	orrs	r2, r3
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	621a      	str	r2, [r3, #32]
}
 800abf6:	bf00      	nop
 800abf8:	371c      	adds	r7, #28
 800abfa:	46bd      	mov	sp, r7
 800abfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac00:	4770      	bx	lr
	...

0800ac04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b085      	sub	sp, #20
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d101      	bne.n	800ac1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac18:	2302      	movs	r3, #2
 800ac1a:	e065      	b.n	800ace8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2202      	movs	r2, #2
 800ac28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a2c      	ldr	r2, [pc, #176]	@ (800acf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d004      	beq.n	800ac50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	4a2b      	ldr	r2, [pc, #172]	@ (800acf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d108      	bne.n	800ac62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ac56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	68fa      	ldr	r2, [r7, #12]
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ac68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	68fa      	ldr	r2, [r7, #12]
 800ac74:	4313      	orrs	r3, r2
 800ac76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4a1b      	ldr	r2, [pc, #108]	@ (800acf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d018      	beq.n	800acbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac92:	d013      	beq.n	800acbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a18      	ldr	r2, [pc, #96]	@ (800acfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d00e      	beq.n	800acbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	4a17      	ldr	r2, [pc, #92]	@ (800ad00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d009      	beq.n	800acbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4a12      	ldr	r2, [pc, #72]	@ (800acf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d004      	beq.n	800acbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a13      	ldr	r2, [pc, #76]	@ (800ad04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d10c      	bne.n	800acd6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800acc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	68ba      	ldr	r2, [r7, #8]
 800acca:	4313      	orrs	r3, r2
 800accc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68ba      	ldr	r2, [r7, #8]
 800acd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2201      	movs	r2, #1
 800acda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ace6:	2300      	movs	r3, #0
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3714      	adds	r7, #20
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr
 800acf4:	40012c00 	.word	0x40012c00
 800acf8:	40013400 	.word	0x40013400
 800acfc:	40000400 	.word	0x40000400
 800ad00:	40000800 	.word	0x40000800
 800ad04:	40014000 	.word	0x40014000

0800ad08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad10:	bf00      	nop
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b083      	sub	sp, #12
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ad24:	bf00      	nop
 800ad26:	370c      	adds	r7, #12
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ad38:	bf00      	nop
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ad4c:	bf00      	nop
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b083      	sub	sp, #12
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ad60:	bf00      	nop
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b083      	sub	sp, #12
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ad74:	bf00      	nop
 800ad76:	370c      	adds	r7, #12
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr

0800ad80 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ad88:	bf00      	nop
 800ad8a:	370c      	adds	r7, #12
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad92:	4770      	bx	lr

0800ad94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b082      	sub	sp, #8
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d101      	bne.n	800ada6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ada2:	2301      	movs	r3, #1
 800ada4:	e042      	b.n	800ae2c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adac:	2b00      	cmp	r3, #0
 800adae:	d106      	bne.n	800adbe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f7f7 fcf5 	bl	80027a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	2224      	movs	r2, #36	@ 0x24
 800adc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f022 0201 	bic.w	r2, r2, #1
 800add4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adda:	2b00      	cmp	r3, #0
 800addc:	d002      	beq.n	800ade4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fb9e 	bl	800b520 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 f8cf 	bl	800af88 <UART_SetConfig>
 800adea:	4603      	mov	r3, r0
 800adec:	2b01      	cmp	r3, #1
 800adee:	d101      	bne.n	800adf4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e01b      	b.n	800ae2c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	685a      	ldr	r2, [r3, #4]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	689a      	ldr	r2, [r3, #8]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f042 0201 	orr.w	r2, r2, #1
 800ae22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fc1d 	bl	800b664 <UART_CheckIdleState>
 800ae2a:	4603      	mov	r3, r0
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3708      	adds	r7, #8
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b08a      	sub	sp, #40	@ 0x28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	4613      	mov	r3, r2
 800ae40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae48:	2b20      	cmp	r3, #32
 800ae4a:	d167      	bne.n	800af1c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d002      	beq.n	800ae58 <HAL_UART_Transmit_DMA+0x24>
 800ae52:	88fb      	ldrh	r3, [r7, #6]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d101      	bne.n	800ae5c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ae58:	2301      	movs	r3, #1
 800ae5a:	e060      	b.n	800af1e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	68ba      	ldr	r2, [r7, #8]
 800ae60:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	88fa      	ldrh	r2, [r7, #6]
 800ae66:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	88fa      	ldrh	r2, [r7, #6]
 800ae6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2200      	movs	r2, #0
 800ae76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2221      	movs	r2, #33	@ 0x21
 800ae7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d028      	beq.n	800aedc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae8e:	4a26      	ldr	r2, [pc, #152]	@ (800af28 <HAL_UART_Transmit_DMA+0xf4>)
 800ae90:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae96:	4a25      	ldr	r2, [pc, #148]	@ (800af2c <HAL_UART_Transmit_DMA+0xf8>)
 800ae98:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae9e:	4a24      	ldr	r2, [pc, #144]	@ (800af30 <HAL_UART_Transmit_DMA+0xfc>)
 800aea0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aea6:	2200      	movs	r2, #0
 800aea8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	3328      	adds	r3, #40	@ 0x28
 800aeba:	461a      	mov	r2, r3
 800aebc:	88fb      	ldrh	r3, [r7, #6]
 800aebe:	f7fa faed 	bl	800549c <HAL_DMA_Start_IT>
 800aec2:	4603      	mov	r3, r0
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d009      	beq.n	800aedc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2210      	movs	r2, #16
 800aecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2220      	movs	r2, #32
 800aed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	e020      	b.n	800af1e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	2240      	movs	r2, #64	@ 0x40
 800aee2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	3308      	adds	r3, #8
 800aeea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	e853 3f00 	ldrex	r3, [r3]
 800aef2:	613b      	str	r3, [r7, #16]
   return(result);
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aefa:	627b      	str	r3, [r7, #36]	@ 0x24
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	3308      	adds	r3, #8
 800af02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af04:	623a      	str	r2, [r7, #32]
 800af06:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af08:	69f9      	ldr	r1, [r7, #28]
 800af0a:	6a3a      	ldr	r2, [r7, #32]
 800af0c:	e841 2300 	strex	r3, r2, [r1]
 800af10:	61bb      	str	r3, [r7, #24]
   return(result);
 800af12:	69bb      	ldr	r3, [r7, #24]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1e5      	bne.n	800aee4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	e000      	b.n	800af1e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800af1c:	2302      	movs	r3, #2
  }
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3728      	adds	r7, #40	@ 0x28
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
 800af26:	bf00      	nop
 800af28:	0800bb2f 	.word	0x0800bb2f
 800af2c:	0800bbc9 	.word	0x0800bbc9
 800af30:	0800bd4f 	.word	0x0800bd4f

0800af34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800af34:	b480      	push	{r7}
 800af36:	b083      	sub	sp, #12
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800af3c:	bf00      	nop
 800af3e:	370c      	adds	r7, #12
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	4770      	bx	lr

0800af48 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800af50:	bf00      	nop
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b083      	sub	sp, #12
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800af64:	bf00      	nop
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr

0800af70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800af70:	b480      	push	{r7}
 800af72:	b083      	sub	sp, #12
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	460b      	mov	r3, r1
 800af7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800af7c:	bf00      	nop
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af8c:	b08c      	sub	sp, #48	@ 0x30
 800af8e:	af00      	add	r7, sp, #0
 800af90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800af92:	2300      	movs	r3, #0
 800af94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	689a      	ldr	r2, [r3, #8]
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	691b      	ldr	r3, [r3, #16]
 800afa0:	431a      	orrs	r2, r3
 800afa2:	697b      	ldr	r3, [r7, #20]
 800afa4:	695b      	ldr	r3, [r3, #20]
 800afa6:	431a      	orrs	r2, r3
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	69db      	ldr	r3, [r3, #28]
 800afac:	4313      	orrs	r3, r2
 800afae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	4bab      	ldr	r3, [pc, #684]	@ (800b264 <UART_SetConfig+0x2dc>)
 800afb8:	4013      	ands	r3, r2
 800afba:	697a      	ldr	r2, [r7, #20]
 800afbc:	6812      	ldr	r2, [r2, #0]
 800afbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afc0:	430b      	orrs	r3, r1
 800afc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	68da      	ldr	r2, [r3, #12]
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	430a      	orrs	r2, r1
 800afd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	699b      	ldr	r3, [r3, #24]
 800afde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4aa0      	ldr	r2, [pc, #640]	@ (800b268 <UART_SetConfig+0x2e0>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d004      	beq.n	800aff4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	6a1b      	ldr	r3, [r3, #32]
 800afee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aff0:	4313      	orrs	r3, r2
 800aff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800affe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b002:	697a      	ldr	r2, [r7, #20]
 800b004:	6812      	ldr	r2, [r2, #0]
 800b006:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b008:	430b      	orrs	r3, r1
 800b00a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b012:	f023 010f 	bic.w	r1, r3, #15
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	430a      	orrs	r2, r1
 800b020:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	4a91      	ldr	r2, [pc, #580]	@ (800b26c <UART_SetConfig+0x2e4>)
 800b028:	4293      	cmp	r3, r2
 800b02a:	d125      	bne.n	800b078 <UART_SetConfig+0xf0>
 800b02c:	4b90      	ldr	r3, [pc, #576]	@ (800b270 <UART_SetConfig+0x2e8>)
 800b02e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b032:	f003 0303 	and.w	r3, r3, #3
 800b036:	2b03      	cmp	r3, #3
 800b038:	d81a      	bhi.n	800b070 <UART_SetConfig+0xe8>
 800b03a:	a201      	add	r2, pc, #4	@ (adr r2, 800b040 <UART_SetConfig+0xb8>)
 800b03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b040:	0800b051 	.word	0x0800b051
 800b044:	0800b061 	.word	0x0800b061
 800b048:	0800b059 	.word	0x0800b059
 800b04c:	0800b069 	.word	0x0800b069
 800b050:	2301      	movs	r3, #1
 800b052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b056:	e0d6      	b.n	800b206 <UART_SetConfig+0x27e>
 800b058:	2302      	movs	r3, #2
 800b05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b05e:	e0d2      	b.n	800b206 <UART_SetConfig+0x27e>
 800b060:	2304      	movs	r3, #4
 800b062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b066:	e0ce      	b.n	800b206 <UART_SetConfig+0x27e>
 800b068:	2308      	movs	r3, #8
 800b06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b06e:	e0ca      	b.n	800b206 <UART_SetConfig+0x27e>
 800b070:	2310      	movs	r3, #16
 800b072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b076:	e0c6      	b.n	800b206 <UART_SetConfig+0x27e>
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a7d      	ldr	r2, [pc, #500]	@ (800b274 <UART_SetConfig+0x2ec>)
 800b07e:	4293      	cmp	r3, r2
 800b080:	d138      	bne.n	800b0f4 <UART_SetConfig+0x16c>
 800b082:	4b7b      	ldr	r3, [pc, #492]	@ (800b270 <UART_SetConfig+0x2e8>)
 800b084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b088:	f003 030c 	and.w	r3, r3, #12
 800b08c:	2b0c      	cmp	r3, #12
 800b08e:	d82d      	bhi.n	800b0ec <UART_SetConfig+0x164>
 800b090:	a201      	add	r2, pc, #4	@ (adr r2, 800b098 <UART_SetConfig+0x110>)
 800b092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b096:	bf00      	nop
 800b098:	0800b0cd 	.word	0x0800b0cd
 800b09c:	0800b0ed 	.word	0x0800b0ed
 800b0a0:	0800b0ed 	.word	0x0800b0ed
 800b0a4:	0800b0ed 	.word	0x0800b0ed
 800b0a8:	0800b0dd 	.word	0x0800b0dd
 800b0ac:	0800b0ed 	.word	0x0800b0ed
 800b0b0:	0800b0ed 	.word	0x0800b0ed
 800b0b4:	0800b0ed 	.word	0x0800b0ed
 800b0b8:	0800b0d5 	.word	0x0800b0d5
 800b0bc:	0800b0ed 	.word	0x0800b0ed
 800b0c0:	0800b0ed 	.word	0x0800b0ed
 800b0c4:	0800b0ed 	.word	0x0800b0ed
 800b0c8:	0800b0e5 	.word	0x0800b0e5
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0d2:	e098      	b.n	800b206 <UART_SetConfig+0x27e>
 800b0d4:	2302      	movs	r3, #2
 800b0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0da:	e094      	b.n	800b206 <UART_SetConfig+0x27e>
 800b0dc:	2304      	movs	r3, #4
 800b0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0e2:	e090      	b.n	800b206 <UART_SetConfig+0x27e>
 800b0e4:	2308      	movs	r3, #8
 800b0e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0ea:	e08c      	b.n	800b206 <UART_SetConfig+0x27e>
 800b0ec:	2310      	movs	r3, #16
 800b0ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0f2:	e088      	b.n	800b206 <UART_SetConfig+0x27e>
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4a5f      	ldr	r2, [pc, #380]	@ (800b278 <UART_SetConfig+0x2f0>)
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d125      	bne.n	800b14a <UART_SetConfig+0x1c2>
 800b0fe:	4b5c      	ldr	r3, [pc, #368]	@ (800b270 <UART_SetConfig+0x2e8>)
 800b100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b104:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b108:	2b30      	cmp	r3, #48	@ 0x30
 800b10a:	d016      	beq.n	800b13a <UART_SetConfig+0x1b2>
 800b10c:	2b30      	cmp	r3, #48	@ 0x30
 800b10e:	d818      	bhi.n	800b142 <UART_SetConfig+0x1ba>
 800b110:	2b20      	cmp	r3, #32
 800b112:	d00a      	beq.n	800b12a <UART_SetConfig+0x1a2>
 800b114:	2b20      	cmp	r3, #32
 800b116:	d814      	bhi.n	800b142 <UART_SetConfig+0x1ba>
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d002      	beq.n	800b122 <UART_SetConfig+0x19a>
 800b11c:	2b10      	cmp	r3, #16
 800b11e:	d008      	beq.n	800b132 <UART_SetConfig+0x1aa>
 800b120:	e00f      	b.n	800b142 <UART_SetConfig+0x1ba>
 800b122:	2300      	movs	r3, #0
 800b124:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b128:	e06d      	b.n	800b206 <UART_SetConfig+0x27e>
 800b12a:	2302      	movs	r3, #2
 800b12c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b130:	e069      	b.n	800b206 <UART_SetConfig+0x27e>
 800b132:	2304      	movs	r3, #4
 800b134:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b138:	e065      	b.n	800b206 <UART_SetConfig+0x27e>
 800b13a:	2308      	movs	r3, #8
 800b13c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b140:	e061      	b.n	800b206 <UART_SetConfig+0x27e>
 800b142:	2310      	movs	r3, #16
 800b144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b148:	e05d      	b.n	800b206 <UART_SetConfig+0x27e>
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4a4b      	ldr	r2, [pc, #300]	@ (800b27c <UART_SetConfig+0x2f4>)
 800b150:	4293      	cmp	r3, r2
 800b152:	d125      	bne.n	800b1a0 <UART_SetConfig+0x218>
 800b154:	4b46      	ldr	r3, [pc, #280]	@ (800b270 <UART_SetConfig+0x2e8>)
 800b156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b15a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b15e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b160:	d016      	beq.n	800b190 <UART_SetConfig+0x208>
 800b162:	2bc0      	cmp	r3, #192	@ 0xc0
 800b164:	d818      	bhi.n	800b198 <UART_SetConfig+0x210>
 800b166:	2b80      	cmp	r3, #128	@ 0x80
 800b168:	d00a      	beq.n	800b180 <UART_SetConfig+0x1f8>
 800b16a:	2b80      	cmp	r3, #128	@ 0x80
 800b16c:	d814      	bhi.n	800b198 <UART_SetConfig+0x210>
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d002      	beq.n	800b178 <UART_SetConfig+0x1f0>
 800b172:	2b40      	cmp	r3, #64	@ 0x40
 800b174:	d008      	beq.n	800b188 <UART_SetConfig+0x200>
 800b176:	e00f      	b.n	800b198 <UART_SetConfig+0x210>
 800b178:	2300      	movs	r3, #0
 800b17a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b17e:	e042      	b.n	800b206 <UART_SetConfig+0x27e>
 800b180:	2302      	movs	r3, #2
 800b182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b186:	e03e      	b.n	800b206 <UART_SetConfig+0x27e>
 800b188:	2304      	movs	r3, #4
 800b18a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b18e:	e03a      	b.n	800b206 <UART_SetConfig+0x27e>
 800b190:	2308      	movs	r3, #8
 800b192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b196:	e036      	b.n	800b206 <UART_SetConfig+0x27e>
 800b198:	2310      	movs	r3, #16
 800b19a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b19e:	e032      	b.n	800b206 <UART_SetConfig+0x27e>
 800b1a0:	697b      	ldr	r3, [r7, #20]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4a30      	ldr	r2, [pc, #192]	@ (800b268 <UART_SetConfig+0x2e0>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d12a      	bne.n	800b200 <UART_SetConfig+0x278>
 800b1aa:	4b31      	ldr	r3, [pc, #196]	@ (800b270 <UART_SetConfig+0x2e8>)
 800b1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b1b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b1b8:	d01a      	beq.n	800b1f0 <UART_SetConfig+0x268>
 800b1ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b1be:	d81b      	bhi.n	800b1f8 <UART_SetConfig+0x270>
 800b1c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1c4:	d00c      	beq.n	800b1e0 <UART_SetConfig+0x258>
 800b1c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1ca:	d815      	bhi.n	800b1f8 <UART_SetConfig+0x270>
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d003      	beq.n	800b1d8 <UART_SetConfig+0x250>
 800b1d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1d4:	d008      	beq.n	800b1e8 <UART_SetConfig+0x260>
 800b1d6:	e00f      	b.n	800b1f8 <UART_SetConfig+0x270>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1de:	e012      	b.n	800b206 <UART_SetConfig+0x27e>
 800b1e0:	2302      	movs	r3, #2
 800b1e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1e6:	e00e      	b.n	800b206 <UART_SetConfig+0x27e>
 800b1e8:	2304      	movs	r3, #4
 800b1ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1ee:	e00a      	b.n	800b206 <UART_SetConfig+0x27e>
 800b1f0:	2308      	movs	r3, #8
 800b1f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1f6:	e006      	b.n	800b206 <UART_SetConfig+0x27e>
 800b1f8:	2310      	movs	r3, #16
 800b1fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1fe:	e002      	b.n	800b206 <UART_SetConfig+0x27e>
 800b200:	2310      	movs	r3, #16
 800b202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	4a17      	ldr	r2, [pc, #92]	@ (800b268 <UART_SetConfig+0x2e0>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	f040 80a8 	bne.w	800b362 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b212:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b216:	2b08      	cmp	r3, #8
 800b218:	d834      	bhi.n	800b284 <UART_SetConfig+0x2fc>
 800b21a:	a201      	add	r2, pc, #4	@ (adr r2, 800b220 <UART_SetConfig+0x298>)
 800b21c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b220:	0800b245 	.word	0x0800b245
 800b224:	0800b285 	.word	0x0800b285
 800b228:	0800b24d 	.word	0x0800b24d
 800b22c:	0800b285 	.word	0x0800b285
 800b230:	0800b253 	.word	0x0800b253
 800b234:	0800b285 	.word	0x0800b285
 800b238:	0800b285 	.word	0x0800b285
 800b23c:	0800b285 	.word	0x0800b285
 800b240:	0800b25b 	.word	0x0800b25b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b244:	f7fd f976 	bl	8008534 <HAL_RCC_GetPCLK1Freq>
 800b248:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b24a:	e021      	b.n	800b290 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b24c:	4b0c      	ldr	r3, [pc, #48]	@ (800b280 <UART_SetConfig+0x2f8>)
 800b24e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b250:	e01e      	b.n	800b290 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b252:	f7fd f901 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 800b256:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b258:	e01a      	b.n	800b290 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b25a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b25e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b260:	e016      	b.n	800b290 <UART_SetConfig+0x308>
 800b262:	bf00      	nop
 800b264:	cfff69f3 	.word	0xcfff69f3
 800b268:	40008000 	.word	0x40008000
 800b26c:	40013800 	.word	0x40013800
 800b270:	40021000 	.word	0x40021000
 800b274:	40004400 	.word	0x40004400
 800b278:	40004800 	.word	0x40004800
 800b27c:	40004c00 	.word	0x40004c00
 800b280:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b284:	2300      	movs	r3, #0
 800b286:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b288:	2301      	movs	r3, #1
 800b28a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b28e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b292:	2b00      	cmp	r3, #0
 800b294:	f000 812a 	beq.w	800b4ec <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b29c:	4a9e      	ldr	r2, [pc, #632]	@ (800b518 <UART_SetConfig+0x590>)
 800b29e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2aa:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	685a      	ldr	r2, [r3, #4]
 800b2b0:	4613      	mov	r3, r2
 800b2b2:	005b      	lsls	r3, r3, #1
 800b2b4:	4413      	add	r3, r2
 800b2b6:	69ba      	ldr	r2, [r7, #24]
 800b2b8:	429a      	cmp	r2, r3
 800b2ba:	d305      	bcc.n	800b2c8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	685b      	ldr	r3, [r3, #4]
 800b2c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b2c2:	69ba      	ldr	r2, [r7, #24]
 800b2c4:	429a      	cmp	r2, r3
 800b2c6:	d903      	bls.n	800b2d0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b2ce:	e10d      	b.n	800b4ec <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	60bb      	str	r3, [r7, #8]
 800b2d6:	60fa      	str	r2, [r7, #12]
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2dc:	4a8e      	ldr	r2, [pc, #568]	@ (800b518 <UART_SetConfig+0x590>)
 800b2de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	603b      	str	r3, [r7, #0]
 800b2e8:	607a      	str	r2, [r7, #4]
 800b2ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b2f2:	f7f5 fcf1 	bl	8000cd8 <__aeabi_uldivmod>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	4610      	mov	r0, r2
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	f04f 0200 	mov.w	r2, #0
 800b302:	f04f 0300 	mov.w	r3, #0
 800b306:	020b      	lsls	r3, r1, #8
 800b308:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b30c:	0202      	lsls	r2, r0, #8
 800b30e:	6979      	ldr	r1, [r7, #20]
 800b310:	6849      	ldr	r1, [r1, #4]
 800b312:	0849      	lsrs	r1, r1, #1
 800b314:	2000      	movs	r0, #0
 800b316:	460c      	mov	r4, r1
 800b318:	4605      	mov	r5, r0
 800b31a:	eb12 0804 	adds.w	r8, r2, r4
 800b31e:	eb43 0905 	adc.w	r9, r3, r5
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	2200      	movs	r2, #0
 800b328:	469a      	mov	sl, r3
 800b32a:	4693      	mov	fp, r2
 800b32c:	4652      	mov	r2, sl
 800b32e:	465b      	mov	r3, fp
 800b330:	4640      	mov	r0, r8
 800b332:	4649      	mov	r1, r9
 800b334:	f7f5 fcd0 	bl	8000cd8 <__aeabi_uldivmod>
 800b338:	4602      	mov	r2, r0
 800b33a:	460b      	mov	r3, r1
 800b33c:	4613      	mov	r3, r2
 800b33e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b340:	6a3b      	ldr	r3, [r7, #32]
 800b342:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b346:	d308      	bcc.n	800b35a <UART_SetConfig+0x3d2>
 800b348:	6a3b      	ldr	r3, [r7, #32]
 800b34a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b34e:	d204      	bcs.n	800b35a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	6a3a      	ldr	r2, [r7, #32]
 800b356:	60da      	str	r2, [r3, #12]
 800b358:	e0c8      	b.n	800b4ec <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b35a:	2301      	movs	r3, #1
 800b35c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b360:	e0c4      	b.n	800b4ec <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	69db      	ldr	r3, [r3, #28]
 800b366:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b36a:	d167      	bne.n	800b43c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b36c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b370:	2b08      	cmp	r3, #8
 800b372:	d828      	bhi.n	800b3c6 <UART_SetConfig+0x43e>
 800b374:	a201      	add	r2, pc, #4	@ (adr r2, 800b37c <UART_SetConfig+0x3f4>)
 800b376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b37a:	bf00      	nop
 800b37c:	0800b3a1 	.word	0x0800b3a1
 800b380:	0800b3a9 	.word	0x0800b3a9
 800b384:	0800b3b1 	.word	0x0800b3b1
 800b388:	0800b3c7 	.word	0x0800b3c7
 800b38c:	0800b3b7 	.word	0x0800b3b7
 800b390:	0800b3c7 	.word	0x0800b3c7
 800b394:	0800b3c7 	.word	0x0800b3c7
 800b398:	0800b3c7 	.word	0x0800b3c7
 800b39c:	0800b3bf 	.word	0x0800b3bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b3a0:	f7fd f8c8 	bl	8008534 <HAL_RCC_GetPCLK1Freq>
 800b3a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3a6:	e014      	b.n	800b3d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b3a8:	f7fd f8da 	bl	8008560 <HAL_RCC_GetPCLK2Freq>
 800b3ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3ae:	e010      	b.n	800b3d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b3b0:	4b5a      	ldr	r3, [pc, #360]	@ (800b51c <UART_SetConfig+0x594>)
 800b3b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3b4:	e00d      	b.n	800b3d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b3b6:	f7fd f84f 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 800b3ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3bc:	e009      	b.n	800b3d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3c4:	e005      	b.n	800b3d2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b3d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f000 8089 	beq.w	800b4ec <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3de:	4a4e      	ldr	r2, [pc, #312]	@ (800b518 <UART_SetConfig+0x590>)
 800b3e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b3ec:	005a      	lsls	r2, r3, #1
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	085b      	lsrs	r3, r3, #1
 800b3f4:	441a      	add	r2, r3
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b400:	6a3b      	ldr	r3, [r7, #32]
 800b402:	2b0f      	cmp	r3, #15
 800b404:	d916      	bls.n	800b434 <UART_SetConfig+0x4ac>
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b40c:	d212      	bcs.n	800b434 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b40e:	6a3b      	ldr	r3, [r7, #32]
 800b410:	b29b      	uxth	r3, r3
 800b412:	f023 030f 	bic.w	r3, r3, #15
 800b416:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b418:	6a3b      	ldr	r3, [r7, #32]
 800b41a:	085b      	lsrs	r3, r3, #1
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	f003 0307 	and.w	r3, r3, #7
 800b422:	b29a      	uxth	r2, r3
 800b424:	8bfb      	ldrh	r3, [r7, #30]
 800b426:	4313      	orrs	r3, r2
 800b428:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	8bfa      	ldrh	r2, [r7, #30]
 800b430:	60da      	str	r2, [r3, #12]
 800b432:	e05b      	b.n	800b4ec <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b434:	2301      	movs	r3, #1
 800b436:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b43a:	e057      	b.n	800b4ec <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b43c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b440:	2b08      	cmp	r3, #8
 800b442:	d828      	bhi.n	800b496 <UART_SetConfig+0x50e>
 800b444:	a201      	add	r2, pc, #4	@ (adr r2, 800b44c <UART_SetConfig+0x4c4>)
 800b446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b44a:	bf00      	nop
 800b44c:	0800b471 	.word	0x0800b471
 800b450:	0800b479 	.word	0x0800b479
 800b454:	0800b481 	.word	0x0800b481
 800b458:	0800b497 	.word	0x0800b497
 800b45c:	0800b487 	.word	0x0800b487
 800b460:	0800b497 	.word	0x0800b497
 800b464:	0800b497 	.word	0x0800b497
 800b468:	0800b497 	.word	0x0800b497
 800b46c:	0800b48f 	.word	0x0800b48f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b470:	f7fd f860 	bl	8008534 <HAL_RCC_GetPCLK1Freq>
 800b474:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b476:	e014      	b.n	800b4a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b478:	f7fd f872 	bl	8008560 <HAL_RCC_GetPCLK2Freq>
 800b47c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b47e:	e010      	b.n	800b4a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b480:	4b26      	ldr	r3, [pc, #152]	@ (800b51c <UART_SetConfig+0x594>)
 800b482:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b484:	e00d      	b.n	800b4a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b486:	f7fc ffe7 	bl	8008458 <HAL_RCC_GetSysClockFreq>
 800b48a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b48c:	e009      	b.n	800b4a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b48e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b492:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b494:	e005      	b.n	800b4a2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b496:	2300      	movs	r3, #0
 800b498:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b49a:	2301      	movs	r3, #1
 800b49c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b4a0:	bf00      	nop
    }

    if (pclk != 0U)
 800b4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d021      	beq.n	800b4ec <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4ac:	4a1a      	ldr	r2, [pc, #104]	@ (800b518 <UART_SetConfig+0x590>)
 800b4ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4b2:	461a      	mov	r2, r3
 800b4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b6:	fbb3 f2f2 	udiv	r2, r3, r2
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	085b      	lsrs	r3, r3, #1
 800b4c0:	441a      	add	r2, r3
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b4cc:	6a3b      	ldr	r3, [r7, #32]
 800b4ce:	2b0f      	cmp	r3, #15
 800b4d0:	d909      	bls.n	800b4e6 <UART_SetConfig+0x55e>
 800b4d2:	6a3b      	ldr	r3, [r7, #32]
 800b4d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4d8:	d205      	bcs.n	800b4e6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b4da:	6a3b      	ldr	r3, [r7, #32]
 800b4dc:	b29a      	uxth	r2, r3
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	60da      	str	r2, [r3, #12]
 800b4e4:	e002      	b.n	800b4ec <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	2200      	movs	r2, #0
 800b500:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2200      	movs	r2, #0
 800b506:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b508:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3730      	adds	r7, #48	@ 0x30
 800b510:	46bd      	mov	sp, r7
 800b512:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b516:	bf00      	nop
 800b518:	08015674 	.word	0x08015674
 800b51c:	00f42400 	.word	0x00f42400

0800b520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b520:	b480      	push	{r7}
 800b522:	b083      	sub	sp, #12
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b52c:	f003 0308 	and.w	r3, r3, #8
 800b530:	2b00      	cmp	r3, #0
 800b532:	d00a      	beq.n	800b54a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	430a      	orrs	r2, r1
 800b548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b54e:	f003 0301 	and.w	r3, r3, #1
 800b552:	2b00      	cmp	r3, #0
 800b554:	d00a      	beq.n	800b56c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	430a      	orrs	r2, r1
 800b56a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b570:	f003 0302 	and.w	r3, r3, #2
 800b574:	2b00      	cmp	r3, #0
 800b576:	d00a      	beq.n	800b58e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	430a      	orrs	r2, r1
 800b58c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b592:	f003 0304 	and.w	r3, r3, #4
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00a      	beq.n	800b5b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	430a      	orrs	r2, r1
 800b5ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5b4:	f003 0310 	and.w	r3, r3, #16
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d00a      	beq.n	800b5d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	689b      	ldr	r3, [r3, #8]
 800b5c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	430a      	orrs	r2, r1
 800b5d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5d6:	f003 0320 	and.w	r3, r3, #32
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d00a      	beq.n	800b5f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	430a      	orrs	r2, r1
 800b5f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d01a      	beq.n	800b636 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	430a      	orrs	r2, r1
 800b614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b61a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b61e:	d10a      	bne.n	800b636 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	685b      	ldr	r3, [r3, #4]
 800b626:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	430a      	orrs	r2, r1
 800b634:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b63a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00a      	beq.n	800b658 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	685b      	ldr	r3, [r3, #4]
 800b648:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	430a      	orrs	r2, r1
 800b656:	605a      	str	r2, [r3, #4]
  }
}
 800b658:	bf00      	nop
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr

0800b664 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b098      	sub	sp, #96	@ 0x60
 800b668:	af02      	add	r7, sp, #8
 800b66a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b674:	f7f7 fb82 	bl	8002d7c <HAL_GetTick>
 800b678:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f003 0308 	and.w	r3, r3, #8
 800b684:	2b08      	cmp	r3, #8
 800b686:	d12f      	bne.n	800b6e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b688:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b68c:	9300      	str	r3, [sp, #0]
 800b68e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b690:	2200      	movs	r2, #0
 800b692:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 f88e 	bl	800b7b8 <UART_WaitOnFlagUntilTimeout>
 800b69c:	4603      	mov	r3, r0
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d022      	beq.n	800b6e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6aa:	e853 3f00 	ldrex	r3, [r3]
 800b6ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b6b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6b6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	461a      	mov	r2, r3
 800b6be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b6c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6c8:	e841 2300 	strex	r3, r2, [r1]
 800b6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b6ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d1e6      	bne.n	800b6a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2220      	movs	r2, #32
 800b6d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6e4:	2303      	movs	r3, #3
 800b6e6:	e063      	b.n	800b7b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f003 0304 	and.w	r3, r3, #4
 800b6f2:	2b04      	cmp	r3, #4
 800b6f4:	d149      	bne.n	800b78a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b6f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b6fa:	9300      	str	r3, [sp, #0]
 800b6fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6fe:	2200      	movs	r2, #0
 800b700:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f000 f857 	bl	800b7b8 <UART_WaitOnFlagUntilTimeout>
 800b70a:	4603      	mov	r3, r0
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d03c      	beq.n	800b78a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b718:	e853 3f00 	ldrex	r3, [r3]
 800b71c:	623b      	str	r3, [r7, #32]
   return(result);
 800b71e:	6a3b      	ldr	r3, [r7, #32]
 800b720:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b724:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	461a      	mov	r2, r3
 800b72c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b72e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b730:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b732:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b736:	e841 2300 	strex	r3, r2, [r1]
 800b73a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d1e6      	bne.n	800b710 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	3308      	adds	r3, #8
 800b748:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	e853 3f00 	ldrex	r3, [r3]
 800b750:	60fb      	str	r3, [r7, #12]
   return(result);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	f023 0301 	bic.w	r3, r3, #1
 800b758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	3308      	adds	r3, #8
 800b760:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b762:	61fa      	str	r2, [r7, #28]
 800b764:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b766:	69b9      	ldr	r1, [r7, #24]
 800b768:	69fa      	ldr	r2, [r7, #28]
 800b76a:	e841 2300 	strex	r3, r2, [r1]
 800b76e:	617b      	str	r3, [r7, #20]
   return(result);
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1e5      	bne.n	800b742 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2220      	movs	r2, #32
 800b77a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2200      	movs	r2, #0
 800b782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b786:	2303      	movs	r3, #3
 800b788:	e012      	b.n	800b7b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2220      	movs	r2, #32
 800b78e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2220      	movs	r2, #32
 800b796:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2200      	movs	r2, #0
 800b79e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7ae:	2300      	movs	r3, #0
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3758      	adds	r7, #88	@ 0x58
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b084      	sub	sp, #16
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	60b9      	str	r1, [r7, #8]
 800b7c2:	603b      	str	r3, [r7, #0]
 800b7c4:	4613      	mov	r3, r2
 800b7c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7c8:	e04f      	b.n	800b86a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7d0:	d04b      	beq.n	800b86a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7d2:	f7f7 fad3 	bl	8002d7c <HAL_GetTick>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	1ad3      	subs	r3, r2, r3
 800b7dc:	69ba      	ldr	r2, [r7, #24]
 800b7de:	429a      	cmp	r2, r3
 800b7e0:	d302      	bcc.n	800b7e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b7e2:	69bb      	ldr	r3, [r7, #24]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d101      	bne.n	800b7ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b7e8:	2303      	movs	r3, #3
 800b7ea:	e04e      	b.n	800b88a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f003 0304 	and.w	r3, r3, #4
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d037      	beq.n	800b86a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	2b80      	cmp	r3, #128	@ 0x80
 800b7fe:	d034      	beq.n	800b86a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	2b40      	cmp	r3, #64	@ 0x40
 800b804:	d031      	beq.n	800b86a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	69db      	ldr	r3, [r3, #28]
 800b80c:	f003 0308 	and.w	r3, r3, #8
 800b810:	2b08      	cmp	r3, #8
 800b812:	d110      	bne.n	800b836 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2208      	movs	r2, #8
 800b81a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f000 f920 	bl	800ba62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	2208      	movs	r2, #8
 800b826:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	2200      	movs	r2, #0
 800b82e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b832:	2301      	movs	r3, #1
 800b834:	e029      	b.n	800b88a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	69db      	ldr	r3, [r3, #28]
 800b83c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b844:	d111      	bne.n	800b86a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b84e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b850:	68f8      	ldr	r0, [r7, #12]
 800b852:	f000 f906 	bl	800ba62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2220      	movs	r2, #32
 800b85a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2200      	movs	r2, #0
 800b862:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b866:	2303      	movs	r3, #3
 800b868:	e00f      	b.n	800b88a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	69da      	ldr	r2, [r3, #28]
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	4013      	ands	r3, r2
 800b874:	68ba      	ldr	r2, [r7, #8]
 800b876:	429a      	cmp	r2, r3
 800b878:	bf0c      	ite	eq
 800b87a:	2301      	moveq	r3, #1
 800b87c:	2300      	movne	r3, #0
 800b87e:	b2db      	uxtb	r3, r3
 800b880:	461a      	mov	r2, r3
 800b882:	79fb      	ldrb	r3, [r7, #7]
 800b884:	429a      	cmp	r2, r3
 800b886:	d0a0      	beq.n	800b7ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b888:	2300      	movs	r3, #0
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
	...

0800b894 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b096      	sub	sp, #88	@ 0x58
 800b898:	af00      	add	r7, sp, #0
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	4613      	mov	r3, r2
 800b8a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	68ba      	ldr	r2, [r7, #8]
 800b8a6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	88fa      	ldrh	r2, [r7, #6]
 800b8ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	2222      	movs	r2, #34	@ 0x22
 800b8bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d02d      	beq.n	800b926 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8d0:	4a40      	ldr	r2, [pc, #256]	@ (800b9d4 <UART_Start_Receive_DMA+0x140>)
 800b8d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8da:	4a3f      	ldr	r2, [pc, #252]	@ (800b9d8 <UART_Start_Receive_DMA+0x144>)
 800b8dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8e4:	4a3d      	ldr	r2, [pc, #244]	@ (800b9dc <UART_Start_Receive_DMA+0x148>)
 800b8e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	3324      	adds	r3, #36	@ 0x24
 800b8fe:	4619      	mov	r1, r3
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b904:	461a      	mov	r2, r3
 800b906:	88fb      	ldrh	r3, [r7, #6]
 800b908:	f7f9 fdc8 	bl	800549c <HAL_DMA_Start_IT>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d009      	beq.n	800b926 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	2210      	movs	r2, #16
 800b916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2220      	movs	r2, #32
 800b91e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b922:	2301      	movs	r3, #1
 800b924:	e051      	b.n	800b9ca <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	691b      	ldr	r3, [r3, #16]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d018      	beq.n	800b960 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b936:	e853 3f00 	ldrex	r3, [r3]
 800b93a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b93c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b93e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b942:	657b      	str	r3, [r7, #84]	@ 0x54
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	461a      	mov	r2, r3
 800b94a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b94c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b94e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b950:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b952:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b954:	e841 2300 	strex	r3, r2, [r1]
 800b958:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b95a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d1e6      	bne.n	800b92e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	3308      	adds	r3, #8
 800b966:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b96a:	e853 3f00 	ldrex	r3, [r3]
 800b96e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b972:	f043 0301 	orr.w	r3, r3, #1
 800b976:	653b      	str	r3, [r7, #80]	@ 0x50
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	3308      	adds	r3, #8
 800b97e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b980:	637a      	str	r2, [r7, #52]	@ 0x34
 800b982:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b984:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b986:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b988:	e841 2300 	strex	r3, r2, [r1]
 800b98c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b98e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b990:	2b00      	cmp	r3, #0
 800b992:	d1e5      	bne.n	800b960 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	3308      	adds	r3, #8
 800b99a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	e853 3f00 	ldrex	r3, [r3]
 800b9a2:	613b      	str	r3, [r7, #16]
   return(result);
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	3308      	adds	r3, #8
 800b9b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b9b4:	623a      	str	r2, [r7, #32]
 800b9b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b8:	69f9      	ldr	r1, [r7, #28]
 800b9ba:	6a3a      	ldr	r2, [r7, #32]
 800b9bc:	e841 2300 	strex	r3, r2, [r1]
 800b9c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9c2:	69bb      	ldr	r3, [r7, #24]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d1e5      	bne.n	800b994 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b9c8:	2300      	movs	r3, #0
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3758      	adds	r7, #88	@ 0x58
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	0800bbe5 	.word	0x0800bbe5
 800b9d8:	0800bd11 	.word	0x0800bd11
 800b9dc:	0800bd4f 	.word	0x0800bd4f

0800b9e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b08f      	sub	sp, #60	@ 0x3c
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ee:	6a3b      	ldr	r3, [r7, #32]
 800b9f0:	e853 3f00 	ldrex	r3, [r3]
 800b9f4:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9f6:	69fb      	ldr	r3, [r7, #28]
 800b9f8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b9fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	461a      	mov	r2, r3
 800ba04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba08:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba0e:	e841 2300 	strex	r3, r2, [r1]
 800ba12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d1e6      	bne.n	800b9e8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	3308      	adds	r3, #8
 800ba20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	e853 3f00 	ldrex	r3, [r3]
 800ba28:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ba30:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	3308      	adds	r3, #8
 800ba38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba3a:	61ba      	str	r2, [r7, #24]
 800ba3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba3e:	6979      	ldr	r1, [r7, #20]
 800ba40:	69ba      	ldr	r2, [r7, #24]
 800ba42:	e841 2300 	strex	r3, r2, [r1]
 800ba46:	613b      	str	r3, [r7, #16]
   return(result);
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d1e5      	bne.n	800ba1a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	2220      	movs	r2, #32
 800ba52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ba56:	bf00      	nop
 800ba58:	373c      	adds	r7, #60	@ 0x3c
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr

0800ba62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba62:	b480      	push	{r7}
 800ba64:	b095      	sub	sp, #84	@ 0x54
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba72:	e853 3f00 	ldrex	r3, [r3]
 800ba76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	461a      	mov	r2, r3
 800ba86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba88:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba90:	e841 2300 	strex	r3, r2, [r1]
 800ba94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d1e6      	bne.n	800ba6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	3308      	adds	r3, #8
 800baa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baa4:	6a3b      	ldr	r3, [r7, #32]
 800baa6:	e853 3f00 	ldrex	r3, [r3]
 800baaa:	61fb      	str	r3, [r7, #28]
   return(result);
 800baac:	69fb      	ldr	r3, [r7, #28]
 800baae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bab2:	f023 0301 	bic.w	r3, r3, #1
 800bab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	3308      	adds	r3, #8
 800babe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bac0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bac4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bac8:	e841 2300 	strex	r3, r2, [r1]
 800bacc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d1e3      	bne.n	800ba9c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d118      	bne.n	800bb0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	e853 3f00 	ldrex	r3, [r3]
 800bae8:	60bb      	str	r3, [r7, #8]
   return(result);
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	f023 0310 	bic.w	r3, r3, #16
 800baf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	461a      	mov	r2, r3
 800baf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bafa:	61bb      	str	r3, [r7, #24]
 800bafc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bafe:	6979      	ldr	r1, [r7, #20]
 800bb00:	69ba      	ldr	r2, [r7, #24]
 800bb02:	e841 2300 	strex	r3, r2, [r1]
 800bb06:	613b      	str	r3, [r7, #16]
   return(result);
 800bb08:	693b      	ldr	r3, [r7, #16]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d1e6      	bne.n	800badc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2220      	movs	r2, #32
 800bb12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bb22:	bf00      	nop
 800bb24:	3754      	adds	r7, #84	@ 0x54
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr

0800bb2e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b090      	sub	sp, #64	@ 0x40
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f003 0320 	and.w	r3, r3, #32
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d137      	bne.n	800bbba <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800bb4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bb52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	3308      	adds	r3, #8
 800bb58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5c:	e853 3f00 	ldrex	r3, [r3]
 800bb60:	623b      	str	r3, [r7, #32]
   return(result);
 800bb62:	6a3b      	ldr	r3, [r7, #32]
 800bb64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb68:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	3308      	adds	r3, #8
 800bb70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb72:	633a      	str	r2, [r7, #48]	@ 0x30
 800bb74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb7a:	e841 2300 	strex	r3, r2, [r1]
 800bb7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d1e5      	bne.n	800bb52 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	e853 3f00 	ldrex	r3, [r3]
 800bb92:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	461a      	mov	r2, r3
 800bba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bba4:	61fb      	str	r3, [r7, #28]
 800bba6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba8:	69b9      	ldr	r1, [r7, #24]
 800bbaa:	69fa      	ldr	r2, [r7, #28]
 800bbac:	e841 2300 	strex	r3, r2, [r1]
 800bbb0:	617b      	str	r3, [r7, #20]
   return(result);
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d1e6      	bne.n	800bb86 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bbb8:	e002      	b.n	800bbc0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800bbba:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800bbbc:	f7ff f9ba 	bl	800af34 <HAL_UART_TxCpltCallback>
}
 800bbc0:	bf00      	nop
 800bbc2:	3740      	adds	r7, #64	@ 0x40
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b084      	sub	sp, #16
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbd4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800bbd6:	68f8      	ldr	r0, [r7, #12]
 800bbd8:	f7ff f9b6 	bl	800af48 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bbdc:	bf00      	nop
 800bbde:	3710      	adds	r7, #16
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bd80      	pop	{r7, pc}

0800bbe4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b09c      	sub	sp, #112	@ 0x70
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbf0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f003 0320 	and.w	r3, r3, #32
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d171      	bne.n	800bce4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800bc00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc02:	2200      	movs	r2, #0
 800bc04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc10:	e853 3f00 	ldrex	r3, [r3]
 800bc14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bc16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	461a      	mov	r2, r3
 800bc24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc26:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bc28:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bc2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bc2e:	e841 2300 	strex	r3, r2, [r1]
 800bc32:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bc34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1e6      	bne.n	800bc08 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	3308      	adds	r3, #8
 800bc40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc44:	e853 3f00 	ldrex	r3, [r3]
 800bc48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bc4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc4c:	f023 0301 	bic.w	r3, r3, #1
 800bc50:	667b      	str	r3, [r7, #100]	@ 0x64
 800bc52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	3308      	adds	r3, #8
 800bc58:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bc5a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bc5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bc60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bc62:	e841 2300 	strex	r3, r2, [r1]
 800bc66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bc68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d1e5      	bne.n	800bc3a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	3308      	adds	r3, #8
 800bc74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc78:	e853 3f00 	ldrex	r3, [r3]
 800bc7c:	623b      	str	r3, [r7, #32]
   return(result);
 800bc7e:	6a3b      	ldr	r3, [r7, #32]
 800bc80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc84:	663b      	str	r3, [r7, #96]	@ 0x60
 800bc86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	3308      	adds	r3, #8
 800bc8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bc8e:	633a      	str	r2, [r7, #48]	@ 0x30
 800bc90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc96:	e841 2300 	strex	r3, r2, [r1]
 800bc9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d1e5      	bne.n	800bc6e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bca2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bca4:	2220      	movs	r2, #32
 800bca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d118      	bne.n	800bce4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	e853 3f00 	ldrex	r3, [r3]
 800bcbe:	60fb      	str	r3, [r7, #12]
   return(result);
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	f023 0310 	bic.w	r3, r3, #16
 800bcc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bcc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	461a      	mov	r2, r3
 800bcce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcd0:	61fb      	str	r3, [r7, #28]
 800bcd2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd4:	69b9      	ldr	r1, [r7, #24]
 800bcd6:	69fa      	ldr	r2, [r7, #28]
 800bcd8:	e841 2300 	strex	r3, r2, [r1]
 800bcdc:	617b      	str	r3, [r7, #20]
   return(result);
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d1e6      	bne.n	800bcb2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bce6:	2200      	movs	r2, #0
 800bce8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcee:	2b01      	cmp	r3, #1
 800bcf0:	d107      	bne.n	800bd02 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bcf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bcfc:	f7ff f938 	bl	800af70 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bd00:	e002      	b.n	800bd08 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800bd02:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bd04:	f7f5 fa70 	bl	80011e8 <HAL_UART_RxCpltCallback>
}
 800bd08:	bf00      	nop
 800bd0a:	3770      	adds	r7, #112	@ 0x70
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}

0800bd10 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b084      	sub	sp, #16
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd1c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2201      	movs	r2, #1
 800bd22:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd28:	2b01      	cmp	r3, #1
 800bd2a:	d109      	bne.n	800bd40 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd32:	085b      	lsrs	r3, r3, #1
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	4619      	mov	r1, r3
 800bd38:	68f8      	ldr	r0, [r7, #12]
 800bd3a:	f7ff f919 	bl	800af70 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bd3e:	e002      	b.n	800bd46 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800bd40:	68f8      	ldr	r0, [r7, #12]
 800bd42:	f7f5 fa3d 	bl	80011c0 <HAL_UART_RxHalfCpltCallback>
}
 800bd46:	bf00      	nop
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b086      	sub	sp, #24
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd5a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd62:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd6a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	689b      	ldr	r3, [r3, #8]
 800bd72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd76:	2b80      	cmp	r3, #128	@ 0x80
 800bd78:	d109      	bne.n	800bd8e <UART_DMAError+0x40>
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	2b21      	cmp	r3, #33	@ 0x21
 800bd7e:	d106      	bne.n	800bd8e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	2200      	movs	r2, #0
 800bd84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800bd88:	6978      	ldr	r0, [r7, #20]
 800bd8a:	f7ff fe29 	bl	800b9e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	689b      	ldr	r3, [r3, #8]
 800bd94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd98:	2b40      	cmp	r3, #64	@ 0x40
 800bd9a:	d109      	bne.n	800bdb0 <UART_DMAError+0x62>
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2b22      	cmp	r3, #34	@ 0x22
 800bda0:	d106      	bne.n	800bdb0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	2200      	movs	r2, #0
 800bda6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bdaa:	6978      	ldr	r0, [r7, #20]
 800bdac:	f7ff fe59 	bl	800ba62 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdb6:	f043 0210 	orr.w	r2, r3, #16
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bdc0:	6978      	ldr	r0, [r7, #20]
 800bdc2:	f7ff f8cb 	bl	800af5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bdc6:	bf00      	nop
 800bdc8:	3718      	adds	r7, #24
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}

0800bdce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bdce:	b480      	push	{r7}
 800bdd0:	b085      	sub	sp, #20
 800bdd2:	af00      	add	r7, sp, #0
 800bdd4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bddc:	2b01      	cmp	r3, #1
 800bdde:	d101      	bne.n	800bde4 <HAL_UARTEx_DisableFifoMode+0x16>
 800bde0:	2302      	movs	r3, #2
 800bde2:	e027      	b.n	800be34 <HAL_UARTEx_DisableFifoMode+0x66>
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2201      	movs	r2, #1
 800bde8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2224      	movs	r2, #36	@ 0x24
 800bdf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681a      	ldr	r2, [r3, #0]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f022 0201 	bic.w	r2, r2, #1
 800be0a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800be12:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2200      	movs	r2, #0
 800be18:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	68fa      	ldr	r2, [r7, #12]
 800be20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2220      	movs	r2, #32
 800be26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800be32:	2300      	movs	r3, #0
}
 800be34:	4618      	mov	r0, r3
 800be36:	3714      	adds	r7, #20
 800be38:	46bd      	mov	sp, r7
 800be3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3e:	4770      	bx	lr

0800be40 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800be50:	2b01      	cmp	r3, #1
 800be52:	d101      	bne.n	800be58 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800be54:	2302      	movs	r3, #2
 800be56:	e02d      	b.n	800beb4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2224      	movs	r2, #36	@ 0x24
 800be64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	681a      	ldr	r2, [r3, #0]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f022 0201 	bic.w	r2, r2, #1
 800be7e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	683a      	ldr	r2, [r7, #0]
 800be90:	430a      	orrs	r2, r1
 800be92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 f8a3 	bl	800bfe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	68fa      	ldr	r2, [r7, #12]
 800bea0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2220      	movs	r2, #32
 800bea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3710      	adds	r7, #16
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800becc:	2b01      	cmp	r3, #1
 800bece:	d101      	bne.n	800bed4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bed0:	2302      	movs	r3, #2
 800bed2:	e02d      	b.n	800bf30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2224      	movs	r2, #36	@ 0x24
 800bee0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	681a      	ldr	r2, [r3, #0]
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	f022 0201 	bic.w	r2, r2, #1
 800befa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	689b      	ldr	r3, [r3, #8]
 800bf02:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	683a      	ldr	r2, [r7, #0]
 800bf0c:	430a      	orrs	r2, r1
 800bf0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f000 f865 	bl	800bfe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	68fa      	ldr	r2, [r7, #12]
 800bf1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2220      	movs	r2, #32
 800bf22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3710      	adds	r7, #16
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}

0800bf38 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b08c      	sub	sp, #48	@ 0x30
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	60f8      	str	r0, [r7, #12]
 800bf40:	60b9      	str	r1, [r7, #8]
 800bf42:	4613      	mov	r3, r2
 800bf44:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf4c:	2b20      	cmp	r3, #32
 800bf4e:	d142      	bne.n	800bfd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d002      	beq.n	800bf5c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bf56:	88fb      	ldrh	r3, [r7, #6]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d101      	bne.n	800bf60 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e03b      	b.n	800bfd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	2201      	movs	r2, #1
 800bf64:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bf6c:	88fb      	ldrh	r3, [r7, #6]
 800bf6e:	461a      	mov	r2, r3
 800bf70:	68b9      	ldr	r1, [r7, #8]
 800bf72:	68f8      	ldr	r0, [r7, #12]
 800bf74:	f7ff fc8e 	bl	800b894 <UART_Start_Receive_DMA>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bf7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d124      	bne.n	800bfd0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf8a:	2b01      	cmp	r3, #1
 800bf8c:	d11d      	bne.n	800bfca <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	2210      	movs	r2, #16
 800bf94:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf9c:	69bb      	ldr	r3, [r7, #24]
 800bf9e:	e853 3f00 	ldrex	r3, [r3]
 800bfa2:	617b      	str	r3, [r7, #20]
   return(result);
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	f043 0310 	orr.w	r3, r3, #16
 800bfaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfb4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfb6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfb8:	6a39      	ldr	r1, [r7, #32]
 800bfba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfbc:	e841 2300 	strex	r3, r2, [r1]
 800bfc0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1e6      	bne.n	800bf96 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bfc8:	e002      	b.n	800bfd0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bfd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bfd4:	e000      	b.n	800bfd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bfd6:	2302      	movs	r3, #2
  }
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3730      	adds	r7, #48	@ 0x30
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b085      	sub	sp, #20
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d108      	bne.n	800c002 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2201      	movs	r2, #1
 800bff4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2201      	movs	r2, #1
 800bffc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c000:	e031      	b.n	800c066 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c002:	2308      	movs	r3, #8
 800c004:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c006:	2308      	movs	r3, #8
 800c008:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	689b      	ldr	r3, [r3, #8]
 800c010:	0e5b      	lsrs	r3, r3, #25
 800c012:	b2db      	uxtb	r3, r3
 800c014:	f003 0307 	and.w	r3, r3, #7
 800c018:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	689b      	ldr	r3, [r3, #8]
 800c020:	0f5b      	lsrs	r3, r3, #29
 800c022:	b2db      	uxtb	r3, r3
 800c024:	f003 0307 	and.w	r3, r3, #7
 800c028:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c02a:	7bbb      	ldrb	r3, [r7, #14]
 800c02c:	7b3a      	ldrb	r2, [r7, #12]
 800c02e:	4911      	ldr	r1, [pc, #68]	@ (800c074 <UARTEx_SetNbDataToProcess+0x94>)
 800c030:	5c8a      	ldrb	r2, [r1, r2]
 800c032:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c036:	7b3a      	ldrb	r2, [r7, #12]
 800c038:	490f      	ldr	r1, [pc, #60]	@ (800c078 <UARTEx_SetNbDataToProcess+0x98>)
 800c03a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c03c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c040:	b29a      	uxth	r2, r3
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c048:	7bfb      	ldrb	r3, [r7, #15]
 800c04a:	7b7a      	ldrb	r2, [r7, #13]
 800c04c:	4909      	ldr	r1, [pc, #36]	@ (800c074 <UARTEx_SetNbDataToProcess+0x94>)
 800c04e:	5c8a      	ldrb	r2, [r1, r2]
 800c050:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c054:	7b7a      	ldrb	r2, [r7, #13]
 800c056:	4908      	ldr	r1, [pc, #32]	@ (800c078 <UARTEx_SetNbDataToProcess+0x98>)
 800c058:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c05a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c05e:	b29a      	uxth	r2, r3
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c066:	bf00      	nop
 800c068:	3714      	adds	r7, #20
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	0801568c 	.word	0x0801568c
 800c078:	08015694 	.word	0x08015694

0800c07c <__NVIC_SetPriority>:
{
 800c07c:	b480      	push	{r7}
 800c07e:	b083      	sub	sp, #12
 800c080:	af00      	add	r7, sp, #0
 800c082:	4603      	mov	r3, r0
 800c084:	6039      	str	r1, [r7, #0]
 800c086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	db0a      	blt.n	800c0a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	b2da      	uxtb	r2, r3
 800c094:	490c      	ldr	r1, [pc, #48]	@ (800c0c8 <__NVIC_SetPriority+0x4c>)
 800c096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c09a:	0112      	lsls	r2, r2, #4
 800c09c:	b2d2      	uxtb	r2, r2
 800c09e:	440b      	add	r3, r1
 800c0a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c0a4:	e00a      	b.n	800c0bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	b2da      	uxtb	r2, r3
 800c0aa:	4908      	ldr	r1, [pc, #32]	@ (800c0cc <__NVIC_SetPriority+0x50>)
 800c0ac:	79fb      	ldrb	r3, [r7, #7]
 800c0ae:	f003 030f 	and.w	r3, r3, #15
 800c0b2:	3b04      	subs	r3, #4
 800c0b4:	0112      	lsls	r2, r2, #4
 800c0b6:	b2d2      	uxtb	r2, r2
 800c0b8:	440b      	add	r3, r1
 800c0ba:	761a      	strb	r2, [r3, #24]
}
 800c0bc:	bf00      	nop
 800c0be:	370c      	adds	r7, #12
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr
 800c0c8:	e000e100 	.word	0xe000e100
 800c0cc:	e000ed00 	.word	0xe000ed00

0800c0d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c0d4:	4b05      	ldr	r3, [pc, #20]	@ (800c0ec <SysTick_Handler+0x1c>)
 800c0d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c0d8:	f002 fe34 	bl	800ed44 <xTaskGetSchedulerState>
 800c0dc:	4603      	mov	r3, r0
 800c0de:	2b01      	cmp	r3, #1
 800c0e0:	d001      	beq.n	800c0e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c0e2:	f000 ff39 	bl	800cf58 <xPortSysTickHandler>
  }
}
 800c0e6:	bf00      	nop
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	e000e010 	.word	0xe000e010

0800c0f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c0f4:	2100      	movs	r1, #0
 800c0f6:	f06f 0004 	mvn.w	r0, #4
 800c0fa:	f7ff ffbf 	bl	800c07c <__NVIC_SetPriority>
#endif
}
 800c0fe:	bf00      	nop
 800c100:	bd80      	pop	{r7, pc}
	...

0800c104 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c104:	b480      	push	{r7}
 800c106:	b083      	sub	sp, #12
 800c108:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c10a:	f3ef 8305 	mrs	r3, IPSR
 800c10e:	603b      	str	r3, [r7, #0]
  return(result);
 800c110:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c112:	2b00      	cmp	r3, #0
 800c114:	d003      	beq.n	800c11e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c116:	f06f 0305 	mvn.w	r3, #5
 800c11a:	607b      	str	r3, [r7, #4]
 800c11c:	e00c      	b.n	800c138 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c11e:	4b0a      	ldr	r3, [pc, #40]	@ (800c148 <osKernelInitialize+0x44>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d105      	bne.n	800c132 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c126:	4b08      	ldr	r3, [pc, #32]	@ (800c148 <osKernelInitialize+0x44>)
 800c128:	2201      	movs	r2, #1
 800c12a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c12c:	2300      	movs	r3, #0
 800c12e:	607b      	str	r3, [r7, #4]
 800c130:	e002      	b.n	800c138 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c132:	f04f 33ff 	mov.w	r3, #4294967295
 800c136:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c138:	687b      	ldr	r3, [r7, #4]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	370c      	adds	r7, #12
 800c13e:	46bd      	mov	sp, r7
 800c140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c144:	4770      	bx	lr
 800c146:	bf00      	nop
 800c148:	20000fa8 	.word	0x20000fa8

0800c14c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c152:	f3ef 8305 	mrs	r3, IPSR
 800c156:	603b      	str	r3, [r7, #0]
  return(result);
 800c158:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d003      	beq.n	800c166 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c15e:	f06f 0305 	mvn.w	r3, #5
 800c162:	607b      	str	r3, [r7, #4]
 800c164:	e010      	b.n	800c188 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c166:	4b0b      	ldr	r3, [pc, #44]	@ (800c194 <osKernelStart+0x48>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	2b01      	cmp	r3, #1
 800c16c:	d109      	bne.n	800c182 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c16e:	f7ff ffbf 	bl	800c0f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c172:	4b08      	ldr	r3, [pc, #32]	@ (800c194 <osKernelStart+0x48>)
 800c174:	2202      	movs	r2, #2
 800c176:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c178:	f002 f970 	bl	800e45c <vTaskStartScheduler>
      stat = osOK;
 800c17c:	2300      	movs	r3, #0
 800c17e:	607b      	str	r3, [r7, #4]
 800c180:	e002      	b.n	800c188 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c182:	f04f 33ff 	mov.w	r3, #4294967295
 800c186:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c188:	687b      	ldr	r3, [r7, #4]
}
 800c18a:	4618      	mov	r0, r3
 800c18c:	3708      	adds	r7, #8
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}
 800c192:	bf00      	nop
 800c194:	20000fa8 	.word	0x20000fa8

0800c198 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c198:	b580      	push	{r7, lr}
 800c19a:	b08e      	sub	sp, #56	@ 0x38
 800c19c:	af04      	add	r7, sp, #16
 800c19e:	60f8      	str	r0, [r7, #12]
 800c1a0:	60b9      	str	r1, [r7, #8]
 800c1a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c1a8:	f3ef 8305 	mrs	r3, IPSR
 800c1ac:	617b      	str	r3, [r7, #20]
  return(result);
 800c1ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d17f      	bne.n	800c2b4 <osThreadNew+0x11c>
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d07c      	beq.n	800c2b4 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800c1ba:	2380      	movs	r3, #128	@ 0x80
 800c1bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c1be:	2318      	movs	r3, #24
 800c1c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c1c6:	f04f 33ff 	mov.w	r3, #4294967295
 800c1ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d046      	beq.n	800c260 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d002      	beq.n	800c1e0 <osThreadNew+0x48>
        name = attr->name;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	699b      	ldr	r3, [r3, #24]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d002      	beq.n	800c1ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	699b      	ldr	r3, [r3, #24]
 800c1ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c1ee:	69fb      	ldr	r3, [r7, #28]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d008      	beq.n	800c206 <osThreadNew+0x6e>
 800c1f4:	69fb      	ldr	r3, [r7, #28]
 800c1f6:	2b38      	cmp	r3, #56	@ 0x38
 800c1f8:	d805      	bhi.n	800c206 <osThreadNew+0x6e>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	f003 0301 	and.w	r3, r3, #1
 800c202:	2b00      	cmp	r3, #0
 800c204:	d001      	beq.n	800c20a <osThreadNew+0x72>
        return (NULL);
 800c206:	2300      	movs	r3, #0
 800c208:	e055      	b.n	800c2b6 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	695b      	ldr	r3, [r3, #20]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d003      	beq.n	800c21a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	695b      	ldr	r3, [r3, #20]
 800c216:	089b      	lsrs	r3, r3, #2
 800c218:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	689b      	ldr	r3, [r3, #8]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d00f      	beq.n	800c242 <osThreadNew+0xaa>
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	68db      	ldr	r3, [r3, #12]
 800c226:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800c22a:	d30a      	bcc.n	800c242 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c230:	2b00      	cmp	r3, #0
 800c232:	d006      	beq.n	800c242 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	695b      	ldr	r3, [r3, #20]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d002      	beq.n	800c242 <osThreadNew+0xaa>
        mem = 1;
 800c23c:	2301      	movs	r3, #1
 800c23e:	61bb      	str	r3, [r7, #24]
 800c240:	e010      	b.n	800c264 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d10c      	bne.n	800c264 <osThreadNew+0xcc>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d108      	bne.n	800c264 <osThreadNew+0xcc>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	691b      	ldr	r3, [r3, #16]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d104      	bne.n	800c264 <osThreadNew+0xcc>
          mem = 0;
 800c25a:	2300      	movs	r3, #0
 800c25c:	61bb      	str	r3, [r7, #24]
 800c25e:	e001      	b.n	800c264 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800c260:	2300      	movs	r3, #0
 800c262:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c264:	69bb      	ldr	r3, [r7, #24]
 800c266:	2b01      	cmp	r3, #1
 800c268:	d110      	bne.n	800c28c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c26e:	687a      	ldr	r2, [r7, #4]
 800c270:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c272:	9202      	str	r2, [sp, #8]
 800c274:	9301      	str	r3, [sp, #4]
 800c276:	69fb      	ldr	r3, [r7, #28]
 800c278:	9300      	str	r3, [sp, #0]
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	6a3a      	ldr	r2, [r7, #32]
 800c27e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c280:	68f8      	ldr	r0, [r7, #12]
 800c282:	f001 fecd 	bl	800e020 <xTaskCreateStatic>
 800c286:	4603      	mov	r3, r0
 800c288:	613b      	str	r3, [r7, #16]
 800c28a:	e013      	b.n	800c2b4 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800c28c:	69bb      	ldr	r3, [r7, #24]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d110      	bne.n	800c2b4 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c292:	6a3b      	ldr	r3, [r7, #32]
 800c294:	b29a      	uxth	r2, r3
 800c296:	f107 0310 	add.w	r3, r7, #16
 800c29a:	9301      	str	r3, [sp, #4]
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c2a4:	68f8      	ldr	r0, [r7, #12]
 800c2a6:	f001 ff1d 	bl	800e0e4 <xTaskCreate>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d001      	beq.n	800c2b4 <osThreadNew+0x11c>
            hTask = NULL;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c2b4:	693b      	ldr	r3, [r7, #16]
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	3728      	adds	r7, #40	@ 0x28
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}

0800c2be <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c2be:	b580      	push	{r7, lr}
 800c2c0:	b084      	sub	sp, #16
 800c2c2:	af00      	add	r7, sp, #0
 800c2c4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c2c6:	f3ef 8305 	mrs	r3, IPSR
 800c2ca:	60bb      	str	r3, [r7, #8]
  return(result);
 800c2cc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d003      	beq.n	800c2da <osDelay+0x1c>
    stat = osErrorISR;
 800c2d2:	f06f 0305 	mvn.w	r3, #5
 800c2d6:	60fb      	str	r3, [r7, #12]
 800c2d8:	e007      	b.n	800c2ea <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d002      	beq.n	800c2ea <osDelay+0x2c>
      vTaskDelay(ticks);
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f002 f883 	bl	800e3f0 <vTaskDelay>
    }
  }

  return (stat);
 800c2ea:	68fb      	ldr	r3, [r7, #12]
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3710      	adds	r7, #16
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b088      	sub	sp, #32
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c300:	f3ef 8305 	mrs	r3, IPSR
 800c304:	60bb      	str	r3, [r7, #8]
  return(result);
 800c306:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d174      	bne.n	800c3f6 <osMutexNew+0x102>
    if (attr != NULL) {
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d003      	beq.n	800c31a <osMutexNew+0x26>
      type = attr->attr_bits;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	685b      	ldr	r3, [r3, #4]
 800c316:	61bb      	str	r3, [r7, #24]
 800c318:	e001      	b.n	800c31e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c31a:	2300      	movs	r3, #0
 800c31c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	f003 0301 	and.w	r3, r3, #1
 800c324:	2b00      	cmp	r3, #0
 800c326:	d002      	beq.n	800c32e <osMutexNew+0x3a>
      rmtx = 1U;
 800c328:	2301      	movs	r3, #1
 800c32a:	617b      	str	r3, [r7, #20]
 800c32c:	e001      	b.n	800c332 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c32e:	2300      	movs	r3, #0
 800c330:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c332:	69bb      	ldr	r3, [r7, #24]
 800c334:	f003 0308 	and.w	r3, r3, #8
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d15c      	bne.n	800c3f6 <osMutexNew+0x102>
      mem = -1;
 800c33c:	f04f 33ff 	mov.w	r3, #4294967295
 800c340:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d015      	beq.n	800c374 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	689b      	ldr	r3, [r3, #8]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d006      	beq.n	800c35e <osMutexNew+0x6a>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	68db      	ldr	r3, [r3, #12]
 800c354:	2b4f      	cmp	r3, #79	@ 0x4f
 800c356:	d902      	bls.n	800c35e <osMutexNew+0x6a>
          mem = 1;
 800c358:	2301      	movs	r3, #1
 800c35a:	613b      	str	r3, [r7, #16]
 800c35c:	e00c      	b.n	800c378 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d108      	bne.n	800c378 <osMutexNew+0x84>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	68db      	ldr	r3, [r3, #12]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d104      	bne.n	800c378 <osMutexNew+0x84>
            mem = 0;
 800c36e:	2300      	movs	r3, #0
 800c370:	613b      	str	r3, [r7, #16]
 800c372:	e001      	b.n	800c378 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c374:	2300      	movs	r3, #0
 800c376:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	2b01      	cmp	r3, #1
 800c37c:	d112      	bne.n	800c3a4 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d007      	beq.n	800c394 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	4619      	mov	r1, r3
 800c38a:	2004      	movs	r0, #4
 800c38c:	f000 ffed 	bl	800d36a <xQueueCreateMutexStatic>
 800c390:	61f8      	str	r0, [r7, #28]
 800c392:	e016      	b.n	800c3c2 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	4619      	mov	r1, r3
 800c39a:	2001      	movs	r0, #1
 800c39c:	f000 ffe5 	bl	800d36a <xQueueCreateMutexStatic>
 800c3a0:	61f8      	str	r0, [r7, #28]
 800c3a2:	e00e      	b.n	800c3c2 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d10b      	bne.n	800c3c2 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d004      	beq.n	800c3ba <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c3b0:	2004      	movs	r0, #4
 800c3b2:	f000 ffc2 	bl	800d33a <xQueueCreateMutex>
 800c3b6:	61f8      	str	r0, [r7, #28]
 800c3b8:	e003      	b.n	800c3c2 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c3ba:	2001      	movs	r0, #1
 800c3bc:	f000 ffbd 	bl	800d33a <xQueueCreateMutex>
 800c3c0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c3c2:	69fb      	ldr	r3, [r7, #28]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d00c      	beq.n	800c3e2 <osMutexNew+0xee>
        if (attr != NULL) {
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d003      	beq.n	800c3d6 <osMutexNew+0xe2>
          name = attr->name;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	60fb      	str	r3, [r7, #12]
 800c3d4:	e001      	b.n	800c3da <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c3da:	68f9      	ldr	r1, [r7, #12]
 800c3dc:	69f8      	ldr	r0, [r7, #28]
 800c3de:	f001 fd97 	bl	800df10 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c3e2:	69fb      	ldr	r3, [r7, #28]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d006      	beq.n	800c3f6 <osMutexNew+0x102>
 800c3e8:	697b      	ldr	r3, [r7, #20]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d003      	beq.n	800c3f6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c3ee:	69fb      	ldr	r3, [r7, #28]
 800c3f0:	f043 0301 	orr.w	r3, r3, #1
 800c3f4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c3f6:	69fb      	ldr	r3, [r7, #28]
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3720      	adds	r7, #32
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c400:	b580      	push	{r7, lr}
 800c402:	b086      	sub	sp, #24
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
 800c408:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f023 0301 	bic.w	r3, r3, #1
 800c410:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f003 0301 	and.w	r3, r3, #1
 800c418:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c41a:	2300      	movs	r3, #0
 800c41c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c41e:	f3ef 8305 	mrs	r3, IPSR
 800c422:	60bb      	str	r3, [r7, #8]
  return(result);
 800c424:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c426:	2b00      	cmp	r3, #0
 800c428:	d003      	beq.n	800c432 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800c42a:	f06f 0305 	mvn.w	r3, #5
 800c42e:	617b      	str	r3, [r7, #20]
 800c430:	e02c      	b.n	800c48c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d103      	bne.n	800c440 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800c438:	f06f 0303 	mvn.w	r3, #3
 800c43c:	617b      	str	r3, [r7, #20]
 800c43e:	e025      	b.n	800c48c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d011      	beq.n	800c46a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c446:	6839      	ldr	r1, [r7, #0]
 800c448:	6938      	ldr	r0, [r7, #16]
 800c44a:	f000 ffde 	bl	800d40a <xQueueTakeMutexRecursive>
 800c44e:	4603      	mov	r3, r0
 800c450:	2b01      	cmp	r3, #1
 800c452:	d01b      	beq.n	800c48c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d003      	beq.n	800c462 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800c45a:	f06f 0301 	mvn.w	r3, #1
 800c45e:	617b      	str	r3, [r7, #20]
 800c460:	e014      	b.n	800c48c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c462:	f06f 0302 	mvn.w	r3, #2
 800c466:	617b      	str	r3, [r7, #20]
 800c468:	e010      	b.n	800c48c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c46a:	6839      	ldr	r1, [r7, #0]
 800c46c:	6938      	ldr	r0, [r7, #16]
 800c46e:	f001 faf3 	bl	800da58 <xQueueSemaphoreTake>
 800c472:	4603      	mov	r3, r0
 800c474:	2b01      	cmp	r3, #1
 800c476:	d009      	beq.n	800c48c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d003      	beq.n	800c486 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800c47e:	f06f 0301 	mvn.w	r3, #1
 800c482:	617b      	str	r3, [r7, #20]
 800c484:	e002      	b.n	800c48c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c486:	f06f 0302 	mvn.w	r3, #2
 800c48a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800c48c:	697b      	ldr	r3, [r7, #20]
}
 800c48e:	4618      	mov	r0, r3
 800c490:	3718      	adds	r7, #24
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}

0800c496 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c496:	b580      	push	{r7, lr}
 800c498:	b086      	sub	sp, #24
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f023 0301 	bic.w	r3, r3, #1
 800c4a4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f003 0301 	and.w	r3, r3, #1
 800c4ac:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4b2:	f3ef 8305 	mrs	r3, IPSR
 800c4b6:	60bb      	str	r3, [r7, #8]
  return(result);
 800c4b8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d003      	beq.n	800c4c6 <osMutexRelease+0x30>
    stat = osErrorISR;
 800c4be:	f06f 0305 	mvn.w	r3, #5
 800c4c2:	617b      	str	r3, [r7, #20]
 800c4c4:	e01f      	b.n	800c506 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d103      	bne.n	800c4d4 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c4cc:	f06f 0303 	mvn.w	r3, #3
 800c4d0:	617b      	str	r3, [r7, #20]
 800c4d2:	e018      	b.n	800c506 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d009      	beq.n	800c4ee <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c4da:	6938      	ldr	r0, [r7, #16]
 800c4dc:	f000 ff60 	bl	800d3a0 <xQueueGiveMutexRecursive>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	2b01      	cmp	r3, #1
 800c4e4:	d00f      	beq.n	800c506 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c4e6:	f06f 0302 	mvn.w	r3, #2
 800c4ea:	617b      	str	r3, [r7, #20]
 800c4ec:	e00b      	b.n	800c506 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	2100      	movs	r1, #0
 800c4f4:	6938      	ldr	r0, [r7, #16]
 800c4f6:	f001 f82d 	bl	800d554 <xQueueGenericSend>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	2b01      	cmp	r3, #1
 800c4fe:	d002      	beq.n	800c506 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c500:	f06f 0302 	mvn.w	r3, #2
 800c504:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c506:	697b      	ldr	r3, [r7, #20]
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3718      	adds	r7, #24
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c510:	b580      	push	{r7, lr}
 800c512:	b08a      	sub	sp, #40	@ 0x28
 800c514:	af02      	add	r7, sp, #8
 800c516:	60f8      	str	r0, [r7, #12]
 800c518:	60b9      	str	r1, [r7, #8]
 800c51a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c51c:	2300      	movs	r3, #0
 800c51e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c520:	f3ef 8305 	mrs	r3, IPSR
 800c524:	613b      	str	r3, [r7, #16]
  return(result);
 800c526:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d175      	bne.n	800c618 <osSemaphoreNew+0x108>
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d072      	beq.n	800c618 <osSemaphoreNew+0x108>
 800c532:	68ba      	ldr	r2, [r7, #8]
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	429a      	cmp	r2, r3
 800c538:	d86e      	bhi.n	800c618 <osSemaphoreNew+0x108>
    mem = -1;
 800c53a:	f04f 33ff 	mov.w	r3, #4294967295
 800c53e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d015      	beq.n	800c572 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	689b      	ldr	r3, [r3, #8]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d006      	beq.n	800c55c <osSemaphoreNew+0x4c>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	68db      	ldr	r3, [r3, #12]
 800c552:	2b4f      	cmp	r3, #79	@ 0x4f
 800c554:	d902      	bls.n	800c55c <osSemaphoreNew+0x4c>
        mem = 1;
 800c556:	2301      	movs	r3, #1
 800c558:	61bb      	str	r3, [r7, #24]
 800c55a:	e00c      	b.n	800c576 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	689b      	ldr	r3, [r3, #8]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d108      	bne.n	800c576 <osSemaphoreNew+0x66>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	68db      	ldr	r3, [r3, #12]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d104      	bne.n	800c576 <osSemaphoreNew+0x66>
          mem = 0;
 800c56c:	2300      	movs	r3, #0
 800c56e:	61bb      	str	r3, [r7, #24]
 800c570:	e001      	b.n	800c576 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c572:	2300      	movs	r3, #0
 800c574:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c576:	69bb      	ldr	r3, [r7, #24]
 800c578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57c:	d04c      	beq.n	800c618 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	2b01      	cmp	r3, #1
 800c582:	d128      	bne.n	800c5d6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	2b01      	cmp	r3, #1
 800c588:	d10a      	bne.n	800c5a0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	689b      	ldr	r3, [r3, #8]
 800c58e:	2203      	movs	r2, #3
 800c590:	9200      	str	r2, [sp, #0]
 800c592:	2200      	movs	r2, #0
 800c594:	2100      	movs	r1, #0
 800c596:	2001      	movs	r0, #1
 800c598:	f000 fdda 	bl	800d150 <xQueueGenericCreateStatic>
 800c59c:	61f8      	str	r0, [r7, #28]
 800c59e:	e005      	b.n	800c5ac <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c5a0:	2203      	movs	r2, #3
 800c5a2:	2100      	movs	r1, #0
 800c5a4:	2001      	movs	r0, #1
 800c5a6:	f000 fe50 	bl	800d24a <xQueueGenericCreate>
 800c5aa:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c5ac:	69fb      	ldr	r3, [r7, #28]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d022      	beq.n	800c5f8 <osSemaphoreNew+0xe8>
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d01f      	beq.n	800c5f8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	2100      	movs	r1, #0
 800c5be:	69f8      	ldr	r0, [r7, #28]
 800c5c0:	f000 ffc8 	bl	800d554 <xQueueGenericSend>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	2b01      	cmp	r3, #1
 800c5c8:	d016      	beq.n	800c5f8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c5ca:	69f8      	ldr	r0, [r7, #28]
 800c5cc:	f001 fb54 	bl	800dc78 <vQueueDelete>
            hSemaphore = NULL;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	61fb      	str	r3, [r7, #28]
 800c5d4:	e010      	b.n	800c5f8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c5d6:	69bb      	ldr	r3, [r7, #24]
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	d108      	bne.n	800c5ee <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	689b      	ldr	r3, [r3, #8]
 800c5e0:	461a      	mov	r2, r3
 800c5e2:	68b9      	ldr	r1, [r7, #8]
 800c5e4:	68f8      	ldr	r0, [r7, #12]
 800c5e6:	f000 ff47 	bl	800d478 <xQueueCreateCountingSemaphoreStatic>
 800c5ea:	61f8      	str	r0, [r7, #28]
 800c5ec:	e004      	b.n	800c5f8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c5ee:	68b9      	ldr	r1, [r7, #8]
 800c5f0:	68f8      	ldr	r0, [r7, #12]
 800c5f2:	f000 ff7a 	bl	800d4ea <xQueueCreateCountingSemaphore>
 800c5f6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d00c      	beq.n	800c618 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d003      	beq.n	800c60c <osSemaphoreNew+0xfc>
          name = attr->name;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	617b      	str	r3, [r7, #20]
 800c60a:	e001      	b.n	800c610 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c60c:	2300      	movs	r3, #0
 800c60e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c610:	6979      	ldr	r1, [r7, #20]
 800c612:	69f8      	ldr	r0, [r7, #28]
 800c614:	f001 fc7c 	bl	800df10 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c618:	69fb      	ldr	r3, [r7, #28]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3720      	adds	r7, #32
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
	...

0800c624 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c624:	b480      	push	{r7}
 800c626:	b085      	sub	sp, #20
 800c628:	af00      	add	r7, sp, #0
 800c62a:	60f8      	str	r0, [r7, #12]
 800c62c:	60b9      	str	r1, [r7, #8]
 800c62e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	4a07      	ldr	r2, [pc, #28]	@ (800c650 <vApplicationGetIdleTaskMemory+0x2c>)
 800c634:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	4a06      	ldr	r2, [pc, #24]	@ (800c654 <vApplicationGetIdleTaskMemory+0x30>)
 800c63a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2280      	movs	r2, #128	@ 0x80
 800c640:	601a      	str	r2, [r3, #0]
}
 800c642:	bf00      	nop
 800c644:	3714      	adds	r7, #20
 800c646:	46bd      	mov	sp, r7
 800c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	20000fb0 	.word	0x20000fb0
 800c654:	20001130 	.word	0x20001130

0800c658 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c658:	b480      	push	{r7}
 800c65a:	b085      	sub	sp, #20
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	4a07      	ldr	r2, [pc, #28]	@ (800c684 <vApplicationGetTimerTaskMemory+0x2c>)
 800c668:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	4a06      	ldr	r2, [pc, #24]	@ (800c688 <vApplicationGetTimerTaskMemory+0x30>)
 800c66e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c676:	601a      	str	r2, [r3, #0]
}
 800c678:	bf00      	nop
 800c67a:	3714      	adds	r7, #20
 800c67c:	46bd      	mov	sp, r7
 800c67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c682:	4770      	bx	lr
 800c684:	20001330 	.word	0x20001330
 800c688:	200014b0 	.word	0x200014b0

0800c68c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b08a      	sub	sp, #40	@ 0x28
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c694:	2300      	movs	r3, #0
 800c696:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c698:	f001 ff50 	bl	800e53c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c69c:	4b5c      	ldr	r3, [pc, #368]	@ (800c810 <pvPortMalloc+0x184>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d101      	bne.n	800c6a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c6a4:	f000 f924 	bl	800c8f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c6a8:	4b5a      	ldr	r3, [pc, #360]	@ (800c814 <pvPortMalloc+0x188>)
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4013      	ands	r3, r2
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f040 8095 	bne.w	800c7e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d01e      	beq.n	800c6fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c6bc:	2208      	movs	r2, #8
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	4413      	add	r3, r2
 800c6c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f003 0307 	and.w	r3, r3, #7
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d015      	beq.n	800c6fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f023 0307 	bic.w	r3, r3, #7
 800c6d4:	3308      	adds	r3, #8
 800c6d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f003 0307 	and.w	r3, r3, #7
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d00b      	beq.n	800c6fa <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c6e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6e6:	f383 8811 	msr	BASEPRI, r3
 800c6ea:	f3bf 8f6f 	isb	sy
 800c6ee:	f3bf 8f4f 	dsb	sy
 800c6f2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c6f4:	bf00      	nop
 800c6f6:	bf00      	nop
 800c6f8:	e7fd      	b.n	800c6f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d06f      	beq.n	800c7e0 <pvPortMalloc+0x154>
 800c700:	4b45      	ldr	r3, [pc, #276]	@ (800c818 <pvPortMalloc+0x18c>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	687a      	ldr	r2, [r7, #4]
 800c706:	429a      	cmp	r2, r3
 800c708:	d86a      	bhi.n	800c7e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c70a:	4b44      	ldr	r3, [pc, #272]	@ (800c81c <pvPortMalloc+0x190>)
 800c70c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c70e:	4b43      	ldr	r3, [pc, #268]	@ (800c81c <pvPortMalloc+0x190>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c714:	e004      	b.n	800c720 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c718:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	685b      	ldr	r3, [r3, #4]
 800c724:	687a      	ldr	r2, [r7, #4]
 800c726:	429a      	cmp	r2, r3
 800c728:	d903      	bls.n	800c732 <pvPortMalloc+0xa6>
 800c72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d1f1      	bne.n	800c716 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c732:	4b37      	ldr	r3, [pc, #220]	@ (800c810 <pvPortMalloc+0x184>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c738:	429a      	cmp	r2, r3
 800c73a:	d051      	beq.n	800c7e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c73c:	6a3b      	ldr	r3, [r7, #32]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	2208      	movs	r2, #8
 800c742:	4413      	add	r3, r2
 800c744:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c748:	681a      	ldr	r2, [r3, #0]
 800c74a:	6a3b      	ldr	r3, [r7, #32]
 800c74c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c750:	685a      	ldr	r2, [r3, #4]
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	1ad2      	subs	r2, r2, r3
 800c756:	2308      	movs	r3, #8
 800c758:	005b      	lsls	r3, r3, #1
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d920      	bls.n	800c7a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c75e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	4413      	add	r3, r2
 800c764:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c766:	69bb      	ldr	r3, [r7, #24]
 800c768:	f003 0307 	and.w	r3, r3, #7
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d00b      	beq.n	800c788 <pvPortMalloc+0xfc>
	__asm volatile
 800c770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c774:	f383 8811 	msr	BASEPRI, r3
 800c778:	f3bf 8f6f 	isb	sy
 800c77c:	f3bf 8f4f 	dsb	sy
 800c780:	613b      	str	r3, [r7, #16]
}
 800c782:	bf00      	nop
 800c784:	bf00      	nop
 800c786:	e7fd      	b.n	800c784 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78a:	685a      	ldr	r2, [r3, #4]
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	1ad2      	subs	r2, r2, r3
 800c790:	69bb      	ldr	r3, [r7, #24]
 800c792:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c79a:	69b8      	ldr	r0, [r7, #24]
 800c79c:	f000 f90a 	bl	800c9b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c7a0:	4b1d      	ldr	r3, [pc, #116]	@ (800c818 <pvPortMalloc+0x18c>)
 800c7a2:	681a      	ldr	r2, [r3, #0]
 800c7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	1ad3      	subs	r3, r2, r3
 800c7aa:	4a1b      	ldr	r2, [pc, #108]	@ (800c818 <pvPortMalloc+0x18c>)
 800c7ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c7ae:	4b1a      	ldr	r3, [pc, #104]	@ (800c818 <pvPortMalloc+0x18c>)
 800c7b0:	681a      	ldr	r2, [r3, #0]
 800c7b2:	4b1b      	ldr	r3, [pc, #108]	@ (800c820 <pvPortMalloc+0x194>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d203      	bcs.n	800c7c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c7ba:	4b17      	ldr	r3, [pc, #92]	@ (800c818 <pvPortMalloc+0x18c>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	4a18      	ldr	r2, [pc, #96]	@ (800c820 <pvPortMalloc+0x194>)
 800c7c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c4:	685a      	ldr	r2, [r3, #4]
 800c7c6:	4b13      	ldr	r3, [pc, #76]	@ (800c814 <pvPortMalloc+0x188>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	431a      	orrs	r2, r3
 800c7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c7d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c7d6:	4b13      	ldr	r3, [pc, #76]	@ (800c824 <pvPortMalloc+0x198>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	3301      	adds	r3, #1
 800c7dc:	4a11      	ldr	r2, [pc, #68]	@ (800c824 <pvPortMalloc+0x198>)
 800c7de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c7e0:	f001 feba 	bl	800e558 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	f003 0307 	and.w	r3, r3, #7
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00b      	beq.n	800c806 <pvPortMalloc+0x17a>
	__asm volatile
 800c7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f2:	f383 8811 	msr	BASEPRI, r3
 800c7f6:	f3bf 8f6f 	isb	sy
 800c7fa:	f3bf 8f4f 	dsb	sy
 800c7fe:	60fb      	str	r3, [r7, #12]
}
 800c800:	bf00      	nop
 800c802:	bf00      	nop
 800c804:	e7fd      	b.n	800c802 <pvPortMalloc+0x176>
	return pvReturn;
 800c806:	69fb      	ldr	r3, [r7, #28]
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3728      	adds	r7, #40	@ 0x28
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}
 800c810:	20002a4c 	.word	0x20002a4c
 800c814:	20002a60 	.word	0x20002a60
 800c818:	20002a50 	.word	0x20002a50
 800c81c:	20002a44 	.word	0x20002a44
 800c820:	20002a54 	.word	0x20002a54
 800c824:	20002a58 	.word	0x20002a58

0800c828 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b086      	sub	sp, #24
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d04f      	beq.n	800c8da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c83a:	2308      	movs	r3, #8
 800c83c:	425b      	negs	r3, r3
 800c83e:	697a      	ldr	r2, [r7, #20]
 800c840:	4413      	add	r3, r2
 800c842:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	685a      	ldr	r2, [r3, #4]
 800c84c:	4b25      	ldr	r3, [pc, #148]	@ (800c8e4 <vPortFree+0xbc>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4013      	ands	r3, r2
 800c852:	2b00      	cmp	r3, #0
 800c854:	d10b      	bne.n	800c86e <vPortFree+0x46>
	__asm volatile
 800c856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c85a:	f383 8811 	msr	BASEPRI, r3
 800c85e:	f3bf 8f6f 	isb	sy
 800c862:	f3bf 8f4f 	dsb	sy
 800c866:	60fb      	str	r3, [r7, #12]
}
 800c868:	bf00      	nop
 800c86a:	bf00      	nop
 800c86c:	e7fd      	b.n	800c86a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d00b      	beq.n	800c88e <vPortFree+0x66>
	__asm volatile
 800c876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c87a:	f383 8811 	msr	BASEPRI, r3
 800c87e:	f3bf 8f6f 	isb	sy
 800c882:	f3bf 8f4f 	dsb	sy
 800c886:	60bb      	str	r3, [r7, #8]
}
 800c888:	bf00      	nop
 800c88a:	bf00      	nop
 800c88c:	e7fd      	b.n	800c88a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	685a      	ldr	r2, [r3, #4]
 800c892:	4b14      	ldr	r3, [pc, #80]	@ (800c8e4 <vPortFree+0xbc>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	4013      	ands	r3, r2
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d01e      	beq.n	800c8da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d11a      	bne.n	800c8da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	685a      	ldr	r2, [r3, #4]
 800c8a8:	4b0e      	ldr	r3, [pc, #56]	@ (800c8e4 <vPortFree+0xbc>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	43db      	mvns	r3, r3
 800c8ae:	401a      	ands	r2, r3
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c8b4:	f001 fe42 	bl	800e53c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c8b8:	693b      	ldr	r3, [r7, #16]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c8e8 <vPortFree+0xc0>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	4a09      	ldr	r2, [pc, #36]	@ (800c8e8 <vPortFree+0xc0>)
 800c8c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c8c6:	6938      	ldr	r0, [r7, #16]
 800c8c8:	f000 f874 	bl	800c9b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c8cc:	4b07      	ldr	r3, [pc, #28]	@ (800c8ec <vPortFree+0xc4>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	4a06      	ldr	r2, [pc, #24]	@ (800c8ec <vPortFree+0xc4>)
 800c8d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c8d6:	f001 fe3f 	bl	800e558 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c8da:	bf00      	nop
 800c8dc:	3718      	adds	r7, #24
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}
 800c8e2:	bf00      	nop
 800c8e4:	20002a60 	.word	0x20002a60
 800c8e8:	20002a50 	.word	0x20002a50
 800c8ec:	20002a5c 	.word	0x20002a5c

0800c8f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b085      	sub	sp, #20
 800c8f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c8f6:	f241 1394 	movw	r3, #4500	@ 0x1194
 800c8fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c8fc:	4b27      	ldr	r3, [pc, #156]	@ (800c99c <prvHeapInit+0xac>)
 800c8fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	f003 0307 	and.w	r3, r3, #7
 800c906:	2b00      	cmp	r3, #0
 800c908:	d00c      	beq.n	800c924 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	3307      	adds	r3, #7
 800c90e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	f023 0307 	bic.w	r3, r3, #7
 800c916:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c918:	68ba      	ldr	r2, [r7, #8]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	1ad3      	subs	r3, r2, r3
 800c91e:	4a1f      	ldr	r2, [pc, #124]	@ (800c99c <prvHeapInit+0xac>)
 800c920:	4413      	add	r3, r2
 800c922:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c928:	4a1d      	ldr	r2, [pc, #116]	@ (800c9a0 <prvHeapInit+0xb0>)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c92e:	4b1c      	ldr	r3, [pc, #112]	@ (800c9a0 <prvHeapInit+0xb0>)
 800c930:	2200      	movs	r2, #0
 800c932:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	68ba      	ldr	r2, [r7, #8]
 800c938:	4413      	add	r3, r2
 800c93a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c93c:	2208      	movs	r2, #8
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	1a9b      	subs	r3, r3, r2
 800c942:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f023 0307 	bic.w	r3, r3, #7
 800c94a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	4a15      	ldr	r2, [pc, #84]	@ (800c9a4 <prvHeapInit+0xb4>)
 800c950:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c952:	4b14      	ldr	r3, [pc, #80]	@ (800c9a4 <prvHeapInit+0xb4>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	2200      	movs	r2, #0
 800c958:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c95a:	4b12      	ldr	r3, [pc, #72]	@ (800c9a4 <prvHeapInit+0xb4>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2200      	movs	r2, #0
 800c960:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	68fa      	ldr	r2, [r7, #12]
 800c96a:	1ad2      	subs	r2, r2, r3
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c970:	4b0c      	ldr	r3, [pc, #48]	@ (800c9a4 <prvHeapInit+0xb4>)
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	683b      	ldr	r3, [r7, #0]
 800c976:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	4a0a      	ldr	r2, [pc, #40]	@ (800c9a8 <prvHeapInit+0xb8>)
 800c97e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	685b      	ldr	r3, [r3, #4]
 800c984:	4a09      	ldr	r2, [pc, #36]	@ (800c9ac <prvHeapInit+0xbc>)
 800c986:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c988:	4b09      	ldr	r3, [pc, #36]	@ (800c9b0 <prvHeapInit+0xc0>)
 800c98a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c98e:	601a      	str	r2, [r3, #0]
}
 800c990:	bf00      	nop
 800c992:	3714      	adds	r7, #20
 800c994:	46bd      	mov	sp, r7
 800c996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99a:	4770      	bx	lr
 800c99c:	200018b0 	.word	0x200018b0
 800c9a0:	20002a44 	.word	0x20002a44
 800c9a4:	20002a4c 	.word	0x20002a4c
 800c9a8:	20002a54 	.word	0x20002a54
 800c9ac:	20002a50 	.word	0x20002a50
 800c9b0:	20002a60 	.word	0x20002a60

0800c9b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c9b4:	b480      	push	{r7}
 800c9b6:	b085      	sub	sp, #20
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c9bc:	4b28      	ldr	r3, [pc, #160]	@ (800ca60 <prvInsertBlockIntoFreeList+0xac>)
 800c9be:	60fb      	str	r3, [r7, #12]
 800c9c0:	e002      	b.n	800c9c8 <prvInsertBlockIntoFreeList+0x14>
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	60fb      	str	r3, [r7, #12]
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	429a      	cmp	r2, r3
 800c9d0:	d8f7      	bhi.n	800c9c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	68ba      	ldr	r2, [r7, #8]
 800c9dc:	4413      	add	r3, r2
 800c9de:	687a      	ldr	r2, [r7, #4]
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d108      	bne.n	800c9f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	685a      	ldr	r2, [r3, #4]
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	441a      	add	r2, r3
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	685b      	ldr	r3, [r3, #4]
 800c9fe:	68ba      	ldr	r2, [r7, #8]
 800ca00:	441a      	add	r2, r3
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d118      	bne.n	800ca3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	681a      	ldr	r2, [r3, #0]
 800ca0e:	4b15      	ldr	r3, [pc, #84]	@ (800ca64 <prvInsertBlockIntoFreeList+0xb0>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d00d      	beq.n	800ca32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	685a      	ldr	r2, [r3, #4]
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	441a      	add	r2, r3
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	681a      	ldr	r2, [r3, #0]
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	601a      	str	r2, [r3, #0]
 800ca30:	e008      	b.n	800ca44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ca32:	4b0c      	ldr	r3, [pc, #48]	@ (800ca64 <prvInsertBlockIntoFreeList+0xb0>)
 800ca34:	681a      	ldr	r2, [r3, #0]
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	601a      	str	r2, [r3, #0]
 800ca3a:	e003      	b.n	800ca44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681a      	ldr	r2, [r3, #0]
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ca44:	68fa      	ldr	r2, [r7, #12]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	d002      	beq.n	800ca52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	687a      	ldr	r2, [r7, #4]
 800ca50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca52:	bf00      	nop
 800ca54:	3714      	adds	r7, #20
 800ca56:	46bd      	mov	sp, r7
 800ca58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5c:	4770      	bx	lr
 800ca5e:	bf00      	nop
 800ca60:	20002a44 	.word	0x20002a44
 800ca64:	20002a4c 	.word	0x20002a4c

0800ca68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ca68:	b480      	push	{r7}
 800ca6a:	b083      	sub	sp, #12
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f103 0208 	add.w	r2, r3, #8
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ca80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	f103 0208 	add.w	r2, r3, #8
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f103 0208 	add.w	r2, r3, #8
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ca9c:	bf00      	nop
 800ca9e:	370c      	adds	r7, #12
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr

0800caa8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800caa8:	b480      	push	{r7}
 800caaa:	b083      	sub	sp, #12
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2200      	movs	r2, #0
 800cab4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cab6:	bf00      	nop
 800cab8:	370c      	adds	r7, #12
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr

0800cac2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cac2:	b480      	push	{r7}
 800cac4:	b085      	sub	sp, #20
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	6078      	str	r0, [r7, #4]
 800caca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	685b      	ldr	r3, [r3, #4]
 800cad0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	689a      	ldr	r2, [r3, #8]
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	689b      	ldr	r3, [r3, #8]
 800cae4:	683a      	ldr	r2, [r7, #0]
 800cae6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	683a      	ldr	r2, [r7, #0]
 800caec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	687a      	ldr	r2, [r7, #4]
 800caf2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	1c5a      	adds	r2, r3, #1
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	601a      	str	r2, [r3, #0]
}
 800cafe:	bf00      	nop
 800cb00:	3714      	adds	r7, #20
 800cb02:	46bd      	mov	sp, r7
 800cb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb08:	4770      	bx	lr

0800cb0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cb0a:	b480      	push	{r7}
 800cb0c:	b085      	sub	sp, #20
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	6078      	str	r0, [r7, #4]
 800cb12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb20:	d103      	bne.n	800cb2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	691b      	ldr	r3, [r3, #16]
 800cb26:	60fb      	str	r3, [r7, #12]
 800cb28:	e00c      	b.n	800cb44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	3308      	adds	r3, #8
 800cb2e:	60fb      	str	r3, [r7, #12]
 800cb30:	e002      	b.n	800cb38 <vListInsert+0x2e>
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	685b      	ldr	r3, [r3, #4]
 800cb36:	60fb      	str	r3, [r7, #12]
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	685b      	ldr	r3, [r3, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	68ba      	ldr	r2, [r7, #8]
 800cb40:	429a      	cmp	r2, r3
 800cb42:	d2f6      	bcs.n	800cb32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	685a      	ldr	r2, [r3, #4]
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	683a      	ldr	r2, [r7, #0]
 800cb52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	68fa      	ldr	r2, [r7, #12]
 800cb58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	683a      	ldr	r2, [r7, #0]
 800cb5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	687a      	ldr	r2, [r7, #4]
 800cb64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	1c5a      	adds	r2, r3, #1
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	601a      	str	r2, [r3, #0]
}
 800cb70:	bf00      	nop
 800cb72:	3714      	adds	r7, #20
 800cb74:	46bd      	mov	sp, r7
 800cb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7a:	4770      	bx	lr

0800cb7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	b085      	sub	sp, #20
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	691b      	ldr	r3, [r3, #16]
 800cb88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	6892      	ldr	r2, [r2, #8]
 800cb92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	689b      	ldr	r3, [r3, #8]
 800cb98:	687a      	ldr	r2, [r7, #4]
 800cb9a:	6852      	ldr	r2, [r2, #4]
 800cb9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	685b      	ldr	r3, [r3, #4]
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d103      	bne.n	800cbb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	689a      	ldr	r2, [r3, #8]
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	1e5a      	subs	r2, r3, #1
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	3714      	adds	r7, #20
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbce:	4770      	bx	lr

0800cbd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cbd0:	b480      	push	{r7}
 800cbd2:	b085      	sub	sp, #20
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	60f8      	str	r0, [r7, #12]
 800cbd8:	60b9      	str	r1, [r7, #8]
 800cbda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	3b04      	subs	r3, #4
 800cbe0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cbe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	3b04      	subs	r3, #4
 800cbee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	f023 0201 	bic.w	r2, r3, #1
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	3b04      	subs	r3, #4
 800cbfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cc00:	4a0c      	ldr	r2, [pc, #48]	@ (800cc34 <pxPortInitialiseStack+0x64>)
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	3b14      	subs	r3, #20
 800cc0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cc0c:	687a      	ldr	r2, [r7, #4]
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	3b04      	subs	r3, #4
 800cc16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	f06f 0202 	mvn.w	r2, #2
 800cc1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	3b20      	subs	r3, #32
 800cc24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc26:	68fb      	ldr	r3, [r7, #12]
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3714      	adds	r7, #20
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc32:	4770      	bx	lr
 800cc34:	0800cc39 	.word	0x0800cc39

0800cc38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b085      	sub	sp, #20
 800cc3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc3e:	2300      	movs	r3, #0
 800cc40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc42:	4b13      	ldr	r3, [pc, #76]	@ (800cc90 <prvTaskExitError+0x58>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc4a:	d00b      	beq.n	800cc64 <prvTaskExitError+0x2c>
	__asm volatile
 800cc4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc50:	f383 8811 	msr	BASEPRI, r3
 800cc54:	f3bf 8f6f 	isb	sy
 800cc58:	f3bf 8f4f 	dsb	sy
 800cc5c:	60fb      	str	r3, [r7, #12]
}
 800cc5e:	bf00      	nop
 800cc60:	bf00      	nop
 800cc62:	e7fd      	b.n	800cc60 <prvTaskExitError+0x28>
	__asm volatile
 800cc64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc68:	f383 8811 	msr	BASEPRI, r3
 800cc6c:	f3bf 8f6f 	isb	sy
 800cc70:	f3bf 8f4f 	dsb	sy
 800cc74:	60bb      	str	r3, [r7, #8]
}
 800cc76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc78:	bf00      	nop
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d0fc      	beq.n	800cc7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc80:	bf00      	nop
 800cc82:	bf00      	nop
 800cc84:	3714      	adds	r7, #20
 800cc86:	46bd      	mov	sp, r7
 800cc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8c:	4770      	bx	lr
 800cc8e:	bf00      	nop
 800cc90:	20000014 	.word	0x20000014
	...

0800cca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cca0:	4b07      	ldr	r3, [pc, #28]	@ (800ccc0 <pxCurrentTCBConst2>)
 800cca2:	6819      	ldr	r1, [r3, #0]
 800cca4:	6808      	ldr	r0, [r1, #0]
 800cca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccaa:	f380 8809 	msr	PSP, r0
 800ccae:	f3bf 8f6f 	isb	sy
 800ccb2:	f04f 0000 	mov.w	r0, #0
 800ccb6:	f380 8811 	msr	BASEPRI, r0
 800ccba:	4770      	bx	lr
 800ccbc:	f3af 8000 	nop.w

0800ccc0 <pxCurrentTCBConst2>:
 800ccc0:	20002aac 	.word	0x20002aac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ccc4:	bf00      	nop
 800ccc6:	bf00      	nop

0800ccc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ccc8:	4808      	ldr	r0, [pc, #32]	@ (800ccec <prvPortStartFirstTask+0x24>)
 800ccca:	6800      	ldr	r0, [r0, #0]
 800cccc:	6800      	ldr	r0, [r0, #0]
 800ccce:	f380 8808 	msr	MSP, r0
 800ccd2:	f04f 0000 	mov.w	r0, #0
 800ccd6:	f380 8814 	msr	CONTROL, r0
 800ccda:	b662      	cpsie	i
 800ccdc:	b661      	cpsie	f
 800ccde:	f3bf 8f4f 	dsb	sy
 800cce2:	f3bf 8f6f 	isb	sy
 800cce6:	df00      	svc	0
 800cce8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccea:	bf00      	nop
 800ccec:	e000ed08 	.word	0xe000ed08

0800ccf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b086      	sub	sp, #24
 800ccf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ccf6:	4b47      	ldr	r3, [pc, #284]	@ (800ce14 <xPortStartScheduler+0x124>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	4a47      	ldr	r2, [pc, #284]	@ (800ce18 <xPortStartScheduler+0x128>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d10b      	bne.n	800cd18 <xPortStartScheduler+0x28>
	__asm volatile
 800cd00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd04:	f383 8811 	msr	BASEPRI, r3
 800cd08:	f3bf 8f6f 	isb	sy
 800cd0c:	f3bf 8f4f 	dsb	sy
 800cd10:	613b      	str	r3, [r7, #16]
}
 800cd12:	bf00      	nop
 800cd14:	bf00      	nop
 800cd16:	e7fd      	b.n	800cd14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cd18:	4b3e      	ldr	r3, [pc, #248]	@ (800ce14 <xPortStartScheduler+0x124>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4a3f      	ldr	r2, [pc, #252]	@ (800ce1c <xPortStartScheduler+0x12c>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d10b      	bne.n	800cd3a <xPortStartScheduler+0x4a>
	__asm volatile
 800cd22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd26:	f383 8811 	msr	BASEPRI, r3
 800cd2a:	f3bf 8f6f 	isb	sy
 800cd2e:	f3bf 8f4f 	dsb	sy
 800cd32:	60fb      	str	r3, [r7, #12]
}
 800cd34:	bf00      	nop
 800cd36:	bf00      	nop
 800cd38:	e7fd      	b.n	800cd36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd3a:	4b39      	ldr	r3, [pc, #228]	@ (800ce20 <xPortStartScheduler+0x130>)
 800cd3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	22ff      	movs	r2, #255	@ 0xff
 800cd4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	781b      	ldrb	r3, [r3, #0]
 800cd50:	b2db      	uxtb	r3, r3
 800cd52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd54:	78fb      	ldrb	r3, [r7, #3]
 800cd56:	b2db      	uxtb	r3, r3
 800cd58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cd5c:	b2da      	uxtb	r2, r3
 800cd5e:	4b31      	ldr	r3, [pc, #196]	@ (800ce24 <xPortStartScheduler+0x134>)
 800cd60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd62:	4b31      	ldr	r3, [pc, #196]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cd64:	2207      	movs	r2, #7
 800cd66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd68:	e009      	b.n	800cd7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800cd6a:	4b2f      	ldr	r3, [pc, #188]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	4a2d      	ldr	r2, [pc, #180]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cd72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd74:	78fb      	ldrb	r3, [r7, #3]
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	005b      	lsls	r3, r3, #1
 800cd7a:	b2db      	uxtb	r3, r3
 800cd7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd7e:	78fb      	ldrb	r3, [r7, #3]
 800cd80:	b2db      	uxtb	r3, r3
 800cd82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd86:	2b80      	cmp	r3, #128	@ 0x80
 800cd88:	d0ef      	beq.n	800cd6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd8a:	4b27      	ldr	r3, [pc, #156]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f1c3 0307 	rsb	r3, r3, #7
 800cd92:	2b04      	cmp	r3, #4
 800cd94:	d00b      	beq.n	800cdae <xPortStartScheduler+0xbe>
	__asm volatile
 800cd96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd9a:	f383 8811 	msr	BASEPRI, r3
 800cd9e:	f3bf 8f6f 	isb	sy
 800cda2:	f3bf 8f4f 	dsb	sy
 800cda6:	60bb      	str	r3, [r7, #8]
}
 800cda8:	bf00      	nop
 800cdaa:	bf00      	nop
 800cdac:	e7fd      	b.n	800cdaa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cdae:	4b1e      	ldr	r3, [pc, #120]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	021b      	lsls	r3, r3, #8
 800cdb4:	4a1c      	ldr	r2, [pc, #112]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cdb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cdb8:	4b1b      	ldr	r3, [pc, #108]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cdc0:	4a19      	ldr	r2, [pc, #100]	@ (800ce28 <xPortStartScheduler+0x138>)
 800cdc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	b2da      	uxtb	r2, r3
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cdcc:	4b17      	ldr	r3, [pc, #92]	@ (800ce2c <xPortStartScheduler+0x13c>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a16      	ldr	r2, [pc, #88]	@ (800ce2c <xPortStartScheduler+0x13c>)
 800cdd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cdd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cdd8:	4b14      	ldr	r3, [pc, #80]	@ (800ce2c <xPortStartScheduler+0x13c>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a13      	ldr	r2, [pc, #76]	@ (800ce2c <xPortStartScheduler+0x13c>)
 800cdde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cde2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cde4:	f000 f8da 	bl	800cf9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cde8:	4b11      	ldr	r3, [pc, #68]	@ (800ce30 <xPortStartScheduler+0x140>)
 800cdea:	2200      	movs	r2, #0
 800cdec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cdee:	f000 f8f9 	bl	800cfe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cdf2:	4b10      	ldr	r3, [pc, #64]	@ (800ce34 <xPortStartScheduler+0x144>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	4a0f      	ldr	r2, [pc, #60]	@ (800ce34 <xPortStartScheduler+0x144>)
 800cdf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cdfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cdfe:	f7ff ff63 	bl	800ccc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce02:	f001 fd11 	bl	800e828 <vTaskSwitchContext>
	prvTaskExitError();
 800ce06:	f7ff ff17 	bl	800cc38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ce0a:	2300      	movs	r3, #0
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3718      	adds	r7, #24
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}
 800ce14:	e000ed00 	.word	0xe000ed00
 800ce18:	410fc271 	.word	0x410fc271
 800ce1c:	410fc270 	.word	0x410fc270
 800ce20:	e000e400 	.word	0xe000e400
 800ce24:	20002a64 	.word	0x20002a64
 800ce28:	20002a68 	.word	0x20002a68
 800ce2c:	e000ed20 	.word	0xe000ed20
 800ce30:	20000014 	.word	0x20000014
 800ce34:	e000ef34 	.word	0xe000ef34

0800ce38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ce3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce42:	f383 8811 	msr	BASEPRI, r3
 800ce46:	f3bf 8f6f 	isb	sy
 800ce4a:	f3bf 8f4f 	dsb	sy
 800ce4e:	607b      	str	r3, [r7, #4]
}
 800ce50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce52:	4b10      	ldr	r3, [pc, #64]	@ (800ce94 <vPortEnterCritical+0x5c>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	3301      	adds	r3, #1
 800ce58:	4a0e      	ldr	r2, [pc, #56]	@ (800ce94 <vPortEnterCritical+0x5c>)
 800ce5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ce94 <vPortEnterCritical+0x5c>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	2b01      	cmp	r3, #1
 800ce62:	d110      	bne.n	800ce86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce64:	4b0c      	ldr	r3, [pc, #48]	@ (800ce98 <vPortEnterCritical+0x60>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d00b      	beq.n	800ce86 <vPortEnterCritical+0x4e>
	__asm volatile
 800ce6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce72:	f383 8811 	msr	BASEPRI, r3
 800ce76:	f3bf 8f6f 	isb	sy
 800ce7a:	f3bf 8f4f 	dsb	sy
 800ce7e:	603b      	str	r3, [r7, #0]
}
 800ce80:	bf00      	nop
 800ce82:	bf00      	nop
 800ce84:	e7fd      	b.n	800ce82 <vPortEnterCritical+0x4a>
	}
}
 800ce86:	bf00      	nop
 800ce88:	370c      	adds	r7, #12
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
 800ce92:	bf00      	nop
 800ce94:	20000014 	.word	0x20000014
 800ce98:	e000ed04 	.word	0xe000ed04

0800ce9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce9c:	b480      	push	{r7}
 800ce9e:	b083      	sub	sp, #12
 800cea0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cea2:	4b12      	ldr	r3, [pc, #72]	@ (800ceec <vPortExitCritical+0x50>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d10b      	bne.n	800cec2 <vPortExitCritical+0x26>
	__asm volatile
 800ceaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceae:	f383 8811 	msr	BASEPRI, r3
 800ceb2:	f3bf 8f6f 	isb	sy
 800ceb6:	f3bf 8f4f 	dsb	sy
 800ceba:	607b      	str	r3, [r7, #4]
}
 800cebc:	bf00      	nop
 800cebe:	bf00      	nop
 800cec0:	e7fd      	b.n	800cebe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cec2:	4b0a      	ldr	r3, [pc, #40]	@ (800ceec <vPortExitCritical+0x50>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	3b01      	subs	r3, #1
 800cec8:	4a08      	ldr	r2, [pc, #32]	@ (800ceec <vPortExitCritical+0x50>)
 800ceca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cecc:	4b07      	ldr	r3, [pc, #28]	@ (800ceec <vPortExitCritical+0x50>)
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d105      	bne.n	800cee0 <vPortExitCritical+0x44>
 800ced4:	2300      	movs	r3, #0
 800ced6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cede:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cee0:	bf00      	nop
 800cee2:	370c      	adds	r7, #12
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr
 800ceec:	20000014 	.word	0x20000014

0800cef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cef0:	f3ef 8009 	mrs	r0, PSP
 800cef4:	f3bf 8f6f 	isb	sy
 800cef8:	4b15      	ldr	r3, [pc, #84]	@ (800cf50 <pxCurrentTCBConst>)
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	f01e 0f10 	tst.w	lr, #16
 800cf00:	bf08      	it	eq
 800cf02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cf06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf0a:	6010      	str	r0, [r2, #0]
 800cf0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cf10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cf14:	f380 8811 	msr	BASEPRI, r0
 800cf18:	f3bf 8f4f 	dsb	sy
 800cf1c:	f3bf 8f6f 	isb	sy
 800cf20:	f001 fc82 	bl	800e828 <vTaskSwitchContext>
 800cf24:	f04f 0000 	mov.w	r0, #0
 800cf28:	f380 8811 	msr	BASEPRI, r0
 800cf2c:	bc09      	pop	{r0, r3}
 800cf2e:	6819      	ldr	r1, [r3, #0]
 800cf30:	6808      	ldr	r0, [r1, #0]
 800cf32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf36:	f01e 0f10 	tst.w	lr, #16
 800cf3a:	bf08      	it	eq
 800cf3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf40:	f380 8809 	msr	PSP, r0
 800cf44:	f3bf 8f6f 	isb	sy
 800cf48:	4770      	bx	lr
 800cf4a:	bf00      	nop
 800cf4c:	f3af 8000 	nop.w

0800cf50 <pxCurrentTCBConst>:
 800cf50:	20002aac 	.word	0x20002aac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf54:	bf00      	nop
 800cf56:	bf00      	nop

0800cf58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b082      	sub	sp, #8
 800cf5c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf62:	f383 8811 	msr	BASEPRI, r3
 800cf66:	f3bf 8f6f 	isb	sy
 800cf6a:	f3bf 8f4f 	dsb	sy
 800cf6e:	607b      	str	r3, [r7, #4]
}
 800cf70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf72:	f001 fb9f 	bl	800e6b4 <xTaskIncrementTick>
 800cf76:	4603      	mov	r3, r0
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d003      	beq.n	800cf84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf7c:	4b06      	ldr	r3, [pc, #24]	@ (800cf98 <xPortSysTickHandler+0x40>)
 800cf7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf82:	601a      	str	r2, [r3, #0]
 800cf84:	2300      	movs	r3, #0
 800cf86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	f383 8811 	msr	BASEPRI, r3
}
 800cf8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf90:	bf00      	nop
 800cf92:	3708      	adds	r7, #8
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}
 800cf98:	e000ed04 	.word	0xe000ed04

0800cf9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cfa0:	4b0b      	ldr	r3, [pc, #44]	@ (800cfd0 <vPortSetupTimerInterrupt+0x34>)
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cfa6:	4b0b      	ldr	r3, [pc, #44]	@ (800cfd4 <vPortSetupTimerInterrupt+0x38>)
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cfac:	4b0a      	ldr	r3, [pc, #40]	@ (800cfd8 <vPortSetupTimerInterrupt+0x3c>)
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	4a0a      	ldr	r2, [pc, #40]	@ (800cfdc <vPortSetupTimerInterrupt+0x40>)
 800cfb2:	fba2 2303 	umull	r2, r3, r2, r3
 800cfb6:	099b      	lsrs	r3, r3, #6
 800cfb8:	4a09      	ldr	r2, [pc, #36]	@ (800cfe0 <vPortSetupTimerInterrupt+0x44>)
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cfbe:	4b04      	ldr	r3, [pc, #16]	@ (800cfd0 <vPortSetupTimerInterrupt+0x34>)
 800cfc0:	2207      	movs	r2, #7
 800cfc2:	601a      	str	r2, [r3, #0]
}
 800cfc4:	bf00      	nop
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfcc:	4770      	bx	lr
 800cfce:	bf00      	nop
 800cfd0:	e000e010 	.word	0xe000e010
 800cfd4:	e000e018 	.word	0xe000e018
 800cfd8:	20000008 	.word	0x20000008
 800cfdc:	10624dd3 	.word	0x10624dd3
 800cfe0:	e000e014 	.word	0xe000e014

0800cfe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cfe4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cff4 <vPortEnableVFP+0x10>
 800cfe8:	6801      	ldr	r1, [r0, #0]
 800cfea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cfee:	6001      	str	r1, [r0, #0]
 800cff0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cff2:	bf00      	nop
 800cff4:	e000ed88 	.word	0xe000ed88

0800cff8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cff8:	b480      	push	{r7}
 800cffa:	b085      	sub	sp, #20
 800cffc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cffe:	f3ef 8305 	mrs	r3, IPSR
 800d002:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	2b0f      	cmp	r3, #15
 800d008:	d915      	bls.n	800d036 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d00a:	4a18      	ldr	r2, [pc, #96]	@ (800d06c <vPortValidateInterruptPriority+0x74>)
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	4413      	add	r3, r2
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d014:	4b16      	ldr	r3, [pc, #88]	@ (800d070 <vPortValidateInterruptPriority+0x78>)
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	7afa      	ldrb	r2, [r7, #11]
 800d01a:	429a      	cmp	r2, r3
 800d01c:	d20b      	bcs.n	800d036 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d022:	f383 8811 	msr	BASEPRI, r3
 800d026:	f3bf 8f6f 	isb	sy
 800d02a:	f3bf 8f4f 	dsb	sy
 800d02e:	607b      	str	r3, [r7, #4]
}
 800d030:	bf00      	nop
 800d032:	bf00      	nop
 800d034:	e7fd      	b.n	800d032 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d036:	4b0f      	ldr	r3, [pc, #60]	@ (800d074 <vPortValidateInterruptPriority+0x7c>)
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d03e:	4b0e      	ldr	r3, [pc, #56]	@ (800d078 <vPortValidateInterruptPriority+0x80>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	429a      	cmp	r2, r3
 800d044:	d90b      	bls.n	800d05e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d04a:	f383 8811 	msr	BASEPRI, r3
 800d04e:	f3bf 8f6f 	isb	sy
 800d052:	f3bf 8f4f 	dsb	sy
 800d056:	603b      	str	r3, [r7, #0]
}
 800d058:	bf00      	nop
 800d05a:	bf00      	nop
 800d05c:	e7fd      	b.n	800d05a <vPortValidateInterruptPriority+0x62>
	}
 800d05e:	bf00      	nop
 800d060:	3714      	adds	r7, #20
 800d062:	46bd      	mov	sp, r7
 800d064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop
 800d06c:	e000e3f0 	.word	0xe000e3f0
 800d070:	20002a64 	.word	0x20002a64
 800d074:	e000ed0c 	.word	0xe000ed0c
 800d078:	20002a68 	.word	0x20002a68

0800d07c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b084      	sub	sp, #16
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
 800d084:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d10b      	bne.n	800d0a8 <xQueueGenericReset+0x2c>
	__asm volatile
 800d090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d094:	f383 8811 	msr	BASEPRI, r3
 800d098:	f3bf 8f6f 	isb	sy
 800d09c:	f3bf 8f4f 	dsb	sy
 800d0a0:	60bb      	str	r3, [r7, #8]
}
 800d0a2:	bf00      	nop
 800d0a4:	bf00      	nop
 800d0a6:	e7fd      	b.n	800d0a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d0a8:	f7ff fec6 	bl	800ce38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	681a      	ldr	r2, [r3, #0]
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0b4:	68f9      	ldr	r1, [r7, #12]
 800d0b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d0b8:	fb01 f303 	mul.w	r3, r1, r3
 800d0bc:	441a      	add	r2, r3
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681a      	ldr	r2, [r3, #0]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	681a      	ldr	r2, [r3, #0]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0d8:	3b01      	subs	r3, #1
 800d0da:	68f9      	ldr	r1, [r7, #12]
 800d0dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d0de:	fb01 f303 	mul.w	r3, r1, r3
 800d0e2:	441a      	add	r2, r3
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	22ff      	movs	r2, #255	@ 0xff
 800d0ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	22ff      	movs	r2, #255	@ 0xff
 800d0f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d114      	bne.n	800d128 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	691b      	ldr	r3, [r3, #16]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d01a      	beq.n	800d13c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	3310      	adds	r3, #16
 800d10a:	4618      	mov	r0, r3
 800d10c:	f001 fc44 	bl	800e998 <xTaskRemoveFromEventList>
 800d110:	4603      	mov	r3, r0
 800d112:	2b00      	cmp	r3, #0
 800d114:	d012      	beq.n	800d13c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d116:	4b0d      	ldr	r3, [pc, #52]	@ (800d14c <xQueueGenericReset+0xd0>)
 800d118:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d11c:	601a      	str	r2, [r3, #0]
 800d11e:	f3bf 8f4f 	dsb	sy
 800d122:	f3bf 8f6f 	isb	sy
 800d126:	e009      	b.n	800d13c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	3310      	adds	r3, #16
 800d12c:	4618      	mov	r0, r3
 800d12e:	f7ff fc9b 	bl	800ca68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	3324      	adds	r3, #36	@ 0x24
 800d136:	4618      	mov	r0, r3
 800d138:	f7ff fc96 	bl	800ca68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d13c:	f7ff feae 	bl	800ce9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d140:	2301      	movs	r3, #1
}
 800d142:	4618      	mov	r0, r3
 800d144:	3710      	adds	r7, #16
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}
 800d14a:	bf00      	nop
 800d14c:	e000ed04 	.word	0xe000ed04

0800d150 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d150:	b580      	push	{r7, lr}
 800d152:	b08e      	sub	sp, #56	@ 0x38
 800d154:	af02      	add	r7, sp, #8
 800d156:	60f8      	str	r0, [r7, #12]
 800d158:	60b9      	str	r1, [r7, #8]
 800d15a:	607a      	str	r2, [r7, #4]
 800d15c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d10b      	bne.n	800d17c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d168:	f383 8811 	msr	BASEPRI, r3
 800d16c:	f3bf 8f6f 	isb	sy
 800d170:	f3bf 8f4f 	dsb	sy
 800d174:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d176:	bf00      	nop
 800d178:	bf00      	nop
 800d17a:	e7fd      	b.n	800d178 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d10b      	bne.n	800d19a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d186:	f383 8811 	msr	BASEPRI, r3
 800d18a:	f3bf 8f6f 	isb	sy
 800d18e:	f3bf 8f4f 	dsb	sy
 800d192:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d194:	bf00      	nop
 800d196:	bf00      	nop
 800d198:	e7fd      	b.n	800d196 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d002      	beq.n	800d1a6 <xQueueGenericCreateStatic+0x56>
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d001      	beq.n	800d1aa <xQueueGenericCreateStatic+0x5a>
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e000      	b.n	800d1ac <xQueueGenericCreateStatic+0x5c>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d10b      	bne.n	800d1c8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	623b      	str	r3, [r7, #32]
}
 800d1c2:	bf00      	nop
 800d1c4:	bf00      	nop
 800d1c6:	e7fd      	b.n	800d1c4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d102      	bne.n	800d1d4 <xQueueGenericCreateStatic+0x84>
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d101      	bne.n	800d1d8 <xQueueGenericCreateStatic+0x88>
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	e000      	b.n	800d1da <xQueueGenericCreateStatic+0x8a>
 800d1d8:	2300      	movs	r3, #0
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d10b      	bne.n	800d1f6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1e2:	f383 8811 	msr	BASEPRI, r3
 800d1e6:	f3bf 8f6f 	isb	sy
 800d1ea:	f3bf 8f4f 	dsb	sy
 800d1ee:	61fb      	str	r3, [r7, #28]
}
 800d1f0:	bf00      	nop
 800d1f2:	bf00      	nop
 800d1f4:	e7fd      	b.n	800d1f2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d1f6:	2350      	movs	r3, #80	@ 0x50
 800d1f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	2b50      	cmp	r3, #80	@ 0x50
 800d1fe:	d00b      	beq.n	800d218 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d204:	f383 8811 	msr	BASEPRI, r3
 800d208:	f3bf 8f6f 	isb	sy
 800d20c:	f3bf 8f4f 	dsb	sy
 800d210:	61bb      	str	r3, [r7, #24]
}
 800d212:	bf00      	nop
 800d214:	bf00      	nop
 800d216:	e7fd      	b.n	800d214 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d218:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d21e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d220:	2b00      	cmp	r3, #0
 800d222:	d00d      	beq.n	800d240 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d226:	2201      	movs	r2, #1
 800d228:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d22c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d232:	9300      	str	r3, [sp, #0]
 800d234:	4613      	mov	r3, r2
 800d236:	687a      	ldr	r2, [r7, #4]
 800d238:	68b9      	ldr	r1, [r7, #8]
 800d23a:	68f8      	ldr	r0, [r7, #12]
 800d23c:	f000 f840 	bl	800d2c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d242:	4618      	mov	r0, r3
 800d244:	3730      	adds	r7, #48	@ 0x30
 800d246:	46bd      	mov	sp, r7
 800d248:	bd80      	pop	{r7, pc}

0800d24a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d24a:	b580      	push	{r7, lr}
 800d24c:	b08a      	sub	sp, #40	@ 0x28
 800d24e:	af02      	add	r7, sp, #8
 800d250:	60f8      	str	r0, [r7, #12]
 800d252:	60b9      	str	r1, [r7, #8]
 800d254:	4613      	mov	r3, r2
 800d256:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d10b      	bne.n	800d276 <xQueueGenericCreate+0x2c>
	__asm volatile
 800d25e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d262:	f383 8811 	msr	BASEPRI, r3
 800d266:	f3bf 8f6f 	isb	sy
 800d26a:	f3bf 8f4f 	dsb	sy
 800d26e:	613b      	str	r3, [r7, #16]
}
 800d270:	bf00      	nop
 800d272:	bf00      	nop
 800d274:	e7fd      	b.n	800d272 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	68ba      	ldr	r2, [r7, #8]
 800d27a:	fb02 f303 	mul.w	r3, r2, r3
 800d27e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d280:	69fb      	ldr	r3, [r7, #28]
 800d282:	3350      	adds	r3, #80	@ 0x50
 800d284:	4618      	mov	r0, r3
 800d286:	f7ff fa01 	bl	800c68c <pvPortMalloc>
 800d28a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d28c:	69bb      	ldr	r3, [r7, #24]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d011      	beq.n	800d2b6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d292:	69bb      	ldr	r3, [r7, #24]
 800d294:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	3350      	adds	r3, #80	@ 0x50
 800d29a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d29c:	69bb      	ldr	r3, [r7, #24]
 800d29e:	2200      	movs	r2, #0
 800d2a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d2a4:	79fa      	ldrb	r2, [r7, #7]
 800d2a6:	69bb      	ldr	r3, [r7, #24]
 800d2a8:	9300      	str	r3, [sp, #0]
 800d2aa:	4613      	mov	r3, r2
 800d2ac:	697a      	ldr	r2, [r7, #20]
 800d2ae:	68b9      	ldr	r1, [r7, #8]
 800d2b0:	68f8      	ldr	r0, [r7, #12]
 800d2b2:	f000 f805 	bl	800d2c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d2b6:	69bb      	ldr	r3, [r7, #24]
	}
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	3720      	adds	r7, #32
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	bd80      	pop	{r7, pc}

0800d2c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b084      	sub	sp, #16
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	60f8      	str	r0, [r7, #12]
 800d2c8:	60b9      	str	r1, [r7, #8]
 800d2ca:	607a      	str	r2, [r7, #4]
 800d2cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d103      	bne.n	800d2dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d2d4:	69bb      	ldr	r3, [r7, #24]
 800d2d6:	69ba      	ldr	r2, [r7, #24]
 800d2d8:	601a      	str	r2, [r3, #0]
 800d2da:	e002      	b.n	800d2e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	687a      	ldr	r2, [r7, #4]
 800d2e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d2e2:	69bb      	ldr	r3, [r7, #24]
 800d2e4:	68fa      	ldr	r2, [r7, #12]
 800d2e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d2e8:	69bb      	ldr	r3, [r7, #24]
 800d2ea:	68ba      	ldr	r2, [r7, #8]
 800d2ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d2ee:	2101      	movs	r1, #1
 800d2f0:	69b8      	ldr	r0, [r7, #24]
 800d2f2:	f7ff fec3 	bl	800d07c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	78fa      	ldrb	r2, [r7, #3]
 800d2fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d2fe:	bf00      	nop
 800d300:	3710      	adds	r7, #16
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}

0800d306 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d306:	b580      	push	{r7, lr}
 800d308:	b082      	sub	sp, #8
 800d30a:	af00      	add	r7, sp, #0
 800d30c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d00e      	beq.n	800d332 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2200      	movs	r2, #0
 800d318:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	2200      	movs	r2, #0
 800d31e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2200      	movs	r2, #0
 800d324:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d326:	2300      	movs	r3, #0
 800d328:	2200      	movs	r2, #0
 800d32a:	2100      	movs	r1, #0
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f000 f911 	bl	800d554 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d332:	bf00      	nop
 800d334:	3708      	adds	r7, #8
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d33a:	b580      	push	{r7, lr}
 800d33c:	b086      	sub	sp, #24
 800d33e:	af00      	add	r7, sp, #0
 800d340:	4603      	mov	r3, r0
 800d342:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d344:	2301      	movs	r3, #1
 800d346:	617b      	str	r3, [r7, #20]
 800d348:	2300      	movs	r3, #0
 800d34a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d34c:	79fb      	ldrb	r3, [r7, #7]
 800d34e:	461a      	mov	r2, r3
 800d350:	6939      	ldr	r1, [r7, #16]
 800d352:	6978      	ldr	r0, [r7, #20]
 800d354:	f7ff ff79 	bl	800d24a <xQueueGenericCreate>
 800d358:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d35a:	68f8      	ldr	r0, [r7, #12]
 800d35c:	f7ff ffd3 	bl	800d306 <prvInitialiseMutex>

		return xNewQueue;
 800d360:	68fb      	ldr	r3, [r7, #12]
	}
 800d362:	4618      	mov	r0, r3
 800d364:	3718      	adds	r7, #24
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}

0800d36a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d36a:	b580      	push	{r7, lr}
 800d36c:	b088      	sub	sp, #32
 800d36e:	af02      	add	r7, sp, #8
 800d370:	4603      	mov	r3, r0
 800d372:	6039      	str	r1, [r7, #0]
 800d374:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d376:	2301      	movs	r3, #1
 800d378:	617b      	str	r3, [r7, #20]
 800d37a:	2300      	movs	r3, #0
 800d37c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d37e:	79fb      	ldrb	r3, [r7, #7]
 800d380:	9300      	str	r3, [sp, #0]
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	2200      	movs	r2, #0
 800d386:	6939      	ldr	r1, [r7, #16]
 800d388:	6978      	ldr	r0, [r7, #20]
 800d38a:	f7ff fee1 	bl	800d150 <xQueueGenericCreateStatic>
 800d38e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d390:	68f8      	ldr	r0, [r7, #12]
 800d392:	f7ff ffb8 	bl	800d306 <prvInitialiseMutex>

		return xNewQueue;
 800d396:	68fb      	ldr	r3, [r7, #12]
	}
 800d398:	4618      	mov	r0, r3
 800d39a:	3718      	adds	r7, #24
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}

0800d3a0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800d3a0:	b590      	push	{r4, r7, lr}
 800d3a2:	b087      	sub	sp, #28
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d10b      	bne.n	800d3ca <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800d3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3b6:	f383 8811 	msr	BASEPRI, r3
 800d3ba:	f3bf 8f6f 	isb	sy
 800d3be:	f3bf 8f4f 	dsb	sy
 800d3c2:	60fb      	str	r3, [r7, #12]
}
 800d3c4:	bf00      	nop
 800d3c6:	bf00      	nop
 800d3c8:	e7fd      	b.n	800d3c6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d3ca:	693b      	ldr	r3, [r7, #16]
 800d3cc:	689c      	ldr	r4, [r3, #8]
 800d3ce:	f001 fca9 	bl	800ed24 <xTaskGetCurrentTaskHandle>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	429c      	cmp	r4, r3
 800d3d6:	d111      	bne.n	800d3fc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	68db      	ldr	r3, [r3, #12]
 800d3dc:	1e5a      	subs	r2, r3, #1
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	68db      	ldr	r3, [r3, #12]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d105      	bne.n	800d3f6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	6938      	ldr	r0, [r7, #16]
 800d3f2:	f000 f8af 	bl	800d554 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	617b      	str	r3, [r7, #20]
 800d3fa:	e001      	b.n	800d400 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800d400:	697b      	ldr	r3, [r7, #20]
	}
 800d402:	4618      	mov	r0, r3
 800d404:	371c      	adds	r7, #28
 800d406:	46bd      	mov	sp, r7
 800d408:	bd90      	pop	{r4, r7, pc}

0800d40a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800d40a:	b590      	push	{r4, r7, lr}
 800d40c:	b087      	sub	sp, #28
 800d40e:	af00      	add	r7, sp, #0
 800d410:	6078      	str	r0, [r7, #4]
 800d412:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d10b      	bne.n	800d436 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800d41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d422:	f383 8811 	msr	BASEPRI, r3
 800d426:	f3bf 8f6f 	isb	sy
 800d42a:	f3bf 8f4f 	dsb	sy
 800d42e:	60fb      	str	r3, [r7, #12]
}
 800d430:	bf00      	nop
 800d432:	bf00      	nop
 800d434:	e7fd      	b.n	800d432 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	689c      	ldr	r4, [r3, #8]
 800d43a:	f001 fc73 	bl	800ed24 <xTaskGetCurrentTaskHandle>
 800d43e:	4603      	mov	r3, r0
 800d440:	429c      	cmp	r4, r3
 800d442:	d107      	bne.n	800d454 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	68db      	ldr	r3, [r3, #12]
 800d448:	1c5a      	adds	r2, r3, #1
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800d44e:	2301      	movs	r3, #1
 800d450:	617b      	str	r3, [r7, #20]
 800d452:	e00c      	b.n	800d46e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800d454:	6839      	ldr	r1, [r7, #0]
 800d456:	6938      	ldr	r0, [r7, #16]
 800d458:	f000 fafe 	bl	800da58 <xQueueSemaphoreTake>
 800d45c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d004      	beq.n	800d46e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d464:	693b      	ldr	r3, [r7, #16]
 800d466:	68db      	ldr	r3, [r3, #12]
 800d468:	1c5a      	adds	r2, r3, #1
 800d46a:	693b      	ldr	r3, [r7, #16]
 800d46c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800d46e:	697b      	ldr	r3, [r7, #20]
	}
 800d470:	4618      	mov	r0, r3
 800d472:	371c      	adds	r7, #28
 800d474:	46bd      	mov	sp, r7
 800d476:	bd90      	pop	{r4, r7, pc}

0800d478 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b08a      	sub	sp, #40	@ 0x28
 800d47c:	af02      	add	r7, sp, #8
 800d47e:	60f8      	str	r0, [r7, #12]
 800d480:	60b9      	str	r1, [r7, #8]
 800d482:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d10b      	bne.n	800d4a2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800d48a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d48e:	f383 8811 	msr	BASEPRI, r3
 800d492:	f3bf 8f6f 	isb	sy
 800d496:	f3bf 8f4f 	dsb	sy
 800d49a:	61bb      	str	r3, [r7, #24]
}
 800d49c:	bf00      	nop
 800d49e:	bf00      	nop
 800d4a0:	e7fd      	b.n	800d49e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d4a2:	68ba      	ldr	r2, [r7, #8]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	429a      	cmp	r2, r3
 800d4a8:	d90b      	bls.n	800d4c2 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800d4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4ae:	f383 8811 	msr	BASEPRI, r3
 800d4b2:	f3bf 8f6f 	isb	sy
 800d4b6:	f3bf 8f4f 	dsb	sy
 800d4ba:	617b      	str	r3, [r7, #20]
}
 800d4bc:	bf00      	nop
 800d4be:	bf00      	nop
 800d4c0:	e7fd      	b.n	800d4be <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d4c2:	2302      	movs	r3, #2
 800d4c4:	9300      	str	r3, [sp, #0]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	2100      	movs	r1, #0
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	f7ff fe3f 	bl	800d150 <xQueueGenericCreateStatic>
 800d4d2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d4d4:	69fb      	ldr	r3, [r7, #28]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d002      	beq.n	800d4e0 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d4da:	69fb      	ldr	r3, [r7, #28]
 800d4dc:	68ba      	ldr	r2, [r7, #8]
 800d4de:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d4e0:	69fb      	ldr	r3, [r7, #28]
	}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	3720      	adds	r7, #32
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}

0800d4ea <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d4ea:	b580      	push	{r7, lr}
 800d4ec:	b086      	sub	sp, #24
 800d4ee:	af00      	add	r7, sp, #0
 800d4f0:	6078      	str	r0, [r7, #4]
 800d4f2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d10b      	bne.n	800d512 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800d4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4fe:	f383 8811 	msr	BASEPRI, r3
 800d502:	f3bf 8f6f 	isb	sy
 800d506:	f3bf 8f4f 	dsb	sy
 800d50a:	613b      	str	r3, [r7, #16]
}
 800d50c:	bf00      	nop
 800d50e:	bf00      	nop
 800d510:	e7fd      	b.n	800d50e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d512:	683a      	ldr	r2, [r7, #0]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	429a      	cmp	r2, r3
 800d518:	d90b      	bls.n	800d532 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800d51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d51e:	f383 8811 	msr	BASEPRI, r3
 800d522:	f3bf 8f6f 	isb	sy
 800d526:	f3bf 8f4f 	dsb	sy
 800d52a:	60fb      	str	r3, [r7, #12]
}
 800d52c:	bf00      	nop
 800d52e:	bf00      	nop
 800d530:	e7fd      	b.n	800d52e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d532:	2202      	movs	r2, #2
 800d534:	2100      	movs	r1, #0
 800d536:	6878      	ldr	r0, [r7, #4]
 800d538:	f7ff fe87 	bl	800d24a <xQueueGenericCreate>
 800d53c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d53e:	697b      	ldr	r3, [r7, #20]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d002      	beq.n	800d54a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d544:	697b      	ldr	r3, [r7, #20]
 800d546:	683a      	ldr	r2, [r7, #0]
 800d548:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d54a:	697b      	ldr	r3, [r7, #20]
	}
 800d54c:	4618      	mov	r0, r3
 800d54e:	3718      	adds	r7, #24
 800d550:	46bd      	mov	sp, r7
 800d552:	bd80      	pop	{r7, pc}

0800d554 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b08e      	sub	sp, #56	@ 0x38
 800d558:	af00      	add	r7, sp, #0
 800d55a:	60f8      	str	r0, [r7, #12]
 800d55c:	60b9      	str	r1, [r7, #8]
 800d55e:	607a      	str	r2, [r7, #4]
 800d560:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d562:	2300      	movs	r3, #0
 800d564:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d10b      	bne.n	800d588 <xQueueGenericSend+0x34>
	__asm volatile
 800d570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d574:	f383 8811 	msr	BASEPRI, r3
 800d578:	f3bf 8f6f 	isb	sy
 800d57c:	f3bf 8f4f 	dsb	sy
 800d580:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d582:	bf00      	nop
 800d584:	bf00      	nop
 800d586:	e7fd      	b.n	800d584 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d103      	bne.n	800d596 <xQueueGenericSend+0x42>
 800d58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d592:	2b00      	cmp	r3, #0
 800d594:	d101      	bne.n	800d59a <xQueueGenericSend+0x46>
 800d596:	2301      	movs	r3, #1
 800d598:	e000      	b.n	800d59c <xQueueGenericSend+0x48>
 800d59a:	2300      	movs	r3, #0
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d10b      	bne.n	800d5b8 <xQueueGenericSend+0x64>
	__asm volatile
 800d5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a4:	f383 8811 	msr	BASEPRI, r3
 800d5a8:	f3bf 8f6f 	isb	sy
 800d5ac:	f3bf 8f4f 	dsb	sy
 800d5b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d5b2:	bf00      	nop
 800d5b4:	bf00      	nop
 800d5b6:	e7fd      	b.n	800d5b4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	2b02      	cmp	r3, #2
 800d5bc:	d103      	bne.n	800d5c6 <xQueueGenericSend+0x72>
 800d5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5c2:	2b01      	cmp	r3, #1
 800d5c4:	d101      	bne.n	800d5ca <xQueueGenericSend+0x76>
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	e000      	b.n	800d5cc <xQueueGenericSend+0x78>
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d10b      	bne.n	800d5e8 <xQueueGenericSend+0x94>
	__asm volatile
 800d5d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5d4:	f383 8811 	msr	BASEPRI, r3
 800d5d8:	f3bf 8f6f 	isb	sy
 800d5dc:	f3bf 8f4f 	dsb	sy
 800d5e0:	623b      	str	r3, [r7, #32]
}
 800d5e2:	bf00      	nop
 800d5e4:	bf00      	nop
 800d5e6:	e7fd      	b.n	800d5e4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d5e8:	f001 fbac 	bl	800ed44 <xTaskGetSchedulerState>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d102      	bne.n	800d5f8 <xQueueGenericSend+0xa4>
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d101      	bne.n	800d5fc <xQueueGenericSend+0xa8>
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	e000      	b.n	800d5fe <xQueueGenericSend+0xaa>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d10b      	bne.n	800d61a <xQueueGenericSend+0xc6>
	__asm volatile
 800d602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d606:	f383 8811 	msr	BASEPRI, r3
 800d60a:	f3bf 8f6f 	isb	sy
 800d60e:	f3bf 8f4f 	dsb	sy
 800d612:	61fb      	str	r3, [r7, #28]
}
 800d614:	bf00      	nop
 800d616:	bf00      	nop
 800d618:	e7fd      	b.n	800d616 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d61a:	f7ff fc0d 	bl	800ce38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d620:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d626:	429a      	cmp	r2, r3
 800d628:	d302      	bcc.n	800d630 <xQueueGenericSend+0xdc>
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	2b02      	cmp	r3, #2
 800d62e:	d129      	bne.n	800d684 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d630:	683a      	ldr	r2, [r7, #0]
 800d632:	68b9      	ldr	r1, [r7, #8]
 800d634:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d636:	f000 fb5b 	bl	800dcf0 <prvCopyDataToQueue>
 800d63a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d63e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d640:	2b00      	cmp	r3, #0
 800d642:	d010      	beq.n	800d666 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d646:	3324      	adds	r3, #36	@ 0x24
 800d648:	4618      	mov	r0, r3
 800d64a:	f001 f9a5 	bl	800e998 <xTaskRemoveFromEventList>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b00      	cmp	r3, #0
 800d652:	d013      	beq.n	800d67c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d654:	4b3f      	ldr	r3, [pc, #252]	@ (800d754 <xQueueGenericSend+0x200>)
 800d656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d65a:	601a      	str	r2, [r3, #0]
 800d65c:	f3bf 8f4f 	dsb	sy
 800d660:	f3bf 8f6f 	isb	sy
 800d664:	e00a      	b.n	800d67c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d007      	beq.n	800d67c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d66c:	4b39      	ldr	r3, [pc, #228]	@ (800d754 <xQueueGenericSend+0x200>)
 800d66e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d672:	601a      	str	r2, [r3, #0]
 800d674:	f3bf 8f4f 	dsb	sy
 800d678:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d67c:	f7ff fc0e 	bl	800ce9c <vPortExitCritical>
				return pdPASS;
 800d680:	2301      	movs	r3, #1
 800d682:	e063      	b.n	800d74c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d103      	bne.n	800d692 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d68a:	f7ff fc07 	bl	800ce9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d68e:	2300      	movs	r3, #0
 800d690:	e05c      	b.n	800d74c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d694:	2b00      	cmp	r3, #0
 800d696:	d106      	bne.n	800d6a6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d698:	f107 0314 	add.w	r3, r7, #20
 800d69c:	4618      	mov	r0, r3
 800d69e:	f001 f9df 	bl	800ea60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d6a6:	f7ff fbf9 	bl	800ce9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d6aa:	f000 ff47 	bl	800e53c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d6ae:	f7ff fbc3 	bl	800ce38 <vPortEnterCritical>
 800d6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6b8:	b25b      	sxtb	r3, r3
 800d6ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6be:	d103      	bne.n	800d6c8 <xQueueGenericSend+0x174>
 800d6c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d6c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d6ce:	b25b      	sxtb	r3, r3
 800d6d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6d4:	d103      	bne.n	800d6de <xQueueGenericSend+0x18a>
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d8:	2200      	movs	r2, #0
 800d6da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d6de:	f7ff fbdd 	bl	800ce9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d6e2:	1d3a      	adds	r2, r7, #4
 800d6e4:	f107 0314 	add.w	r3, r7, #20
 800d6e8:	4611      	mov	r1, r2
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f001 f9ce 	bl	800ea8c <xTaskCheckForTimeOut>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d124      	bne.n	800d740 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d6f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6f8:	f000 fbf2 	bl	800dee0 <prvIsQueueFull>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d018      	beq.n	800d734 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d704:	3310      	adds	r3, #16
 800d706:	687a      	ldr	r2, [r7, #4]
 800d708:	4611      	mov	r1, r2
 800d70a:	4618      	mov	r0, r3
 800d70c:	f001 f8f2 	bl	800e8f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d710:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d712:	f000 fb7d 	bl	800de10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d716:	f000 ff1f 	bl	800e558 <xTaskResumeAll>
 800d71a:	4603      	mov	r3, r0
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	f47f af7c 	bne.w	800d61a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d722:	4b0c      	ldr	r3, [pc, #48]	@ (800d754 <xQueueGenericSend+0x200>)
 800d724:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d728:	601a      	str	r2, [r3, #0]
 800d72a:	f3bf 8f4f 	dsb	sy
 800d72e:	f3bf 8f6f 	isb	sy
 800d732:	e772      	b.n	800d61a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d734:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d736:	f000 fb6b 	bl	800de10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d73a:	f000 ff0d 	bl	800e558 <xTaskResumeAll>
 800d73e:	e76c      	b.n	800d61a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d740:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d742:	f000 fb65 	bl	800de10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d746:	f000 ff07 	bl	800e558 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d74a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d74c:	4618      	mov	r0, r3
 800d74e:	3738      	adds	r7, #56	@ 0x38
 800d750:	46bd      	mov	sp, r7
 800d752:	bd80      	pop	{r7, pc}
 800d754:	e000ed04 	.word	0xe000ed04

0800d758 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b090      	sub	sp, #64	@ 0x40
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	60f8      	str	r0, [r7, #12]
 800d760:	60b9      	str	r1, [r7, #8]
 800d762:	607a      	str	r2, [r7, #4]
 800d764:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d10b      	bne.n	800d788 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d774:	f383 8811 	msr	BASEPRI, r3
 800d778:	f3bf 8f6f 	isb	sy
 800d77c:	f3bf 8f4f 	dsb	sy
 800d780:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d782:	bf00      	nop
 800d784:	bf00      	nop
 800d786:	e7fd      	b.n	800d784 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d103      	bne.n	800d796 <xQueueGenericSendFromISR+0x3e>
 800d78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d792:	2b00      	cmp	r3, #0
 800d794:	d101      	bne.n	800d79a <xQueueGenericSendFromISR+0x42>
 800d796:	2301      	movs	r3, #1
 800d798:	e000      	b.n	800d79c <xQueueGenericSendFromISR+0x44>
 800d79a:	2300      	movs	r3, #0
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d10b      	bne.n	800d7b8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d7a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7a4:	f383 8811 	msr	BASEPRI, r3
 800d7a8:	f3bf 8f6f 	isb	sy
 800d7ac:	f3bf 8f4f 	dsb	sy
 800d7b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d7b2:	bf00      	nop
 800d7b4:	bf00      	nop
 800d7b6:	e7fd      	b.n	800d7b4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	2b02      	cmp	r3, #2
 800d7bc:	d103      	bne.n	800d7c6 <xQueueGenericSendFromISR+0x6e>
 800d7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7c2:	2b01      	cmp	r3, #1
 800d7c4:	d101      	bne.n	800d7ca <xQueueGenericSendFromISR+0x72>
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	e000      	b.n	800d7cc <xQueueGenericSendFromISR+0x74>
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d10b      	bne.n	800d7e8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7d4:	f383 8811 	msr	BASEPRI, r3
 800d7d8:	f3bf 8f6f 	isb	sy
 800d7dc:	f3bf 8f4f 	dsb	sy
 800d7e0:	623b      	str	r3, [r7, #32]
}
 800d7e2:	bf00      	nop
 800d7e4:	bf00      	nop
 800d7e6:	e7fd      	b.n	800d7e4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d7e8:	f7ff fc06 	bl	800cff8 <vPortValidateInterruptPriority>
	__asm volatile
 800d7ec:	f3ef 8211 	mrs	r2, BASEPRI
 800d7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7f4:	f383 8811 	msr	BASEPRI, r3
 800d7f8:	f3bf 8f6f 	isb	sy
 800d7fc:	f3bf 8f4f 	dsb	sy
 800d800:	61fa      	str	r2, [r7, #28]
 800d802:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800d804:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d806:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d80a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d80e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d810:	429a      	cmp	r2, r3
 800d812:	d302      	bcc.n	800d81a <xQueueGenericSendFromISR+0xc2>
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	2b02      	cmp	r3, #2
 800d818:	d12f      	bne.n	800d87a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d81a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d81c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d820:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d828:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d82a:	683a      	ldr	r2, [r7, #0]
 800d82c:	68b9      	ldr	r1, [r7, #8]
 800d82e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d830:	f000 fa5e 	bl	800dcf0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d834:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d83c:	d112      	bne.n	800d864 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d83e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d842:	2b00      	cmp	r3, #0
 800d844:	d016      	beq.n	800d874 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d848:	3324      	adds	r3, #36	@ 0x24
 800d84a:	4618      	mov	r0, r3
 800d84c:	f001 f8a4 	bl	800e998 <xTaskRemoveFromEventList>
 800d850:	4603      	mov	r3, r0
 800d852:	2b00      	cmp	r3, #0
 800d854:	d00e      	beq.n	800d874 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d00b      	beq.n	800d874 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2201      	movs	r2, #1
 800d860:	601a      	str	r2, [r3, #0]
 800d862:	e007      	b.n	800d874 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d864:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d868:	3301      	adds	r3, #1
 800d86a:	b2db      	uxtb	r3, r3
 800d86c:	b25a      	sxtb	r2, r3
 800d86e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d870:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d874:	2301      	movs	r3, #1
 800d876:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d878:	e001      	b.n	800d87e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d87a:	2300      	movs	r3, #0
 800d87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d87e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d880:	617b      	str	r3, [r7, #20]
	__asm volatile
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	f383 8811 	msr	BASEPRI, r3
}
 800d888:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3740      	adds	r7, #64	@ 0x40
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b08c      	sub	sp, #48	@ 0x30
 800d898:	af00      	add	r7, sp, #0
 800d89a:	60f8      	str	r0, [r7, #12]
 800d89c:	60b9      	str	r1, [r7, #8]
 800d89e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d10b      	bne.n	800d8c6 <xQueueReceive+0x32>
	__asm volatile
 800d8ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b2:	f383 8811 	msr	BASEPRI, r3
 800d8b6:	f3bf 8f6f 	isb	sy
 800d8ba:	f3bf 8f4f 	dsb	sy
 800d8be:	623b      	str	r3, [r7, #32]
}
 800d8c0:	bf00      	nop
 800d8c2:	bf00      	nop
 800d8c4:	e7fd      	b.n	800d8c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d8c6:	68bb      	ldr	r3, [r7, #8]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d103      	bne.n	800d8d4 <xQueueReceive+0x40>
 800d8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d101      	bne.n	800d8d8 <xQueueReceive+0x44>
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e000      	b.n	800d8da <xQueueReceive+0x46>
 800d8d8:	2300      	movs	r3, #0
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d10b      	bne.n	800d8f6 <xQueueReceive+0x62>
	__asm volatile
 800d8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8e2:	f383 8811 	msr	BASEPRI, r3
 800d8e6:	f3bf 8f6f 	isb	sy
 800d8ea:	f3bf 8f4f 	dsb	sy
 800d8ee:	61fb      	str	r3, [r7, #28]
}
 800d8f0:	bf00      	nop
 800d8f2:	bf00      	nop
 800d8f4:	e7fd      	b.n	800d8f2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d8f6:	f001 fa25 	bl	800ed44 <xTaskGetSchedulerState>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d102      	bne.n	800d906 <xQueueReceive+0x72>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d101      	bne.n	800d90a <xQueueReceive+0x76>
 800d906:	2301      	movs	r3, #1
 800d908:	e000      	b.n	800d90c <xQueueReceive+0x78>
 800d90a:	2300      	movs	r3, #0
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d10b      	bne.n	800d928 <xQueueReceive+0x94>
	__asm volatile
 800d910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d914:	f383 8811 	msr	BASEPRI, r3
 800d918:	f3bf 8f6f 	isb	sy
 800d91c:	f3bf 8f4f 	dsb	sy
 800d920:	61bb      	str	r3, [r7, #24]
}
 800d922:	bf00      	nop
 800d924:	bf00      	nop
 800d926:	e7fd      	b.n	800d924 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d928:	f7ff fa86 	bl	800ce38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d92c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d92e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d930:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d934:	2b00      	cmp	r3, #0
 800d936:	d01f      	beq.n	800d978 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d938:	68b9      	ldr	r1, [r7, #8]
 800d93a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d93c:	f000 fa42 	bl	800ddc4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d942:	1e5a      	subs	r2, r3, #1
 800d944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d946:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d94a:	691b      	ldr	r3, [r3, #16]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d00f      	beq.n	800d970 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d952:	3310      	adds	r3, #16
 800d954:	4618      	mov	r0, r3
 800d956:	f001 f81f 	bl	800e998 <xTaskRemoveFromEventList>
 800d95a:	4603      	mov	r3, r0
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d007      	beq.n	800d970 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d960:	4b3c      	ldr	r3, [pc, #240]	@ (800da54 <xQueueReceive+0x1c0>)
 800d962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d966:	601a      	str	r2, [r3, #0]
 800d968:	f3bf 8f4f 	dsb	sy
 800d96c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d970:	f7ff fa94 	bl	800ce9c <vPortExitCritical>
				return pdPASS;
 800d974:	2301      	movs	r3, #1
 800d976:	e069      	b.n	800da4c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d103      	bne.n	800d986 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d97e:	f7ff fa8d 	bl	800ce9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d982:	2300      	movs	r3, #0
 800d984:	e062      	b.n	800da4c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d106      	bne.n	800d99a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d98c:	f107 0310 	add.w	r3, r7, #16
 800d990:	4618      	mov	r0, r3
 800d992:	f001 f865 	bl	800ea60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d996:	2301      	movs	r3, #1
 800d998:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d99a:	f7ff fa7f 	bl	800ce9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d99e:	f000 fdcd 	bl	800e53c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d9a2:	f7ff fa49 	bl	800ce38 <vPortEnterCritical>
 800d9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d9ac:	b25b      	sxtb	r3, r3
 800d9ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9b2:	d103      	bne.n	800d9bc <xQueueReceive+0x128>
 800d9b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9c2:	b25b      	sxtb	r3, r3
 800d9c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9c8:	d103      	bne.n	800d9d2 <xQueueReceive+0x13e>
 800d9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d9d2:	f7ff fa63 	bl	800ce9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d9d6:	1d3a      	adds	r2, r7, #4
 800d9d8:	f107 0310 	add.w	r3, r7, #16
 800d9dc:	4611      	mov	r1, r2
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f001 f854 	bl	800ea8c <xTaskCheckForTimeOut>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d123      	bne.n	800da32 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d9ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d9ec:	f000 fa62 	bl	800deb4 <prvIsQueueEmpty>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d017      	beq.n	800da26 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d9f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9f8:	3324      	adds	r3, #36	@ 0x24
 800d9fa:	687a      	ldr	r2, [r7, #4]
 800d9fc:	4611      	mov	r1, r2
 800d9fe:	4618      	mov	r0, r3
 800da00:	f000 ff78 	bl	800e8f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800da04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da06:	f000 fa03 	bl	800de10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800da0a:	f000 fda5 	bl	800e558 <xTaskResumeAll>
 800da0e:	4603      	mov	r3, r0
 800da10:	2b00      	cmp	r3, #0
 800da12:	d189      	bne.n	800d928 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800da14:	4b0f      	ldr	r3, [pc, #60]	@ (800da54 <xQueueReceive+0x1c0>)
 800da16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da1a:	601a      	str	r2, [r3, #0]
 800da1c:	f3bf 8f4f 	dsb	sy
 800da20:	f3bf 8f6f 	isb	sy
 800da24:	e780      	b.n	800d928 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800da26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da28:	f000 f9f2 	bl	800de10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800da2c:	f000 fd94 	bl	800e558 <xTaskResumeAll>
 800da30:	e77a      	b.n	800d928 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800da32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da34:	f000 f9ec 	bl	800de10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800da38:	f000 fd8e 	bl	800e558 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da3e:	f000 fa39 	bl	800deb4 <prvIsQueueEmpty>
 800da42:	4603      	mov	r3, r0
 800da44:	2b00      	cmp	r3, #0
 800da46:	f43f af6f 	beq.w	800d928 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800da4a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800da4c:	4618      	mov	r0, r3
 800da4e:	3730      	adds	r7, #48	@ 0x30
 800da50:	46bd      	mov	sp, r7
 800da52:	bd80      	pop	{r7, pc}
 800da54:	e000ed04 	.word	0xe000ed04

0800da58 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b08e      	sub	sp, #56	@ 0x38
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
 800da60:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800da62:	2300      	movs	r3, #0
 800da64:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800da6a:	2300      	movs	r3, #0
 800da6c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800da6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da70:	2b00      	cmp	r3, #0
 800da72:	d10b      	bne.n	800da8c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800da74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da78:	f383 8811 	msr	BASEPRI, r3
 800da7c:	f3bf 8f6f 	isb	sy
 800da80:	f3bf 8f4f 	dsb	sy
 800da84:	623b      	str	r3, [r7, #32]
}
 800da86:	bf00      	nop
 800da88:	bf00      	nop
 800da8a:	e7fd      	b.n	800da88 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800da8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da90:	2b00      	cmp	r3, #0
 800da92:	d00b      	beq.n	800daac <xQueueSemaphoreTake+0x54>
	__asm volatile
 800da94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da98:	f383 8811 	msr	BASEPRI, r3
 800da9c:	f3bf 8f6f 	isb	sy
 800daa0:	f3bf 8f4f 	dsb	sy
 800daa4:	61fb      	str	r3, [r7, #28]
}
 800daa6:	bf00      	nop
 800daa8:	bf00      	nop
 800daaa:	e7fd      	b.n	800daa8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800daac:	f001 f94a 	bl	800ed44 <xTaskGetSchedulerState>
 800dab0:	4603      	mov	r3, r0
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d102      	bne.n	800dabc <xQueueSemaphoreTake+0x64>
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d101      	bne.n	800dac0 <xQueueSemaphoreTake+0x68>
 800dabc:	2301      	movs	r3, #1
 800dabe:	e000      	b.n	800dac2 <xQueueSemaphoreTake+0x6a>
 800dac0:	2300      	movs	r3, #0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d10b      	bne.n	800dade <xQueueSemaphoreTake+0x86>
	__asm volatile
 800dac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daca:	f383 8811 	msr	BASEPRI, r3
 800dace:	f3bf 8f6f 	isb	sy
 800dad2:	f3bf 8f4f 	dsb	sy
 800dad6:	61bb      	str	r3, [r7, #24]
}
 800dad8:	bf00      	nop
 800dada:	bf00      	nop
 800dadc:	e7fd      	b.n	800dada <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dade:	f7ff f9ab 	bl	800ce38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800dae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dae6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800dae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daea:	2b00      	cmp	r3, #0
 800daec:	d024      	beq.n	800db38 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800daee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daf0:	1e5a      	subs	r2, r3, #1
 800daf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800daf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d104      	bne.n	800db08 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800dafe:	f001 fa9b 	bl	800f038 <pvTaskIncrementMutexHeldCount>
 800db02:	4602      	mov	r2, r0
 800db04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db06:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db0a:	691b      	ldr	r3, [r3, #16]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d00f      	beq.n	800db30 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db12:	3310      	adds	r3, #16
 800db14:	4618      	mov	r0, r3
 800db16:	f000 ff3f 	bl	800e998 <xTaskRemoveFromEventList>
 800db1a:	4603      	mov	r3, r0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d007      	beq.n	800db30 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800db20:	4b54      	ldr	r3, [pc, #336]	@ (800dc74 <xQueueSemaphoreTake+0x21c>)
 800db22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db26:	601a      	str	r2, [r3, #0]
 800db28:	f3bf 8f4f 	dsb	sy
 800db2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800db30:	f7ff f9b4 	bl	800ce9c <vPortExitCritical>
				return pdPASS;
 800db34:	2301      	movs	r3, #1
 800db36:	e098      	b.n	800dc6a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d112      	bne.n	800db64 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800db3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db40:	2b00      	cmp	r3, #0
 800db42:	d00b      	beq.n	800db5c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800db44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db48:	f383 8811 	msr	BASEPRI, r3
 800db4c:	f3bf 8f6f 	isb	sy
 800db50:	f3bf 8f4f 	dsb	sy
 800db54:	617b      	str	r3, [r7, #20]
}
 800db56:	bf00      	nop
 800db58:	bf00      	nop
 800db5a:	e7fd      	b.n	800db58 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800db5c:	f7ff f99e 	bl	800ce9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800db60:	2300      	movs	r3, #0
 800db62:	e082      	b.n	800dc6a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800db64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db66:	2b00      	cmp	r3, #0
 800db68:	d106      	bne.n	800db78 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800db6a:	f107 030c 	add.w	r3, r7, #12
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 ff76 	bl	800ea60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800db74:	2301      	movs	r3, #1
 800db76:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800db78:	f7ff f990 	bl	800ce9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800db7c:	f000 fcde 	bl	800e53c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800db80:	f7ff f95a 	bl	800ce38 <vPortEnterCritical>
 800db84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db86:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800db8a:	b25b      	sxtb	r3, r3
 800db8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db90:	d103      	bne.n	800db9a <xQueueSemaphoreTake+0x142>
 800db92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db94:	2200      	movs	r2, #0
 800db96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800db9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dba0:	b25b      	sxtb	r3, r3
 800dba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba6:	d103      	bne.n	800dbb0 <xQueueSemaphoreTake+0x158>
 800dba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbaa:	2200      	movs	r2, #0
 800dbac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dbb0:	f7ff f974 	bl	800ce9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dbb4:	463a      	mov	r2, r7
 800dbb6:	f107 030c 	add.w	r3, r7, #12
 800dbba:	4611      	mov	r1, r2
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f000 ff65 	bl	800ea8c <xTaskCheckForTimeOut>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d132      	bne.n	800dc2e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dbc8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dbca:	f000 f973 	bl	800deb4 <prvIsQueueEmpty>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d026      	beq.n	800dc22 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dbd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d109      	bne.n	800dbf0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800dbdc:	f7ff f92c 	bl	800ce38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dbe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe2:	689b      	ldr	r3, [r3, #8]
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f001 f8cb 	bl	800ed80 <xTaskPriorityInherit>
 800dbea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800dbec:	f7ff f956 	bl	800ce9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dbf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbf2:	3324      	adds	r3, #36	@ 0x24
 800dbf4:	683a      	ldr	r2, [r7, #0]
 800dbf6:	4611      	mov	r1, r2
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f000 fe7b 	bl	800e8f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dbfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc00:	f000 f906 	bl	800de10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc04:	f000 fca8 	bl	800e558 <xTaskResumeAll>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	f47f af67 	bne.w	800dade <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800dc10:	4b18      	ldr	r3, [pc, #96]	@ (800dc74 <xQueueSemaphoreTake+0x21c>)
 800dc12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc16:	601a      	str	r2, [r3, #0]
 800dc18:	f3bf 8f4f 	dsb	sy
 800dc1c:	f3bf 8f6f 	isb	sy
 800dc20:	e75d      	b.n	800dade <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800dc22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc24:	f000 f8f4 	bl	800de10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc28:	f000 fc96 	bl	800e558 <xTaskResumeAll>
 800dc2c:	e757      	b.n	800dade <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800dc2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc30:	f000 f8ee 	bl	800de10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc34:	f000 fc90 	bl	800e558 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc3a:	f000 f93b 	bl	800deb4 <prvIsQueueEmpty>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	f43f af4c 	beq.w	800dade <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dc46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d00d      	beq.n	800dc68 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800dc4c:	f7ff f8f4 	bl	800ce38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dc50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc52:	f000 f835 	bl	800dcc0 <prvGetDisinheritPriorityAfterTimeout>
 800dc56:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800dc58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc5a:	689b      	ldr	r3, [r3, #8]
 800dc5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f001 f966 	bl	800ef30 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dc64:	f7ff f91a 	bl	800ce9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dc68:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	3738      	adds	r7, #56	@ 0x38
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	bd80      	pop	{r7, pc}
 800dc72:	bf00      	nop
 800dc74:	e000ed04 	.word	0xe000ed04

0800dc78 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b084      	sub	sp, #16
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d10b      	bne.n	800dca2 <vQueueDelete+0x2a>
	__asm volatile
 800dc8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc8e:	f383 8811 	msr	BASEPRI, r3
 800dc92:	f3bf 8f6f 	isb	sy
 800dc96:	f3bf 8f4f 	dsb	sy
 800dc9a:	60bb      	str	r3, [r7, #8]
}
 800dc9c:	bf00      	nop
 800dc9e:	bf00      	nop
 800dca0:	e7fd      	b.n	800dc9e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800dca2:	68f8      	ldr	r0, [r7, #12]
 800dca4:	f000 f95e 	bl	800df64 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d102      	bne.n	800dcb8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800dcb2:	68f8      	ldr	r0, [r7, #12]
 800dcb4:	f7fe fdb8 	bl	800c828 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800dcb8:	bf00      	nop
 800dcba:	3710      	adds	r7, #16
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b085      	sub	sp, #20
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d006      	beq.n	800dcde <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800dcda:	60fb      	str	r3, [r7, #12]
 800dcdc:	e001      	b.n	800dce2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800dcde:	2300      	movs	r3, #0
 800dce0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dce2:	68fb      	ldr	r3, [r7, #12]
	}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3714      	adds	r7, #20
 800dce8:	46bd      	mov	sp, r7
 800dcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcee:	4770      	bx	lr

0800dcf0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b086      	sub	sp, #24
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	60f8      	str	r0, [r7, #12]
 800dcf8:	60b9      	str	r1, [r7, #8]
 800dcfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d10d      	bne.n	800dd2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d14d      	bne.n	800ddb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f001 f898 	bl	800ee50 <xTaskPriorityDisinherit>
 800dd20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2200      	movs	r2, #0
 800dd26:	609a      	str	r2, [r3, #8]
 800dd28:	e043      	b.n	800ddb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d119      	bne.n	800dd64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	6858      	ldr	r0, [r3, #4]
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd38:	461a      	mov	r2, r3
 800dd3a:	68b9      	ldr	r1, [r7, #8]
 800dd3c:	f002 fa7e 	bl	801023c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	685a      	ldr	r2, [r3, #4]
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd48:	441a      	add	r2, r3
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	685a      	ldr	r2, [r3, #4]
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	689b      	ldr	r3, [r3, #8]
 800dd56:	429a      	cmp	r2, r3
 800dd58:	d32b      	bcc.n	800ddb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	681a      	ldr	r2, [r3, #0]
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	605a      	str	r2, [r3, #4]
 800dd62:	e026      	b.n	800ddb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	68d8      	ldr	r0, [r3, #12]
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd6c:	461a      	mov	r2, r3
 800dd6e:	68b9      	ldr	r1, [r7, #8]
 800dd70:	f002 fa64 	bl	801023c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	68da      	ldr	r2, [r3, #12]
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd7c:	425b      	negs	r3, r3
 800dd7e:	441a      	add	r2, r3
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	68da      	ldr	r2, [r3, #12]
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	429a      	cmp	r2, r3
 800dd8e:	d207      	bcs.n	800dda0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	689a      	ldr	r2, [r3, #8]
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd98:	425b      	negs	r3, r3
 800dd9a:	441a      	add	r2, r3
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2b02      	cmp	r3, #2
 800dda4:	d105      	bne.n	800ddb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d002      	beq.n	800ddb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ddac:	693b      	ldr	r3, [r7, #16]
 800ddae:	3b01      	subs	r3, #1
 800ddb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	1c5a      	adds	r2, r3, #1
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ddba:	697b      	ldr	r3, [r7, #20]
}
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	3718      	adds	r7, #24
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd80      	pop	{r7, pc}

0800ddc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b082      	sub	sp, #8
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
 800ddcc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d018      	beq.n	800de08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	68da      	ldr	r2, [r3, #12]
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddde:	441a      	add	r2, r3
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	68da      	ldr	r2, [r3, #12]
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	689b      	ldr	r3, [r3, #8]
 800ddec:	429a      	cmp	r2, r3
 800ddee:	d303      	bcc.n	800ddf8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681a      	ldr	r2, [r3, #0]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	68d9      	ldr	r1, [r3, #12]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de00:	461a      	mov	r2, r3
 800de02:	6838      	ldr	r0, [r7, #0]
 800de04:	f002 fa1a 	bl	801023c <memcpy>
	}
}
 800de08:	bf00      	nop
 800de0a:	3708      	adds	r7, #8
 800de0c:	46bd      	mov	sp, r7
 800de0e:	bd80      	pop	{r7, pc}

0800de10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b084      	sub	sp, #16
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800de18:	f7ff f80e 	bl	800ce38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de24:	e011      	b.n	800de4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d012      	beq.n	800de54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	3324      	adds	r3, #36	@ 0x24
 800de32:	4618      	mov	r0, r3
 800de34:	f000 fdb0 	bl	800e998 <xTaskRemoveFromEventList>
 800de38:	4603      	mov	r3, r0
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d001      	beq.n	800de42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800de3e:	f000 fe89 	bl	800eb54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800de42:	7bfb      	ldrb	r3, [r7, #15]
 800de44:	3b01      	subs	r3, #1
 800de46:	b2db      	uxtb	r3, r3
 800de48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	dce9      	bgt.n	800de26 <prvUnlockQueue+0x16>
 800de52:	e000      	b.n	800de56 <prvUnlockQueue+0x46>
					break;
 800de54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	22ff      	movs	r2, #255	@ 0xff
 800de5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800de5e:	f7ff f81d 	bl	800ce9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800de62:	f7fe ffe9 	bl	800ce38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de6e:	e011      	b.n	800de94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	691b      	ldr	r3, [r3, #16]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d012      	beq.n	800de9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	3310      	adds	r3, #16
 800de7c:	4618      	mov	r0, r3
 800de7e:	f000 fd8b 	bl	800e998 <xTaskRemoveFromEventList>
 800de82:	4603      	mov	r3, r0
 800de84:	2b00      	cmp	r3, #0
 800de86:	d001      	beq.n	800de8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800de88:	f000 fe64 	bl	800eb54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800de8c:	7bbb      	ldrb	r3, [r7, #14]
 800de8e:	3b01      	subs	r3, #1
 800de90:	b2db      	uxtb	r3, r3
 800de92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	dce9      	bgt.n	800de70 <prvUnlockQueue+0x60>
 800de9c:	e000      	b.n	800dea0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800de9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	22ff      	movs	r2, #255	@ 0xff
 800dea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800dea8:	f7fe fff8 	bl	800ce9c <vPortExitCritical>
}
 800deac:	bf00      	nop
 800deae:	3710      	adds	r7, #16
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}

0800deb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b084      	sub	sp, #16
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800debc:	f7fe ffbc 	bl	800ce38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d102      	bne.n	800dece <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dec8:	2301      	movs	r3, #1
 800deca:	60fb      	str	r3, [r7, #12]
 800decc:	e001      	b.n	800ded2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dece:	2300      	movs	r3, #0
 800ded0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ded2:	f7fe ffe3 	bl	800ce9c <vPortExitCritical>

	return xReturn;
 800ded6:	68fb      	ldr	r3, [r7, #12]
}
 800ded8:	4618      	mov	r0, r3
 800deda:	3710      	adds	r7, #16
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}

0800dee0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b084      	sub	sp, #16
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dee8:	f7fe ffa6 	bl	800ce38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800def4:	429a      	cmp	r2, r3
 800def6:	d102      	bne.n	800defe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800def8:	2301      	movs	r3, #1
 800defa:	60fb      	str	r3, [r7, #12]
 800defc:	e001      	b.n	800df02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800defe:	2300      	movs	r3, #0
 800df00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800df02:	f7fe ffcb 	bl	800ce9c <vPortExitCritical>

	return xReturn;
 800df06:	68fb      	ldr	r3, [r7, #12]
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3710      	adds	r7, #16
 800df0c:	46bd      	mov	sp, r7
 800df0e:	bd80      	pop	{r7, pc}

0800df10 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800df10:	b480      	push	{r7}
 800df12:	b085      	sub	sp, #20
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df1a:	2300      	movs	r3, #0
 800df1c:	60fb      	str	r3, [r7, #12]
 800df1e:	e014      	b.n	800df4a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800df20:	4a0f      	ldr	r2, [pc, #60]	@ (800df60 <vQueueAddToRegistry+0x50>)
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d10b      	bne.n	800df44 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800df2c:	490c      	ldr	r1, [pc, #48]	@ (800df60 <vQueueAddToRegistry+0x50>)
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	683a      	ldr	r2, [r7, #0]
 800df32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800df36:	4a0a      	ldr	r2, [pc, #40]	@ (800df60 <vQueueAddToRegistry+0x50>)
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	00db      	lsls	r3, r3, #3
 800df3c:	4413      	add	r3, r2
 800df3e:	687a      	ldr	r2, [r7, #4]
 800df40:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800df42:	e006      	b.n	800df52 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	3301      	adds	r3, #1
 800df48:	60fb      	str	r3, [r7, #12]
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	2b07      	cmp	r3, #7
 800df4e:	d9e7      	bls.n	800df20 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800df50:	bf00      	nop
 800df52:	bf00      	nop
 800df54:	3714      	adds	r7, #20
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr
 800df5e:	bf00      	nop
 800df60:	20002a6c 	.word	0x20002a6c

0800df64 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800df64:	b480      	push	{r7}
 800df66:	b085      	sub	sp, #20
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df6c:	2300      	movs	r3, #0
 800df6e:	60fb      	str	r3, [r7, #12]
 800df70:	e016      	b.n	800dfa0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800df72:	4a10      	ldr	r2, [pc, #64]	@ (800dfb4 <vQueueUnregisterQueue+0x50>)
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	00db      	lsls	r3, r3, #3
 800df78:	4413      	add	r3, r2
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	687a      	ldr	r2, [r7, #4]
 800df7e:	429a      	cmp	r2, r3
 800df80:	d10b      	bne.n	800df9a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800df82:	4a0c      	ldr	r2, [pc, #48]	@ (800dfb4 <vQueueUnregisterQueue+0x50>)
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	2100      	movs	r1, #0
 800df88:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800df8c:	4a09      	ldr	r2, [pc, #36]	@ (800dfb4 <vQueueUnregisterQueue+0x50>)
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	00db      	lsls	r3, r3, #3
 800df92:	4413      	add	r3, r2
 800df94:	2200      	movs	r2, #0
 800df96:	605a      	str	r2, [r3, #4]
				break;
 800df98:	e006      	b.n	800dfa8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	3301      	adds	r3, #1
 800df9e:	60fb      	str	r3, [r7, #12]
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	2b07      	cmp	r3, #7
 800dfa4:	d9e5      	bls.n	800df72 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800dfa6:	bf00      	nop
 800dfa8:	bf00      	nop
 800dfaa:	3714      	adds	r7, #20
 800dfac:	46bd      	mov	sp, r7
 800dfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb2:	4770      	bx	lr
 800dfb4:	20002a6c 	.word	0x20002a6c

0800dfb8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b086      	sub	sp, #24
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	60f8      	str	r0, [r7, #12]
 800dfc0:	60b9      	str	r1, [r7, #8]
 800dfc2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dfc8:	f7fe ff36 	bl	800ce38 <vPortEnterCritical>
 800dfcc:	697b      	ldr	r3, [r7, #20]
 800dfce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dfd2:	b25b      	sxtb	r3, r3
 800dfd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfd8:	d103      	bne.n	800dfe2 <vQueueWaitForMessageRestricted+0x2a>
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dfe8:	b25b      	sxtb	r3, r3
 800dfea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfee:	d103      	bne.n	800dff8 <vQueueWaitForMessageRestricted+0x40>
 800dff0:	697b      	ldr	r3, [r7, #20]
 800dff2:	2200      	movs	r2, #0
 800dff4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dff8:	f7fe ff50 	bl	800ce9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800dffc:	697b      	ldr	r3, [r7, #20]
 800dffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e000:	2b00      	cmp	r3, #0
 800e002:	d106      	bne.n	800e012 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	3324      	adds	r3, #36	@ 0x24
 800e008:	687a      	ldr	r2, [r7, #4]
 800e00a:	68b9      	ldr	r1, [r7, #8]
 800e00c:	4618      	mov	r0, r3
 800e00e:	f000 fc97 	bl	800e940 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e012:	6978      	ldr	r0, [r7, #20]
 800e014:	f7ff fefc 	bl	800de10 <prvUnlockQueue>
	}
 800e018:	bf00      	nop
 800e01a:	3718      	adds	r7, #24
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e020:	b580      	push	{r7, lr}
 800e022:	b08e      	sub	sp, #56	@ 0x38
 800e024:	af04      	add	r7, sp, #16
 800e026:	60f8      	str	r0, [r7, #12]
 800e028:	60b9      	str	r1, [r7, #8]
 800e02a:	607a      	str	r2, [r7, #4]
 800e02c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e030:	2b00      	cmp	r3, #0
 800e032:	d10b      	bne.n	800e04c <xTaskCreateStatic+0x2c>
	__asm volatile
 800e034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e038:	f383 8811 	msr	BASEPRI, r3
 800e03c:	f3bf 8f6f 	isb	sy
 800e040:	f3bf 8f4f 	dsb	sy
 800e044:	623b      	str	r3, [r7, #32]
}
 800e046:	bf00      	nop
 800e048:	bf00      	nop
 800e04a:	e7fd      	b.n	800e048 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d10b      	bne.n	800e06a <xTaskCreateStatic+0x4a>
	__asm volatile
 800e052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e056:	f383 8811 	msr	BASEPRI, r3
 800e05a:	f3bf 8f6f 	isb	sy
 800e05e:	f3bf 8f4f 	dsb	sy
 800e062:	61fb      	str	r3, [r7, #28]
}
 800e064:	bf00      	nop
 800e066:	bf00      	nop
 800e068:	e7fd      	b.n	800e066 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e06a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800e06e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e070:	693b      	ldr	r3, [r7, #16]
 800e072:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800e076:	d00b      	beq.n	800e090 <xTaskCreateStatic+0x70>
	__asm volatile
 800e078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e07c:	f383 8811 	msr	BASEPRI, r3
 800e080:	f3bf 8f6f 	isb	sy
 800e084:	f3bf 8f4f 	dsb	sy
 800e088:	61bb      	str	r3, [r7, #24]
}
 800e08a:	bf00      	nop
 800e08c:	bf00      	nop
 800e08e:	e7fd      	b.n	800e08c <xTaskCreateStatic+0x6c>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e090:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e094:	2b00      	cmp	r3, #0
 800e096:	d01e      	beq.n	800e0d6 <xTaskCreateStatic+0xb6>
 800e098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d01b      	beq.n	800e0d6 <xTaskCreateStatic+0xb6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e0a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0aa:	2202      	movs	r2, #2
 800e0ac:	f883 217d 	strb.w	r2, [r3, #381]	@ 0x17d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	9303      	str	r3, [sp, #12]
 800e0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b6:	9302      	str	r3, [sp, #8]
 800e0b8:	f107 0314 	add.w	r3, r7, #20
 800e0bc:	9301      	str	r3, [sp, #4]
 800e0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c0:	9300      	str	r3, [sp, #0]
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	687a      	ldr	r2, [r7, #4]
 800e0c6:	68b9      	ldr	r1, [r7, #8]
 800e0c8:	68f8      	ldr	r0, [r7, #12]
 800e0ca:	f000 f851 	bl	800e170 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e0ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e0d0:	f000 f91e 	bl	800e310 <prvAddNewTaskToReadyList>
 800e0d4:	e001      	b.n	800e0da <xTaskCreateStatic+0xba>
		}
		else
		{
			xReturn = NULL;
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e0da:	697b      	ldr	r3, [r7, #20]
	}
 800e0dc:	4618      	mov	r0, r3
 800e0de:	3728      	adds	r7, #40	@ 0x28
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	bd80      	pop	{r7, pc}

0800e0e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b08c      	sub	sp, #48	@ 0x30
 800e0e8:	af04      	add	r7, sp, #16
 800e0ea:	60f8      	str	r0, [r7, #12]
 800e0ec:	60b9      	str	r1, [r7, #8]
 800e0ee:	603b      	str	r3, [r7, #0]
 800e0f0:	4613      	mov	r3, r2
 800e0f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e0f4:	88fb      	ldrh	r3, [r7, #6]
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	f7fe fac7 	bl	800c68c <pvPortMalloc>
 800e0fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d00f      	beq.n	800e126 <xTaskCreate+0x42>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e106:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 800e10a:	f7fe fabf 	bl	800c68c <pvPortMalloc>
 800e10e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e110:	69fb      	ldr	r3, [r7, #28]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d003      	beq.n	800e11e <xTaskCreate+0x3a>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e116:	69fb      	ldr	r3, [r7, #28]
 800e118:	697a      	ldr	r2, [r7, #20]
 800e11a:	631a      	str	r2, [r3, #48]	@ 0x30
 800e11c:	e005      	b.n	800e12a <xTaskCreate+0x46>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e11e:	6978      	ldr	r0, [r7, #20]
 800e120:	f7fe fb82 	bl	800c828 <vPortFree>
 800e124:	e001      	b.n	800e12a <xTaskCreate+0x46>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e126:	2300      	movs	r3, #0
 800e128:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e12a:	69fb      	ldr	r3, [r7, #28]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d017      	beq.n	800e160 <xTaskCreate+0x7c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e130:	69fb      	ldr	r3, [r7, #28]
 800e132:	2200      	movs	r2, #0
 800e134:	f883 217d 	strb.w	r2, [r3, #381]	@ 0x17d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e138:	88fa      	ldrh	r2, [r7, #6]
 800e13a:	2300      	movs	r3, #0
 800e13c:	9303      	str	r3, [sp, #12]
 800e13e:	69fb      	ldr	r3, [r7, #28]
 800e140:	9302      	str	r3, [sp, #8]
 800e142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e144:	9301      	str	r3, [sp, #4]
 800e146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e148:	9300      	str	r3, [sp, #0]
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	68b9      	ldr	r1, [r7, #8]
 800e14e:	68f8      	ldr	r0, [r7, #12]
 800e150:	f000 f80e 	bl	800e170 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e154:	69f8      	ldr	r0, [r7, #28]
 800e156:	f000 f8db 	bl	800e310 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e15a:	2301      	movs	r3, #1
 800e15c:	61bb      	str	r3, [r7, #24]
 800e15e:	e002      	b.n	800e166 <xTaskCreate+0x82>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e160:	f04f 33ff 	mov.w	r3, #4294967295
 800e164:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e166:	69bb      	ldr	r3, [r7, #24]
	}
 800e168:	4618      	mov	r0, r3
 800e16a:	3720      	adds	r7, #32
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}

0800e170 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b088      	sub	sp, #32
 800e174:	af00      	add	r7, sp, #0
 800e176:	60f8      	str	r0, [r7, #12]
 800e178:	60b9      	str	r1, [r7, #8]
 800e17a:	607a      	str	r2, [r7, #4]
 800e17c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e180:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	461a      	mov	r2, r3
 800e188:	21a5      	movs	r1, #165	@ 0xa5
 800e18a:	f001 ff92 	bl	80100b2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e198:	3b01      	subs	r3, #1
 800e19a:	009b      	lsls	r3, r3, #2
 800e19c:	4413      	add	r3, r2
 800e19e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e1a0:	69bb      	ldr	r3, [r7, #24]
 800e1a2:	f023 0307 	bic.w	r3, r3, #7
 800e1a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e1a8:	69bb      	ldr	r3, [r7, #24]
 800e1aa:	f003 0307 	and.w	r3, r3, #7
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d00b      	beq.n	800e1ca <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e1b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1b6:	f383 8811 	msr	BASEPRI, r3
 800e1ba:	f3bf 8f6f 	isb	sy
 800e1be:	f3bf 8f4f 	dsb	sy
 800e1c2:	617b      	str	r3, [r7, #20]
}
 800e1c4:	bf00      	nop
 800e1c6:	bf00      	nop
 800e1c8:	e7fd      	b.n	800e1c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e1ca:	68bb      	ldr	r3, [r7, #8]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d01f      	beq.n	800e210 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	61fb      	str	r3, [r7, #28]
 800e1d4:	e012      	b.n	800e1fc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e1d6:	68ba      	ldr	r2, [r7, #8]
 800e1d8:	69fb      	ldr	r3, [r7, #28]
 800e1da:	4413      	add	r3, r2
 800e1dc:	7819      	ldrb	r1, [r3, #0]
 800e1de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1e0:	69fb      	ldr	r3, [r7, #28]
 800e1e2:	4413      	add	r3, r2
 800e1e4:	3334      	adds	r3, #52	@ 0x34
 800e1e6:	460a      	mov	r2, r1
 800e1e8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e1ea:	68ba      	ldr	r2, [r7, #8]
 800e1ec:	69fb      	ldr	r3, [r7, #28]
 800e1ee:	4413      	add	r3, r2
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d006      	beq.n	800e204 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e1f6:	69fb      	ldr	r3, [r7, #28]
 800e1f8:	3301      	adds	r3, #1
 800e1fa:	61fb      	str	r3, [r7, #28]
 800e1fc:	69fb      	ldr	r3, [r7, #28]
 800e1fe:	2b0f      	cmp	r3, #15
 800e200:	d9e9      	bls.n	800e1d6 <prvInitialiseNewTask+0x66>
 800e202:	e000      	b.n	800e206 <prvInitialiseNewTask+0x96>
			{
				break;
 800e204:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e208:	2200      	movs	r2, #0
 800e20a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e20e:	e003      	b.n	800e218 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e212:	2200      	movs	r2, #0
 800e214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e21a:	2b37      	cmp	r3, #55	@ 0x37
 800e21c:	d901      	bls.n	800e222 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e21e:	2337      	movs	r3, #55	@ 0x37
 800e220:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e224:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e226:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e22a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e22c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e230:	2200      	movs	r2, #0
 800e232:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e236:	3304      	adds	r3, #4
 800e238:	4618      	mov	r0, r3
 800e23a:	f7fe fc35 	bl	800caa8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e23e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e240:	3318      	adds	r3, #24
 800e242:	4618      	mov	r0, r3
 800e244:	f7fe fc30 	bl	800caa8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e24a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e24c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e24e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e250:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e256:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e25a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e25c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e260:	2200      	movs	r2, #0
 800e262:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e268:	2200      	movs	r2, #0
 800e26a:	f883 217c 	strb.w	r2, [r3, #380]	@ 0x17c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e26e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e270:	3358      	adds	r3, #88	@ 0x58
 800e272:	f44f 7290 	mov.w	r2, #288	@ 0x120
 800e276:	2100      	movs	r1, #0
 800e278:	4618      	mov	r0, r3
 800e27a:	f001 ff1a 	bl	80100b2 <memset>
 800e27e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e280:	4a20      	ldr	r2, [pc, #128]	@ (800e304 <prvInitialiseNewTask+0x194>)
 800e282:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e286:	4a20      	ldr	r2, [pc, #128]	@ (800e308 <prvInitialiseNewTask+0x198>)
 800e288:	661a      	str	r2, [r3, #96]	@ 0x60
 800e28a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e28c:	4a1f      	ldr	r2, [pc, #124]	@ (800e30c <prvInitialiseNewTask+0x19c>)
 800e28e:	665a      	str	r2, [r3, #100]	@ 0x64
 800e290:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e292:	f04f 0201 	mov.w	r2, #1
 800e296:	f04f 0300 	mov.w	r3, #0
 800e29a:	e9c1 233c 	strd	r2, r3, [r1, #240]	@ 0xf0
 800e29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2a0:	f243 320e 	movw	r2, #13070	@ 0x330e
 800e2a4:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
 800e2a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2aa:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 800e2ae:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
 800e2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2b4:	f241 2234 	movw	r2, #4660	@ 0x1234
 800e2b8:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
 800e2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2be:	f24e 626d 	movw	r2, #58989	@ 0xe66d
 800e2c2:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
 800e2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2c8:	f64d 62ec 	movw	r2, #57068	@ 0xdeec
 800e2cc:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
 800e2d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2d2:	2205      	movs	r2, #5
 800e2d4:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
 800e2d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2da:	220b      	movs	r2, #11
 800e2dc:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e2e0:	683a      	ldr	r2, [r7, #0]
 800e2e2:	68f9      	ldr	r1, [r7, #12]
 800e2e4:	69b8      	ldr	r0, [r7, #24]
 800e2e6:	f7fe fc73 	bl	800cbd0 <pxPortInitialiseStack>
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d002      	beq.n	800e2fc <prvInitialiseNewTask+0x18c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e2fc:	bf00      	nop
 800e2fe:	3720      	adds	r7, #32
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}
 800e304:	2000310c 	.word	0x2000310c
 800e308:	20003174 	.word	0x20003174
 800e30c:	200031dc 	.word	0x200031dc

0800e310 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b082      	sub	sp, #8
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e318:	f7fe fd8e 	bl	800ce38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e31c:	4b2d      	ldr	r3, [pc, #180]	@ (800e3d4 <prvAddNewTaskToReadyList+0xc4>)
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	3301      	adds	r3, #1
 800e322:	4a2c      	ldr	r2, [pc, #176]	@ (800e3d4 <prvAddNewTaskToReadyList+0xc4>)
 800e324:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e326:	4b2c      	ldr	r3, [pc, #176]	@ (800e3d8 <prvAddNewTaskToReadyList+0xc8>)
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d109      	bne.n	800e342 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e32e:	4a2a      	ldr	r2, [pc, #168]	@ (800e3d8 <prvAddNewTaskToReadyList+0xc8>)
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e334:	4b27      	ldr	r3, [pc, #156]	@ (800e3d4 <prvAddNewTaskToReadyList+0xc4>)
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	2b01      	cmp	r3, #1
 800e33a:	d110      	bne.n	800e35e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e33c:	f000 fc2e 	bl	800eb9c <prvInitialiseTaskLists>
 800e340:	e00d      	b.n	800e35e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e342:	4b26      	ldr	r3, [pc, #152]	@ (800e3dc <prvAddNewTaskToReadyList+0xcc>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d109      	bne.n	800e35e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e34a:	4b23      	ldr	r3, [pc, #140]	@ (800e3d8 <prvAddNewTaskToReadyList+0xc8>)
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e354:	429a      	cmp	r2, r3
 800e356:	d802      	bhi.n	800e35e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e358:	4a1f      	ldr	r2, [pc, #124]	@ (800e3d8 <prvAddNewTaskToReadyList+0xc8>)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e35e:	4b20      	ldr	r3, [pc, #128]	@ (800e3e0 <prvAddNewTaskToReadyList+0xd0>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	3301      	adds	r3, #1
 800e364:	4a1e      	ldr	r2, [pc, #120]	@ (800e3e0 <prvAddNewTaskToReadyList+0xd0>)
 800e366:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e368:	4b1d      	ldr	r3, [pc, #116]	@ (800e3e0 <prvAddNewTaskToReadyList+0xd0>)
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e374:	4b1b      	ldr	r3, [pc, #108]	@ (800e3e4 <prvAddNewTaskToReadyList+0xd4>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	429a      	cmp	r2, r3
 800e37a:	d903      	bls.n	800e384 <prvAddNewTaskToReadyList+0x74>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e380:	4a18      	ldr	r2, [pc, #96]	@ (800e3e4 <prvAddNewTaskToReadyList+0xd4>)
 800e382:	6013      	str	r3, [r2, #0]
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e388:	4613      	mov	r3, r2
 800e38a:	009b      	lsls	r3, r3, #2
 800e38c:	4413      	add	r3, r2
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	4a15      	ldr	r2, [pc, #84]	@ (800e3e8 <prvAddNewTaskToReadyList+0xd8>)
 800e392:	441a      	add	r2, r3
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	3304      	adds	r3, #4
 800e398:	4619      	mov	r1, r3
 800e39a:	4610      	mov	r0, r2
 800e39c:	f7fe fb91 	bl	800cac2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e3a0:	f7fe fd7c 	bl	800ce9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e3a4:	4b0d      	ldr	r3, [pc, #52]	@ (800e3dc <prvAddNewTaskToReadyList+0xcc>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d00e      	beq.n	800e3ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e3d8 <prvAddNewTaskToReadyList+0xc8>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3b6:	429a      	cmp	r2, r3
 800e3b8:	d207      	bcs.n	800e3ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e3ba:	4b0c      	ldr	r3, [pc, #48]	@ (800e3ec <prvAddNewTaskToReadyList+0xdc>)
 800e3bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3c0:	601a      	str	r2, [r3, #0]
 800e3c2:	f3bf 8f4f 	dsb	sy
 800e3c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e3ca:	bf00      	nop
 800e3cc:	3708      	adds	r7, #8
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	bd80      	pop	{r7, pc}
 800e3d2:	bf00      	nop
 800e3d4:	20002f80 	.word	0x20002f80
 800e3d8:	20002aac 	.word	0x20002aac
 800e3dc:	20002f8c 	.word	0x20002f8c
 800e3e0:	20002f9c 	.word	0x20002f9c
 800e3e4:	20002f88 	.word	0x20002f88
 800e3e8:	20002ab0 	.word	0x20002ab0
 800e3ec:	e000ed04 	.word	0xe000ed04

0800e3f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d018      	beq.n	800e434 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e402:	4b14      	ldr	r3, [pc, #80]	@ (800e454 <vTaskDelay+0x64>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d00b      	beq.n	800e422 <vTaskDelay+0x32>
	__asm volatile
 800e40a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e40e:	f383 8811 	msr	BASEPRI, r3
 800e412:	f3bf 8f6f 	isb	sy
 800e416:	f3bf 8f4f 	dsb	sy
 800e41a:	60bb      	str	r3, [r7, #8]
}
 800e41c:	bf00      	nop
 800e41e:	bf00      	nop
 800e420:	e7fd      	b.n	800e41e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e422:	f000 f88b 	bl	800e53c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e426:	2100      	movs	r1, #0
 800e428:	6878      	ldr	r0, [r7, #4]
 800e42a:	f000 fe19 	bl	800f060 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e42e:	f000 f893 	bl	800e558 <xTaskResumeAll>
 800e432:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d107      	bne.n	800e44a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e43a:	4b07      	ldr	r3, [pc, #28]	@ (800e458 <vTaskDelay+0x68>)
 800e43c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e440:	601a      	str	r2, [r3, #0]
 800e442:	f3bf 8f4f 	dsb	sy
 800e446:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e44a:	bf00      	nop
 800e44c:	3710      	adds	r7, #16
 800e44e:	46bd      	mov	sp, r7
 800e450:	bd80      	pop	{r7, pc}
 800e452:	bf00      	nop
 800e454:	20002fa8 	.word	0x20002fa8
 800e458:	e000ed04 	.word	0xe000ed04

0800e45c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b08a      	sub	sp, #40	@ 0x28
 800e460:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e462:	2300      	movs	r3, #0
 800e464:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e466:	2300      	movs	r3, #0
 800e468:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e46a:	463a      	mov	r2, r7
 800e46c:	1d39      	adds	r1, r7, #4
 800e46e:	f107 0308 	add.w	r3, r7, #8
 800e472:	4618      	mov	r0, r3
 800e474:	f7fe f8d6 	bl	800c624 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e478:	6839      	ldr	r1, [r7, #0]
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	68ba      	ldr	r2, [r7, #8]
 800e47e:	9202      	str	r2, [sp, #8]
 800e480:	9301      	str	r3, [sp, #4]
 800e482:	2300      	movs	r3, #0
 800e484:	9300      	str	r3, [sp, #0]
 800e486:	2300      	movs	r3, #0
 800e488:	460a      	mov	r2, r1
 800e48a:	4924      	ldr	r1, [pc, #144]	@ (800e51c <vTaskStartScheduler+0xc0>)
 800e48c:	4824      	ldr	r0, [pc, #144]	@ (800e520 <vTaskStartScheduler+0xc4>)
 800e48e:	f7ff fdc7 	bl	800e020 <xTaskCreateStatic>
 800e492:	4603      	mov	r3, r0
 800e494:	4a23      	ldr	r2, [pc, #140]	@ (800e524 <vTaskStartScheduler+0xc8>)
 800e496:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e498:	4b22      	ldr	r3, [pc, #136]	@ (800e524 <vTaskStartScheduler+0xc8>)
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d002      	beq.n	800e4a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	617b      	str	r3, [r7, #20]
 800e4a4:	e001      	b.n	800e4aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e4aa:	697b      	ldr	r3, [r7, #20]
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d102      	bne.n	800e4b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e4b0:	f000 fe2a 	bl	800f108 <xTimerCreateTimerTask>
 800e4b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d11b      	bne.n	800e4f4 <vTaskStartScheduler+0x98>
	__asm volatile
 800e4bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4c0:	f383 8811 	msr	BASEPRI, r3
 800e4c4:	f3bf 8f6f 	isb	sy
 800e4c8:	f3bf 8f4f 	dsb	sy
 800e4cc:	613b      	str	r3, [r7, #16]
}
 800e4ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e4d0:	4b15      	ldr	r3, [pc, #84]	@ (800e528 <vTaskStartScheduler+0xcc>)
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	3358      	adds	r3, #88	@ 0x58
 800e4d6:	4a15      	ldr	r2, [pc, #84]	@ (800e52c <vTaskStartScheduler+0xd0>)
 800e4d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e4da:	4b15      	ldr	r3, [pc, #84]	@ (800e530 <vTaskStartScheduler+0xd4>)
 800e4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e4e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e4e2:	4b14      	ldr	r3, [pc, #80]	@ (800e534 <vTaskStartScheduler+0xd8>)
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e4e8:	4b13      	ldr	r3, [pc, #76]	@ (800e538 <vTaskStartScheduler+0xdc>)
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e4ee:	f7fe fbff 	bl	800ccf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e4f2:	e00f      	b.n	800e514 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4fa:	d10b      	bne.n	800e514 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e4fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e500:	f383 8811 	msr	BASEPRI, r3
 800e504:	f3bf 8f6f 	isb	sy
 800e508:	f3bf 8f4f 	dsb	sy
 800e50c:	60fb      	str	r3, [r7, #12]
}
 800e50e:	bf00      	nop
 800e510:	bf00      	nop
 800e512:	e7fd      	b.n	800e510 <vTaskStartScheduler+0xb4>
}
 800e514:	bf00      	nop
 800e516:	3718      	adds	r7, #24
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}
 800e51c:	080155b8 	.word	0x080155b8
 800e520:	0800eb6d 	.word	0x0800eb6d
 800e524:	20002fa4 	.word	0x20002fa4
 800e528:	20002aac 	.word	0x20002aac
 800e52c:	20000434 	.word	0x20000434
 800e530:	20002fa0 	.word	0x20002fa0
 800e534:	20002f8c 	.word	0x20002f8c
 800e538:	20002f84 	.word	0x20002f84

0800e53c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e53c:	b480      	push	{r7}
 800e53e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e540:	4b04      	ldr	r3, [pc, #16]	@ (800e554 <vTaskSuspendAll+0x18>)
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	3301      	adds	r3, #1
 800e546:	4a03      	ldr	r2, [pc, #12]	@ (800e554 <vTaskSuspendAll+0x18>)
 800e548:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e54a:	bf00      	nop
 800e54c:	46bd      	mov	sp, r7
 800e54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e552:	4770      	bx	lr
 800e554:	20002fa8 	.word	0x20002fa8

0800e558 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b084      	sub	sp, #16
 800e55c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e55e:	2300      	movs	r3, #0
 800e560:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e562:	2300      	movs	r3, #0
 800e564:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e566:	4b42      	ldr	r3, [pc, #264]	@ (800e670 <xTaskResumeAll+0x118>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d10b      	bne.n	800e586 <xTaskResumeAll+0x2e>
	__asm volatile
 800e56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e572:	f383 8811 	msr	BASEPRI, r3
 800e576:	f3bf 8f6f 	isb	sy
 800e57a:	f3bf 8f4f 	dsb	sy
 800e57e:	603b      	str	r3, [r7, #0]
}
 800e580:	bf00      	nop
 800e582:	bf00      	nop
 800e584:	e7fd      	b.n	800e582 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e586:	f7fe fc57 	bl	800ce38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e58a:	4b39      	ldr	r3, [pc, #228]	@ (800e670 <xTaskResumeAll+0x118>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	3b01      	subs	r3, #1
 800e590:	4a37      	ldr	r2, [pc, #220]	@ (800e670 <xTaskResumeAll+0x118>)
 800e592:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e594:	4b36      	ldr	r3, [pc, #216]	@ (800e670 <xTaskResumeAll+0x118>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d162      	bne.n	800e662 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e59c:	4b35      	ldr	r3, [pc, #212]	@ (800e674 <xTaskResumeAll+0x11c>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d05e      	beq.n	800e662 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e5a4:	e02f      	b.n	800e606 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e5a6:	4b34      	ldr	r3, [pc, #208]	@ (800e678 <xTaskResumeAll+0x120>)
 800e5a8:	68db      	ldr	r3, [r3, #12]
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	3318      	adds	r3, #24
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f7fe fae2 	bl	800cb7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	3304      	adds	r3, #4
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f7fe fadd 	bl	800cb7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5c6:	4b2d      	ldr	r3, [pc, #180]	@ (800e67c <xTaskResumeAll+0x124>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d903      	bls.n	800e5d6 <xTaskResumeAll+0x7e>
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5d2:	4a2a      	ldr	r2, [pc, #168]	@ (800e67c <xTaskResumeAll+0x124>)
 800e5d4:	6013      	str	r3, [r2, #0]
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5da:	4613      	mov	r3, r2
 800e5dc:	009b      	lsls	r3, r3, #2
 800e5de:	4413      	add	r3, r2
 800e5e0:	009b      	lsls	r3, r3, #2
 800e5e2:	4a27      	ldr	r2, [pc, #156]	@ (800e680 <xTaskResumeAll+0x128>)
 800e5e4:	441a      	add	r2, r3
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	3304      	adds	r3, #4
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	4610      	mov	r0, r2
 800e5ee:	f7fe fa68 	bl	800cac2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5f6:	4b23      	ldr	r3, [pc, #140]	@ (800e684 <xTaskResumeAll+0x12c>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5fc:	429a      	cmp	r2, r3
 800e5fe:	d302      	bcc.n	800e606 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e600:	4b21      	ldr	r3, [pc, #132]	@ (800e688 <xTaskResumeAll+0x130>)
 800e602:	2201      	movs	r2, #1
 800e604:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e606:	4b1c      	ldr	r3, [pc, #112]	@ (800e678 <xTaskResumeAll+0x120>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d1cb      	bne.n	800e5a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d001      	beq.n	800e618 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e614:	f000 fb66 	bl	800ece4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e618:	4b1c      	ldr	r3, [pc, #112]	@ (800e68c <xTaskResumeAll+0x134>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d010      	beq.n	800e646 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e624:	f000 f846 	bl	800e6b4 <xTaskIncrementTick>
 800e628:	4603      	mov	r3, r0
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d002      	beq.n	800e634 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e62e:	4b16      	ldr	r3, [pc, #88]	@ (800e688 <xTaskResumeAll+0x130>)
 800e630:	2201      	movs	r2, #1
 800e632:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	3b01      	subs	r3, #1
 800e638:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d1f1      	bne.n	800e624 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e640:	4b12      	ldr	r3, [pc, #72]	@ (800e68c <xTaskResumeAll+0x134>)
 800e642:	2200      	movs	r2, #0
 800e644:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e646:	4b10      	ldr	r3, [pc, #64]	@ (800e688 <xTaskResumeAll+0x130>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d009      	beq.n	800e662 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e64e:	2301      	movs	r3, #1
 800e650:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e652:	4b0f      	ldr	r3, [pc, #60]	@ (800e690 <xTaskResumeAll+0x138>)
 800e654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e658:	601a      	str	r2, [r3, #0]
 800e65a:	f3bf 8f4f 	dsb	sy
 800e65e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e662:	f7fe fc1b 	bl	800ce9c <vPortExitCritical>

	return xAlreadyYielded;
 800e666:	68bb      	ldr	r3, [r7, #8]
}
 800e668:	4618      	mov	r0, r3
 800e66a:	3710      	adds	r7, #16
 800e66c:	46bd      	mov	sp, r7
 800e66e:	bd80      	pop	{r7, pc}
 800e670:	20002fa8 	.word	0x20002fa8
 800e674:	20002f80 	.word	0x20002f80
 800e678:	20002f40 	.word	0x20002f40
 800e67c:	20002f88 	.word	0x20002f88
 800e680:	20002ab0 	.word	0x20002ab0
 800e684:	20002aac 	.word	0x20002aac
 800e688:	20002f94 	.word	0x20002f94
 800e68c:	20002f90 	.word	0x20002f90
 800e690:	e000ed04 	.word	0xe000ed04

0800e694 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e694:	b480      	push	{r7}
 800e696:	b083      	sub	sp, #12
 800e698:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e69a:	4b05      	ldr	r3, [pc, #20]	@ (800e6b0 <xTaskGetTickCount+0x1c>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e6a0:	687b      	ldr	r3, [r7, #4]
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	370c      	adds	r7, #12
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ac:	4770      	bx	lr
 800e6ae:	bf00      	nop
 800e6b0:	20002f84 	.word	0x20002f84

0800e6b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e6b4:	b580      	push	{r7, lr}
 800e6b6:	b086      	sub	sp, #24
 800e6b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e6be:	4b4f      	ldr	r3, [pc, #316]	@ (800e7fc <xTaskIncrementTick+0x148>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	f040 8090 	bne.w	800e7e8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e6c8:	4b4d      	ldr	r3, [pc, #308]	@ (800e800 <xTaskIncrementTick+0x14c>)
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	3301      	adds	r3, #1
 800e6ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e6d0:	4a4b      	ldr	r2, [pc, #300]	@ (800e800 <xTaskIncrementTick+0x14c>)
 800e6d2:	693b      	ldr	r3, [r7, #16]
 800e6d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d121      	bne.n	800e720 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e6dc:	4b49      	ldr	r3, [pc, #292]	@ (800e804 <xTaskIncrementTick+0x150>)
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d00b      	beq.n	800e6fe <xTaskIncrementTick+0x4a>
	__asm volatile
 800e6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ea:	f383 8811 	msr	BASEPRI, r3
 800e6ee:	f3bf 8f6f 	isb	sy
 800e6f2:	f3bf 8f4f 	dsb	sy
 800e6f6:	603b      	str	r3, [r7, #0]
}
 800e6f8:	bf00      	nop
 800e6fa:	bf00      	nop
 800e6fc:	e7fd      	b.n	800e6fa <xTaskIncrementTick+0x46>
 800e6fe:	4b41      	ldr	r3, [pc, #260]	@ (800e804 <xTaskIncrementTick+0x150>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	60fb      	str	r3, [r7, #12]
 800e704:	4b40      	ldr	r3, [pc, #256]	@ (800e808 <xTaskIncrementTick+0x154>)
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a3e      	ldr	r2, [pc, #248]	@ (800e804 <xTaskIncrementTick+0x150>)
 800e70a:	6013      	str	r3, [r2, #0]
 800e70c:	4a3e      	ldr	r2, [pc, #248]	@ (800e808 <xTaskIncrementTick+0x154>)
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	6013      	str	r3, [r2, #0]
 800e712:	4b3e      	ldr	r3, [pc, #248]	@ (800e80c <xTaskIncrementTick+0x158>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	3301      	adds	r3, #1
 800e718:	4a3c      	ldr	r2, [pc, #240]	@ (800e80c <xTaskIncrementTick+0x158>)
 800e71a:	6013      	str	r3, [r2, #0]
 800e71c:	f000 fae2 	bl	800ece4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e720:	4b3b      	ldr	r3, [pc, #236]	@ (800e810 <xTaskIncrementTick+0x15c>)
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	693a      	ldr	r2, [r7, #16]
 800e726:	429a      	cmp	r2, r3
 800e728:	d349      	bcc.n	800e7be <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e72a:	4b36      	ldr	r3, [pc, #216]	@ (800e804 <xTaskIncrementTick+0x150>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d104      	bne.n	800e73e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e734:	4b36      	ldr	r3, [pc, #216]	@ (800e810 <xTaskIncrementTick+0x15c>)
 800e736:	f04f 32ff 	mov.w	r2, #4294967295
 800e73a:	601a      	str	r2, [r3, #0]
					break;
 800e73c:	e03f      	b.n	800e7be <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e73e:	4b31      	ldr	r3, [pc, #196]	@ (800e804 <xTaskIncrementTick+0x150>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	68db      	ldr	r3, [r3, #12]
 800e744:	68db      	ldr	r3, [r3, #12]
 800e746:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e748:	68bb      	ldr	r3, [r7, #8]
 800e74a:	685b      	ldr	r3, [r3, #4]
 800e74c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e74e:	693a      	ldr	r2, [r7, #16]
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	429a      	cmp	r2, r3
 800e754:	d203      	bcs.n	800e75e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e756:	4a2e      	ldr	r2, [pc, #184]	@ (800e810 <xTaskIncrementTick+0x15c>)
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e75c:	e02f      	b.n	800e7be <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	3304      	adds	r3, #4
 800e762:	4618      	mov	r0, r3
 800e764:	f7fe fa0a 	bl	800cb7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d004      	beq.n	800e77a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e770:	68bb      	ldr	r3, [r7, #8]
 800e772:	3318      	adds	r3, #24
 800e774:	4618      	mov	r0, r3
 800e776:	f7fe fa01 	bl	800cb7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e77e:	4b25      	ldr	r3, [pc, #148]	@ (800e814 <xTaskIncrementTick+0x160>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	429a      	cmp	r2, r3
 800e784:	d903      	bls.n	800e78e <xTaskIncrementTick+0xda>
 800e786:	68bb      	ldr	r3, [r7, #8]
 800e788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e78a:	4a22      	ldr	r2, [pc, #136]	@ (800e814 <xTaskIncrementTick+0x160>)
 800e78c:	6013      	str	r3, [r2, #0]
 800e78e:	68bb      	ldr	r3, [r7, #8]
 800e790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e792:	4613      	mov	r3, r2
 800e794:	009b      	lsls	r3, r3, #2
 800e796:	4413      	add	r3, r2
 800e798:	009b      	lsls	r3, r3, #2
 800e79a:	4a1f      	ldr	r2, [pc, #124]	@ (800e818 <xTaskIncrementTick+0x164>)
 800e79c:	441a      	add	r2, r3
 800e79e:	68bb      	ldr	r3, [r7, #8]
 800e7a0:	3304      	adds	r3, #4
 800e7a2:	4619      	mov	r1, r3
 800e7a4:	4610      	mov	r0, r2
 800e7a6:	f7fe f98c 	bl	800cac2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7ae:	4b1b      	ldr	r3, [pc, #108]	@ (800e81c <xTaskIncrementTick+0x168>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7b4:	429a      	cmp	r2, r3
 800e7b6:	d3b8      	bcc.n	800e72a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e7bc:	e7b5      	b.n	800e72a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e7be:	4b17      	ldr	r3, [pc, #92]	@ (800e81c <xTaskIncrementTick+0x168>)
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7c4:	4914      	ldr	r1, [pc, #80]	@ (800e818 <xTaskIncrementTick+0x164>)
 800e7c6:	4613      	mov	r3, r2
 800e7c8:	009b      	lsls	r3, r3, #2
 800e7ca:	4413      	add	r3, r2
 800e7cc:	009b      	lsls	r3, r3, #2
 800e7ce:	440b      	add	r3, r1
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	2b01      	cmp	r3, #1
 800e7d4:	d901      	bls.n	800e7da <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e7da:	4b11      	ldr	r3, [pc, #68]	@ (800e820 <xTaskIncrementTick+0x16c>)
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d007      	beq.n	800e7f2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	617b      	str	r3, [r7, #20]
 800e7e6:	e004      	b.n	800e7f2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e7e8:	4b0e      	ldr	r3, [pc, #56]	@ (800e824 <xTaskIncrementTick+0x170>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	3301      	adds	r3, #1
 800e7ee:	4a0d      	ldr	r2, [pc, #52]	@ (800e824 <xTaskIncrementTick+0x170>)
 800e7f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e7f2:	697b      	ldr	r3, [r7, #20]
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3718      	adds	r7, #24
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}
 800e7fc:	20002fa8 	.word	0x20002fa8
 800e800:	20002f84 	.word	0x20002f84
 800e804:	20002f38 	.word	0x20002f38
 800e808:	20002f3c 	.word	0x20002f3c
 800e80c:	20002f98 	.word	0x20002f98
 800e810:	20002fa0 	.word	0x20002fa0
 800e814:	20002f88 	.word	0x20002f88
 800e818:	20002ab0 	.word	0x20002ab0
 800e81c:	20002aac 	.word	0x20002aac
 800e820:	20002f94 	.word	0x20002f94
 800e824:	20002f90 	.word	0x20002f90

0800e828 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e828:	b480      	push	{r7}
 800e82a:	b085      	sub	sp, #20
 800e82c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e82e:	4b2b      	ldr	r3, [pc, #172]	@ (800e8dc <vTaskSwitchContext+0xb4>)
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d003      	beq.n	800e83e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e836:	4b2a      	ldr	r3, [pc, #168]	@ (800e8e0 <vTaskSwitchContext+0xb8>)
 800e838:	2201      	movs	r2, #1
 800e83a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e83c:	e047      	b.n	800e8ce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e83e:	4b28      	ldr	r3, [pc, #160]	@ (800e8e0 <vTaskSwitchContext+0xb8>)
 800e840:	2200      	movs	r2, #0
 800e842:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e844:	4b27      	ldr	r3, [pc, #156]	@ (800e8e4 <vTaskSwitchContext+0xbc>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	60fb      	str	r3, [r7, #12]
 800e84a:	e011      	b.n	800e870 <vTaskSwitchContext+0x48>
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d10b      	bne.n	800e86a <vTaskSwitchContext+0x42>
	__asm volatile
 800e852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e856:	f383 8811 	msr	BASEPRI, r3
 800e85a:	f3bf 8f6f 	isb	sy
 800e85e:	f3bf 8f4f 	dsb	sy
 800e862:	607b      	str	r3, [r7, #4]
}
 800e864:	bf00      	nop
 800e866:	bf00      	nop
 800e868:	e7fd      	b.n	800e866 <vTaskSwitchContext+0x3e>
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	3b01      	subs	r3, #1
 800e86e:	60fb      	str	r3, [r7, #12]
 800e870:	491d      	ldr	r1, [pc, #116]	@ (800e8e8 <vTaskSwitchContext+0xc0>)
 800e872:	68fa      	ldr	r2, [r7, #12]
 800e874:	4613      	mov	r3, r2
 800e876:	009b      	lsls	r3, r3, #2
 800e878:	4413      	add	r3, r2
 800e87a:	009b      	lsls	r3, r3, #2
 800e87c:	440b      	add	r3, r1
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d0e3      	beq.n	800e84c <vTaskSwitchContext+0x24>
 800e884:	68fa      	ldr	r2, [r7, #12]
 800e886:	4613      	mov	r3, r2
 800e888:	009b      	lsls	r3, r3, #2
 800e88a:	4413      	add	r3, r2
 800e88c:	009b      	lsls	r3, r3, #2
 800e88e:	4a16      	ldr	r2, [pc, #88]	@ (800e8e8 <vTaskSwitchContext+0xc0>)
 800e890:	4413      	add	r3, r2
 800e892:	60bb      	str	r3, [r7, #8]
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	685b      	ldr	r3, [r3, #4]
 800e898:	685a      	ldr	r2, [r3, #4]
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	605a      	str	r2, [r3, #4]
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	685a      	ldr	r2, [r3, #4]
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	3308      	adds	r3, #8
 800e8a6:	429a      	cmp	r2, r3
 800e8a8:	d104      	bne.n	800e8b4 <vTaskSwitchContext+0x8c>
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	685b      	ldr	r3, [r3, #4]
 800e8ae:	685a      	ldr	r2, [r3, #4]
 800e8b0:	68bb      	ldr	r3, [r7, #8]
 800e8b2:	605a      	str	r2, [r3, #4]
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	685b      	ldr	r3, [r3, #4]
 800e8b8:	68db      	ldr	r3, [r3, #12]
 800e8ba:	4a0c      	ldr	r2, [pc, #48]	@ (800e8ec <vTaskSwitchContext+0xc4>)
 800e8bc:	6013      	str	r3, [r2, #0]
 800e8be:	4a09      	ldr	r2, [pc, #36]	@ (800e8e4 <vTaskSwitchContext+0xbc>)
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e8c4:	4b09      	ldr	r3, [pc, #36]	@ (800e8ec <vTaskSwitchContext+0xc4>)
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	3358      	adds	r3, #88	@ 0x58
 800e8ca:	4a09      	ldr	r2, [pc, #36]	@ (800e8f0 <vTaskSwitchContext+0xc8>)
 800e8cc:	6013      	str	r3, [r2, #0]
}
 800e8ce:	bf00      	nop
 800e8d0:	3714      	adds	r7, #20
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d8:	4770      	bx	lr
 800e8da:	bf00      	nop
 800e8dc:	20002fa8 	.word	0x20002fa8
 800e8e0:	20002f94 	.word	0x20002f94
 800e8e4:	20002f88 	.word	0x20002f88
 800e8e8:	20002ab0 	.word	0x20002ab0
 800e8ec:	20002aac 	.word	0x20002aac
 800e8f0:	20000434 	.word	0x20000434

0800e8f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b084      	sub	sp, #16
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
 800e8fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d10b      	bne.n	800e91c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e908:	f383 8811 	msr	BASEPRI, r3
 800e90c:	f3bf 8f6f 	isb	sy
 800e910:	f3bf 8f4f 	dsb	sy
 800e914:	60fb      	str	r3, [r7, #12]
}
 800e916:	bf00      	nop
 800e918:	bf00      	nop
 800e91a:	e7fd      	b.n	800e918 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e91c:	4b07      	ldr	r3, [pc, #28]	@ (800e93c <vTaskPlaceOnEventList+0x48>)
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	3318      	adds	r3, #24
 800e922:	4619      	mov	r1, r3
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f7fe f8f0 	bl	800cb0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e92a:	2101      	movs	r1, #1
 800e92c:	6838      	ldr	r0, [r7, #0]
 800e92e:	f000 fb97 	bl	800f060 <prvAddCurrentTaskToDelayedList>
}
 800e932:	bf00      	nop
 800e934:	3710      	adds	r7, #16
 800e936:	46bd      	mov	sp, r7
 800e938:	bd80      	pop	{r7, pc}
 800e93a:	bf00      	nop
 800e93c:	20002aac 	.word	0x20002aac

0800e940 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e940:	b580      	push	{r7, lr}
 800e942:	b086      	sub	sp, #24
 800e944:	af00      	add	r7, sp, #0
 800e946:	60f8      	str	r0, [r7, #12]
 800e948:	60b9      	str	r1, [r7, #8]
 800e94a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d10b      	bne.n	800e96a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e956:	f383 8811 	msr	BASEPRI, r3
 800e95a:	f3bf 8f6f 	isb	sy
 800e95e:	f3bf 8f4f 	dsb	sy
 800e962:	617b      	str	r3, [r7, #20]
}
 800e964:	bf00      	nop
 800e966:	bf00      	nop
 800e968:	e7fd      	b.n	800e966 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e96a:	4b0a      	ldr	r3, [pc, #40]	@ (800e994 <vTaskPlaceOnEventListRestricted+0x54>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	3318      	adds	r3, #24
 800e970:	4619      	mov	r1, r3
 800e972:	68f8      	ldr	r0, [r7, #12]
 800e974:	f7fe f8a5 	bl	800cac2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d002      	beq.n	800e984 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e97e:	f04f 33ff 	mov.w	r3, #4294967295
 800e982:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e984:	6879      	ldr	r1, [r7, #4]
 800e986:	68b8      	ldr	r0, [r7, #8]
 800e988:	f000 fb6a 	bl	800f060 <prvAddCurrentTaskToDelayedList>
	}
 800e98c:	bf00      	nop
 800e98e:	3718      	adds	r7, #24
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	20002aac 	.word	0x20002aac

0800e998 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b086      	sub	sp, #24
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	68db      	ldr	r3, [r3, #12]
 800e9a4:	68db      	ldr	r3, [r3, #12]
 800e9a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d10b      	bne.n	800e9c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9b2:	f383 8811 	msr	BASEPRI, r3
 800e9b6:	f3bf 8f6f 	isb	sy
 800e9ba:	f3bf 8f4f 	dsb	sy
 800e9be:	60fb      	str	r3, [r7, #12]
}
 800e9c0:	bf00      	nop
 800e9c2:	bf00      	nop
 800e9c4:	e7fd      	b.n	800e9c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	3318      	adds	r3, #24
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f7fe f8d6 	bl	800cb7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e9d0:	4b1d      	ldr	r3, [pc, #116]	@ (800ea48 <xTaskRemoveFromEventList+0xb0>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d11d      	bne.n	800ea14 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	3304      	adds	r3, #4
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7fe f8cd 	bl	800cb7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e9e2:	693b      	ldr	r3, [r7, #16]
 800e9e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9e6:	4b19      	ldr	r3, [pc, #100]	@ (800ea4c <xTaskRemoveFromEventList+0xb4>)
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	d903      	bls.n	800e9f6 <xTaskRemoveFromEventList+0x5e>
 800e9ee:	693b      	ldr	r3, [r7, #16]
 800e9f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9f2:	4a16      	ldr	r2, [pc, #88]	@ (800ea4c <xTaskRemoveFromEventList+0xb4>)
 800e9f4:	6013      	str	r3, [r2, #0]
 800e9f6:	693b      	ldr	r3, [r7, #16]
 800e9f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9fa:	4613      	mov	r3, r2
 800e9fc:	009b      	lsls	r3, r3, #2
 800e9fe:	4413      	add	r3, r2
 800ea00:	009b      	lsls	r3, r3, #2
 800ea02:	4a13      	ldr	r2, [pc, #76]	@ (800ea50 <xTaskRemoveFromEventList+0xb8>)
 800ea04:	441a      	add	r2, r3
 800ea06:	693b      	ldr	r3, [r7, #16]
 800ea08:	3304      	adds	r3, #4
 800ea0a:	4619      	mov	r1, r3
 800ea0c:	4610      	mov	r0, r2
 800ea0e:	f7fe f858 	bl	800cac2 <vListInsertEnd>
 800ea12:	e005      	b.n	800ea20 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	3318      	adds	r3, #24
 800ea18:	4619      	mov	r1, r3
 800ea1a:	480e      	ldr	r0, [pc, #56]	@ (800ea54 <xTaskRemoveFromEventList+0xbc>)
 800ea1c:	f7fe f851 	bl	800cac2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ea20:	693b      	ldr	r3, [r7, #16]
 800ea22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea24:	4b0c      	ldr	r3, [pc, #48]	@ (800ea58 <xTaskRemoveFromEventList+0xc0>)
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d905      	bls.n	800ea3a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ea2e:	2301      	movs	r3, #1
 800ea30:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ea32:	4b0a      	ldr	r3, [pc, #40]	@ (800ea5c <xTaskRemoveFromEventList+0xc4>)
 800ea34:	2201      	movs	r2, #1
 800ea36:	601a      	str	r2, [r3, #0]
 800ea38:	e001      	b.n	800ea3e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ea3e:	697b      	ldr	r3, [r7, #20]
}
 800ea40:	4618      	mov	r0, r3
 800ea42:	3718      	adds	r7, #24
 800ea44:	46bd      	mov	sp, r7
 800ea46:	bd80      	pop	{r7, pc}
 800ea48:	20002fa8 	.word	0x20002fa8
 800ea4c:	20002f88 	.word	0x20002f88
 800ea50:	20002ab0 	.word	0x20002ab0
 800ea54:	20002f40 	.word	0x20002f40
 800ea58:	20002aac 	.word	0x20002aac
 800ea5c:	20002f94 	.word	0x20002f94

0800ea60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ea60:	b480      	push	{r7}
 800ea62:	b083      	sub	sp, #12
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ea68:	4b06      	ldr	r3, [pc, #24]	@ (800ea84 <vTaskInternalSetTimeOutState+0x24>)
 800ea6a:	681a      	ldr	r2, [r3, #0]
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ea70:	4b05      	ldr	r3, [pc, #20]	@ (800ea88 <vTaskInternalSetTimeOutState+0x28>)
 800ea72:	681a      	ldr	r2, [r3, #0]
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	605a      	str	r2, [r3, #4]
}
 800ea78:	bf00      	nop
 800ea7a:	370c      	adds	r7, #12
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea82:	4770      	bx	lr
 800ea84:	20002f98 	.word	0x20002f98
 800ea88:	20002f84 	.word	0x20002f84

0800ea8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b088      	sub	sp, #32
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d10b      	bne.n	800eab4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ea9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaa0:	f383 8811 	msr	BASEPRI, r3
 800eaa4:	f3bf 8f6f 	isb	sy
 800eaa8:	f3bf 8f4f 	dsb	sy
 800eaac:	613b      	str	r3, [r7, #16]
}
 800eaae:	bf00      	nop
 800eab0:	bf00      	nop
 800eab2:	e7fd      	b.n	800eab0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d10b      	bne.n	800ead2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800eaba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eabe:	f383 8811 	msr	BASEPRI, r3
 800eac2:	f3bf 8f6f 	isb	sy
 800eac6:	f3bf 8f4f 	dsb	sy
 800eaca:	60fb      	str	r3, [r7, #12]
}
 800eacc:	bf00      	nop
 800eace:	bf00      	nop
 800ead0:	e7fd      	b.n	800eace <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ead2:	f7fe f9b1 	bl	800ce38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ead6:	4b1d      	ldr	r3, [pc, #116]	@ (800eb4c <xTaskCheckForTimeOut+0xc0>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	685b      	ldr	r3, [r3, #4]
 800eae0:	69ba      	ldr	r2, [r7, #24]
 800eae2:	1ad3      	subs	r3, r2, r3
 800eae4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800eae6:	683b      	ldr	r3, [r7, #0]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eaee:	d102      	bne.n	800eaf6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	61fb      	str	r3, [r7, #28]
 800eaf4:	e023      	b.n	800eb3e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681a      	ldr	r2, [r3, #0]
 800eafa:	4b15      	ldr	r3, [pc, #84]	@ (800eb50 <xTaskCheckForTimeOut+0xc4>)
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	429a      	cmp	r2, r3
 800eb00:	d007      	beq.n	800eb12 <xTaskCheckForTimeOut+0x86>
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	69ba      	ldr	r2, [r7, #24]
 800eb08:	429a      	cmp	r2, r3
 800eb0a:	d302      	bcc.n	800eb12 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800eb0c:	2301      	movs	r3, #1
 800eb0e:	61fb      	str	r3, [r7, #28]
 800eb10:	e015      	b.n	800eb3e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800eb12:	683b      	ldr	r3, [r7, #0]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	697a      	ldr	r2, [r7, #20]
 800eb18:	429a      	cmp	r2, r3
 800eb1a:	d20b      	bcs.n	800eb34 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	681a      	ldr	r2, [r3, #0]
 800eb20:	697b      	ldr	r3, [r7, #20]
 800eb22:	1ad2      	subs	r2, r2, r3
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800eb28:	6878      	ldr	r0, [r7, #4]
 800eb2a:	f7ff ff99 	bl	800ea60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	61fb      	str	r3, [r7, #28]
 800eb32:	e004      	b.n	800eb3e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	2200      	movs	r2, #0
 800eb38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800eb3e:	f7fe f9ad 	bl	800ce9c <vPortExitCritical>

	return xReturn;
 800eb42:	69fb      	ldr	r3, [r7, #28]
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3720      	adds	r7, #32
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}
 800eb4c:	20002f84 	.word	0x20002f84
 800eb50:	20002f98 	.word	0x20002f98

0800eb54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eb54:	b480      	push	{r7}
 800eb56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800eb58:	4b03      	ldr	r3, [pc, #12]	@ (800eb68 <vTaskMissedYield+0x14>)
 800eb5a:	2201      	movs	r2, #1
 800eb5c:	601a      	str	r2, [r3, #0]
}
 800eb5e:	bf00      	nop
 800eb60:	46bd      	mov	sp, r7
 800eb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb66:	4770      	bx	lr
 800eb68:	20002f94 	.word	0x20002f94

0800eb6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800eb74:	f000 f852 	bl	800ec1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eb78:	4b06      	ldr	r3, [pc, #24]	@ (800eb94 <prvIdleTask+0x28>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	2b01      	cmp	r3, #1
 800eb7e:	d9f9      	bls.n	800eb74 <prvIdleTask+0x8>
			{
				taskYIELD();
 800eb80:	4b05      	ldr	r3, [pc, #20]	@ (800eb98 <prvIdleTask+0x2c>)
 800eb82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb86:	601a      	str	r2, [r3, #0]
 800eb88:	f3bf 8f4f 	dsb	sy
 800eb8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800eb90:	e7f0      	b.n	800eb74 <prvIdleTask+0x8>
 800eb92:	bf00      	nop
 800eb94:	20002ab0 	.word	0x20002ab0
 800eb98:	e000ed04 	.word	0xe000ed04

0800eb9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b082      	sub	sp, #8
 800eba0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eba2:	2300      	movs	r3, #0
 800eba4:	607b      	str	r3, [r7, #4]
 800eba6:	e00c      	b.n	800ebc2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800eba8:	687a      	ldr	r2, [r7, #4]
 800ebaa:	4613      	mov	r3, r2
 800ebac:	009b      	lsls	r3, r3, #2
 800ebae:	4413      	add	r3, r2
 800ebb0:	009b      	lsls	r3, r3, #2
 800ebb2:	4a12      	ldr	r2, [pc, #72]	@ (800ebfc <prvInitialiseTaskLists+0x60>)
 800ebb4:	4413      	add	r3, r2
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	f7fd ff56 	bl	800ca68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	3301      	adds	r3, #1
 800ebc0:	607b      	str	r3, [r7, #4]
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2b37      	cmp	r3, #55	@ 0x37
 800ebc6:	d9ef      	bls.n	800eba8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ebc8:	480d      	ldr	r0, [pc, #52]	@ (800ec00 <prvInitialiseTaskLists+0x64>)
 800ebca:	f7fd ff4d 	bl	800ca68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ebce:	480d      	ldr	r0, [pc, #52]	@ (800ec04 <prvInitialiseTaskLists+0x68>)
 800ebd0:	f7fd ff4a 	bl	800ca68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ebd4:	480c      	ldr	r0, [pc, #48]	@ (800ec08 <prvInitialiseTaskLists+0x6c>)
 800ebd6:	f7fd ff47 	bl	800ca68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ebda:	480c      	ldr	r0, [pc, #48]	@ (800ec0c <prvInitialiseTaskLists+0x70>)
 800ebdc:	f7fd ff44 	bl	800ca68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ebe0:	480b      	ldr	r0, [pc, #44]	@ (800ec10 <prvInitialiseTaskLists+0x74>)
 800ebe2:	f7fd ff41 	bl	800ca68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ebe6:	4b0b      	ldr	r3, [pc, #44]	@ (800ec14 <prvInitialiseTaskLists+0x78>)
 800ebe8:	4a05      	ldr	r2, [pc, #20]	@ (800ec00 <prvInitialiseTaskLists+0x64>)
 800ebea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ebec:	4b0a      	ldr	r3, [pc, #40]	@ (800ec18 <prvInitialiseTaskLists+0x7c>)
 800ebee:	4a05      	ldr	r2, [pc, #20]	@ (800ec04 <prvInitialiseTaskLists+0x68>)
 800ebf0:	601a      	str	r2, [r3, #0]
}
 800ebf2:	bf00      	nop
 800ebf4:	3708      	adds	r7, #8
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}
 800ebfa:	bf00      	nop
 800ebfc:	20002ab0 	.word	0x20002ab0
 800ec00:	20002f10 	.word	0x20002f10
 800ec04:	20002f24 	.word	0x20002f24
 800ec08:	20002f40 	.word	0x20002f40
 800ec0c:	20002f54 	.word	0x20002f54
 800ec10:	20002f6c 	.word	0x20002f6c
 800ec14:	20002f38 	.word	0x20002f38
 800ec18:	20002f3c 	.word	0x20002f3c

0800ec1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b082      	sub	sp, #8
 800ec20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ec22:	e019      	b.n	800ec58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ec24:	f7fe f908 	bl	800ce38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec28:	4b10      	ldr	r3, [pc, #64]	@ (800ec6c <prvCheckTasksWaitingTermination+0x50>)
 800ec2a:	68db      	ldr	r3, [r3, #12]
 800ec2c:	68db      	ldr	r3, [r3, #12]
 800ec2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	3304      	adds	r3, #4
 800ec34:	4618      	mov	r0, r3
 800ec36:	f7fd ffa1 	bl	800cb7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ec3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ec70 <prvCheckTasksWaitingTermination+0x54>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	3b01      	subs	r3, #1
 800ec40:	4a0b      	ldr	r2, [pc, #44]	@ (800ec70 <prvCheckTasksWaitingTermination+0x54>)
 800ec42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ec44:	4b0b      	ldr	r3, [pc, #44]	@ (800ec74 <prvCheckTasksWaitingTermination+0x58>)
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	3b01      	subs	r3, #1
 800ec4a:	4a0a      	ldr	r2, [pc, #40]	@ (800ec74 <prvCheckTasksWaitingTermination+0x58>)
 800ec4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ec4e:	f7fe f925 	bl	800ce9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ec52:	6878      	ldr	r0, [r7, #4]
 800ec54:	f000 f810 	bl	800ec78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ec58:	4b06      	ldr	r3, [pc, #24]	@ (800ec74 <prvCheckTasksWaitingTermination+0x58>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d1e1      	bne.n	800ec24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */

}
 800ec60:	bf00      	nop
 800ec62:	bf00      	nop
 800ec64:	3708      	adds	r7, #8
 800ec66:	46bd      	mov	sp, r7
 800ec68:	bd80      	pop	{r7, pc}
 800ec6a:	bf00      	nop
 800ec6c:	20002f54 	.word	0x20002f54
 800ec70:	20002f80 	.word	0x20002f80
 800ec74:	20002f68 	.word	0x20002f68

0800ec78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b084      	sub	sp, #16
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	3358      	adds	r3, #88	@ 0x58
 800ec84:	4618      	mov	r0, r3
 800ec86:	f001 fa2d 	bl	80100e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d108      	bne.n	800eca6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f7fd fdc5 	bl	800c828 <vPortFree>
				vPortFree( pxTCB );
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f7fd fdc2 	bl	800c828 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800eca4:	e019      	b.n	800ecda <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 800ecac:	2b01      	cmp	r3, #1
 800ecae:	d103      	bne.n	800ecb8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ecb0:	6878      	ldr	r0, [r7, #4]
 800ecb2:	f7fd fdb9 	bl	800c828 <vPortFree>
	}
 800ecb6:	e010      	b.n	800ecda <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	d00b      	beq.n	800ecda <prvDeleteTCB+0x62>
	__asm volatile
 800ecc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecc6:	f383 8811 	msr	BASEPRI, r3
 800ecca:	f3bf 8f6f 	isb	sy
 800ecce:	f3bf 8f4f 	dsb	sy
 800ecd2:	60fb      	str	r3, [r7, #12]
}
 800ecd4:	bf00      	nop
 800ecd6:	bf00      	nop
 800ecd8:	e7fd      	b.n	800ecd6 <prvDeleteTCB+0x5e>
	}
 800ecda:	bf00      	nop
 800ecdc:	3710      	adds	r7, #16
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}
	...

0800ece4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ece4:	b480      	push	{r7}
 800ece6:	b083      	sub	sp, #12
 800ece8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ecea:	4b0c      	ldr	r3, [pc, #48]	@ (800ed1c <prvResetNextTaskUnblockTime+0x38>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d104      	bne.n	800ecfe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ecf4:	4b0a      	ldr	r3, [pc, #40]	@ (800ed20 <prvResetNextTaskUnblockTime+0x3c>)
 800ecf6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecfa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ecfc:	e008      	b.n	800ed10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ecfe:	4b07      	ldr	r3, [pc, #28]	@ (800ed1c <prvResetNextTaskUnblockTime+0x38>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	68db      	ldr	r3, [r3, #12]
 800ed04:	68db      	ldr	r3, [r3, #12]
 800ed06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	685b      	ldr	r3, [r3, #4]
 800ed0c:	4a04      	ldr	r2, [pc, #16]	@ (800ed20 <prvResetNextTaskUnblockTime+0x3c>)
 800ed0e:	6013      	str	r3, [r2, #0]
}
 800ed10:	bf00      	nop
 800ed12:	370c      	adds	r7, #12
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr
 800ed1c:	20002f38 	.word	0x20002f38
 800ed20:	20002fa0 	.word	0x20002fa0

0800ed24 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ed24:	b480      	push	{r7}
 800ed26:	b083      	sub	sp, #12
 800ed28:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ed2a:	4b05      	ldr	r3, [pc, #20]	@ (800ed40 <xTaskGetCurrentTaskHandle+0x1c>)
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800ed30:	687b      	ldr	r3, [r7, #4]
	}
 800ed32:	4618      	mov	r0, r3
 800ed34:	370c      	adds	r7, #12
 800ed36:	46bd      	mov	sp, r7
 800ed38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3c:	4770      	bx	lr
 800ed3e:	bf00      	nop
 800ed40:	20002aac 	.word	0x20002aac

0800ed44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ed44:	b480      	push	{r7}
 800ed46:	b083      	sub	sp, #12
 800ed48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ed4a:	4b0b      	ldr	r3, [pc, #44]	@ (800ed78 <xTaskGetSchedulerState+0x34>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d102      	bne.n	800ed58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ed52:	2301      	movs	r3, #1
 800ed54:	607b      	str	r3, [r7, #4]
 800ed56:	e008      	b.n	800ed6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed58:	4b08      	ldr	r3, [pc, #32]	@ (800ed7c <xTaskGetSchedulerState+0x38>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d102      	bne.n	800ed66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ed60:	2302      	movs	r3, #2
 800ed62:	607b      	str	r3, [r7, #4]
 800ed64:	e001      	b.n	800ed6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ed66:	2300      	movs	r3, #0
 800ed68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ed6a:	687b      	ldr	r3, [r7, #4]
	}
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	370c      	adds	r7, #12
 800ed70:	46bd      	mov	sp, r7
 800ed72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed76:	4770      	bx	lr
 800ed78:	20002f8c 	.word	0x20002f8c
 800ed7c:	20002fa8 	.word	0x20002fa8

0800ed80 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b084      	sub	sp, #16
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d051      	beq.n	800ee3a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed9a:	4b2a      	ldr	r3, [pc, #168]	@ (800ee44 <xTaskPriorityInherit+0xc4>)
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eda0:	429a      	cmp	r2, r3
 800eda2:	d241      	bcs.n	800ee28 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800eda4:	68bb      	ldr	r3, [r7, #8]
 800eda6:	699b      	ldr	r3, [r3, #24]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	db06      	blt.n	800edba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800edac:	4b25      	ldr	r3, [pc, #148]	@ (800ee44 <xTaskPriorityInherit+0xc4>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edb2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800edb6:	68bb      	ldr	r3, [r7, #8]
 800edb8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	6959      	ldr	r1, [r3, #20]
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edc2:	4613      	mov	r3, r2
 800edc4:	009b      	lsls	r3, r3, #2
 800edc6:	4413      	add	r3, r2
 800edc8:	009b      	lsls	r3, r3, #2
 800edca:	4a1f      	ldr	r2, [pc, #124]	@ (800ee48 <xTaskPriorityInherit+0xc8>)
 800edcc:	4413      	add	r3, r2
 800edce:	4299      	cmp	r1, r3
 800edd0:	d122      	bne.n	800ee18 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	3304      	adds	r3, #4
 800edd6:	4618      	mov	r0, r3
 800edd8:	f7fd fed0 	bl	800cb7c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800eddc:	4b19      	ldr	r3, [pc, #100]	@ (800ee44 <xTaskPriorityInherit+0xc4>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ede2:	68bb      	ldr	r3, [r7, #8]
 800ede4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ede6:	68bb      	ldr	r3, [r7, #8]
 800ede8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edea:	4b18      	ldr	r3, [pc, #96]	@ (800ee4c <xTaskPriorityInherit+0xcc>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	429a      	cmp	r2, r3
 800edf0:	d903      	bls.n	800edfa <xTaskPriorityInherit+0x7a>
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edf6:	4a15      	ldr	r2, [pc, #84]	@ (800ee4c <xTaskPriorityInherit+0xcc>)
 800edf8:	6013      	str	r3, [r2, #0]
 800edfa:	68bb      	ldr	r3, [r7, #8]
 800edfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edfe:	4613      	mov	r3, r2
 800ee00:	009b      	lsls	r3, r3, #2
 800ee02:	4413      	add	r3, r2
 800ee04:	009b      	lsls	r3, r3, #2
 800ee06:	4a10      	ldr	r2, [pc, #64]	@ (800ee48 <xTaskPriorityInherit+0xc8>)
 800ee08:	441a      	add	r2, r3
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	3304      	adds	r3, #4
 800ee0e:	4619      	mov	r1, r3
 800ee10:	4610      	mov	r0, r2
 800ee12:	f7fd fe56 	bl	800cac2 <vListInsertEnd>
 800ee16:	e004      	b.n	800ee22 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ee18:	4b0a      	ldr	r3, [pc, #40]	@ (800ee44 <xTaskPriorityInherit+0xc4>)
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee1e:	68bb      	ldr	r3, [r7, #8]
 800ee20:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ee22:	2301      	movs	r3, #1
 800ee24:	60fb      	str	r3, [r7, #12]
 800ee26:	e008      	b.n	800ee3a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ee2c:	4b05      	ldr	r3, [pc, #20]	@ (800ee44 <xTaskPriorityInherit+0xc4>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d201      	bcs.n	800ee3a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ee36:	2301      	movs	r3, #1
 800ee38:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
	}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	3710      	adds	r7, #16
 800ee40:	46bd      	mov	sp, r7
 800ee42:	bd80      	pop	{r7, pc}
 800ee44:	20002aac 	.word	0x20002aac
 800ee48:	20002ab0 	.word	0x20002ab0
 800ee4c:	20002f88 	.word	0x20002f88

0800ee50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b086      	sub	sp, #24
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d058      	beq.n	800ef18 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ee66:	4b2f      	ldr	r3, [pc, #188]	@ (800ef24 <xTaskPriorityDisinherit+0xd4>)
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	693a      	ldr	r2, [r7, #16]
 800ee6c:	429a      	cmp	r2, r3
 800ee6e:	d00b      	beq.n	800ee88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ee70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee74:	f383 8811 	msr	BASEPRI, r3
 800ee78:	f3bf 8f6f 	isb	sy
 800ee7c:	f3bf 8f4f 	dsb	sy
 800ee80:	60fb      	str	r3, [r7, #12]
}
 800ee82:	bf00      	nop
 800ee84:	bf00      	nop
 800ee86:	e7fd      	b.n	800ee84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ee88:	693b      	ldr	r3, [r7, #16]
 800ee8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d10b      	bne.n	800eea8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ee90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee94:	f383 8811 	msr	BASEPRI, r3
 800ee98:	f3bf 8f6f 	isb	sy
 800ee9c:	f3bf 8f4f 	dsb	sy
 800eea0:	60bb      	str	r3, [r7, #8]
}
 800eea2:	bf00      	nop
 800eea4:	bf00      	nop
 800eea6:	e7fd      	b.n	800eea4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800eea8:	693b      	ldr	r3, [r7, #16]
 800eeaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eeac:	1e5a      	subs	r2, r3, #1
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eeba:	429a      	cmp	r2, r3
 800eebc:	d02c      	beq.n	800ef18 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eebe:	693b      	ldr	r3, [r7, #16]
 800eec0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d128      	bne.n	800ef18 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eec6:	693b      	ldr	r3, [r7, #16]
 800eec8:	3304      	adds	r3, #4
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7fd fe56 	bl	800cb7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800eed0:	693b      	ldr	r3, [r7, #16]
 800eed2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eed4:	693b      	ldr	r3, [r7, #16]
 800eed6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eed8:	693b      	ldr	r3, [r7, #16]
 800eeda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eedc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800eee0:	693b      	ldr	r3, [r7, #16]
 800eee2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800eee4:	693b      	ldr	r3, [r7, #16]
 800eee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eee8:	4b0f      	ldr	r3, [pc, #60]	@ (800ef28 <xTaskPriorityDisinherit+0xd8>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d903      	bls.n	800eef8 <xTaskPriorityDisinherit+0xa8>
 800eef0:	693b      	ldr	r3, [r7, #16]
 800eef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eef4:	4a0c      	ldr	r2, [pc, #48]	@ (800ef28 <xTaskPriorityDisinherit+0xd8>)
 800eef6:	6013      	str	r3, [r2, #0]
 800eef8:	693b      	ldr	r3, [r7, #16]
 800eefa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eefc:	4613      	mov	r3, r2
 800eefe:	009b      	lsls	r3, r3, #2
 800ef00:	4413      	add	r3, r2
 800ef02:	009b      	lsls	r3, r3, #2
 800ef04:	4a09      	ldr	r2, [pc, #36]	@ (800ef2c <xTaskPriorityDisinherit+0xdc>)
 800ef06:	441a      	add	r2, r3
 800ef08:	693b      	ldr	r3, [r7, #16]
 800ef0a:	3304      	adds	r3, #4
 800ef0c:	4619      	mov	r1, r3
 800ef0e:	4610      	mov	r0, r2
 800ef10:	f7fd fdd7 	bl	800cac2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ef14:	2301      	movs	r3, #1
 800ef16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ef18:	697b      	ldr	r3, [r7, #20]
	}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3718      	adds	r7, #24
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	20002aac 	.word	0x20002aac
 800ef28:	20002f88 	.word	0x20002f88
 800ef2c:	20002ab0 	.word	0x20002ab0

0800ef30 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b088      	sub	sp, #32
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
 800ef38:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ef3e:	2301      	movs	r3, #1
 800ef40:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d06c      	beq.n	800f022 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ef48:	69bb      	ldr	r3, [r7, #24]
 800ef4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d10b      	bne.n	800ef68 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ef50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef54:	f383 8811 	msr	BASEPRI, r3
 800ef58:	f3bf 8f6f 	isb	sy
 800ef5c:	f3bf 8f4f 	dsb	sy
 800ef60:	60fb      	str	r3, [r7, #12]
}
 800ef62:	bf00      	nop
 800ef64:	bf00      	nop
 800ef66:	e7fd      	b.n	800ef64 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ef68:	69bb      	ldr	r3, [r7, #24]
 800ef6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef6c:	683a      	ldr	r2, [r7, #0]
 800ef6e:	429a      	cmp	r2, r3
 800ef70:	d902      	bls.n	800ef78 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	61fb      	str	r3, [r7, #28]
 800ef76:	e002      	b.n	800ef7e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ef78:	69bb      	ldr	r3, [r7, #24]
 800ef7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef7c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ef7e:	69bb      	ldr	r3, [r7, #24]
 800ef80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef82:	69fa      	ldr	r2, [r7, #28]
 800ef84:	429a      	cmp	r2, r3
 800ef86:	d04c      	beq.n	800f022 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ef88:	69bb      	ldr	r3, [r7, #24]
 800ef8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef8c:	697a      	ldr	r2, [r7, #20]
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	d147      	bne.n	800f022 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ef92:	4b26      	ldr	r3, [pc, #152]	@ (800f02c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	69ba      	ldr	r2, [r7, #24]
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d10b      	bne.n	800efb4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800ef9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efa0:	f383 8811 	msr	BASEPRI, r3
 800efa4:	f3bf 8f6f 	isb	sy
 800efa8:	f3bf 8f4f 	dsb	sy
 800efac:	60bb      	str	r3, [r7, #8]
}
 800efae:	bf00      	nop
 800efb0:	bf00      	nop
 800efb2:	e7fd      	b.n	800efb0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800efb4:	69bb      	ldr	r3, [r7, #24]
 800efb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800efba:	69bb      	ldr	r3, [r7, #24]
 800efbc:	69fa      	ldr	r2, [r7, #28]
 800efbe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800efc0:	69bb      	ldr	r3, [r7, #24]
 800efc2:	699b      	ldr	r3, [r3, #24]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	db04      	blt.n	800efd2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800efc8:	69fb      	ldr	r3, [r7, #28]
 800efca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800efce:	69bb      	ldr	r3, [r7, #24]
 800efd0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800efd2:	69bb      	ldr	r3, [r7, #24]
 800efd4:	6959      	ldr	r1, [r3, #20]
 800efd6:	693a      	ldr	r2, [r7, #16]
 800efd8:	4613      	mov	r3, r2
 800efda:	009b      	lsls	r3, r3, #2
 800efdc:	4413      	add	r3, r2
 800efde:	009b      	lsls	r3, r3, #2
 800efe0:	4a13      	ldr	r2, [pc, #76]	@ (800f030 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800efe2:	4413      	add	r3, r2
 800efe4:	4299      	cmp	r1, r3
 800efe6:	d11c      	bne.n	800f022 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800efe8:	69bb      	ldr	r3, [r7, #24]
 800efea:	3304      	adds	r3, #4
 800efec:	4618      	mov	r0, r3
 800efee:	f7fd fdc5 	bl	800cb7c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800eff2:	69bb      	ldr	r3, [r7, #24]
 800eff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eff6:	4b0f      	ldr	r3, [pc, #60]	@ (800f034 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	429a      	cmp	r2, r3
 800effc:	d903      	bls.n	800f006 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800effe:	69bb      	ldr	r3, [r7, #24]
 800f000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f002:	4a0c      	ldr	r2, [pc, #48]	@ (800f034 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f004:	6013      	str	r3, [r2, #0]
 800f006:	69bb      	ldr	r3, [r7, #24]
 800f008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f00a:	4613      	mov	r3, r2
 800f00c:	009b      	lsls	r3, r3, #2
 800f00e:	4413      	add	r3, r2
 800f010:	009b      	lsls	r3, r3, #2
 800f012:	4a07      	ldr	r2, [pc, #28]	@ (800f030 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f014:	441a      	add	r2, r3
 800f016:	69bb      	ldr	r3, [r7, #24]
 800f018:	3304      	adds	r3, #4
 800f01a:	4619      	mov	r1, r3
 800f01c:	4610      	mov	r0, r2
 800f01e:	f7fd fd50 	bl	800cac2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f022:	bf00      	nop
 800f024:	3720      	adds	r7, #32
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}
 800f02a:	bf00      	nop
 800f02c:	20002aac 	.word	0x20002aac
 800f030:	20002ab0 	.word	0x20002ab0
 800f034:	20002f88 	.word	0x20002f88

0800f038 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f038:	b480      	push	{r7}
 800f03a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f03c:	4b07      	ldr	r3, [pc, #28]	@ (800f05c <pvTaskIncrementMutexHeldCount+0x24>)
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d004      	beq.n	800f04e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f044:	4b05      	ldr	r3, [pc, #20]	@ (800f05c <pvTaskIncrementMutexHeldCount+0x24>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f04a:	3201      	adds	r2, #1
 800f04c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f04e:	4b03      	ldr	r3, [pc, #12]	@ (800f05c <pvTaskIncrementMutexHeldCount+0x24>)
 800f050:	681b      	ldr	r3, [r3, #0]
	}
 800f052:	4618      	mov	r0, r3
 800f054:	46bd      	mov	sp, r7
 800f056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05a:	4770      	bx	lr
 800f05c:	20002aac 	.word	0x20002aac

0800f060 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b084      	sub	sp, #16
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
 800f068:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f06a:	4b21      	ldr	r3, [pc, #132]	@ (800f0f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f070:	4b20      	ldr	r3, [pc, #128]	@ (800f0f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	3304      	adds	r3, #4
 800f076:	4618      	mov	r0, r3
 800f078:	f7fd fd80 	bl	800cb7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f082:	d10a      	bne.n	800f09a <prvAddCurrentTaskToDelayedList+0x3a>
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d007      	beq.n	800f09a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f08a:	4b1a      	ldr	r3, [pc, #104]	@ (800f0f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	3304      	adds	r3, #4
 800f090:	4619      	mov	r1, r3
 800f092:	4819      	ldr	r0, [pc, #100]	@ (800f0f8 <prvAddCurrentTaskToDelayedList+0x98>)
 800f094:	f7fd fd15 	bl	800cac2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f098:	e026      	b.n	800f0e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f09a:	68fa      	ldr	r2, [r7, #12]
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	4413      	add	r3, r2
 800f0a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f0a2:	4b14      	ldr	r3, [pc, #80]	@ (800f0f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	68ba      	ldr	r2, [r7, #8]
 800f0a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f0aa:	68ba      	ldr	r2, [r7, #8]
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	429a      	cmp	r2, r3
 800f0b0:	d209      	bcs.n	800f0c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f0b2:	4b12      	ldr	r3, [pc, #72]	@ (800f0fc <prvAddCurrentTaskToDelayedList+0x9c>)
 800f0b4:	681a      	ldr	r2, [r3, #0]
 800f0b6:	4b0f      	ldr	r3, [pc, #60]	@ (800f0f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	3304      	adds	r3, #4
 800f0bc:	4619      	mov	r1, r3
 800f0be:	4610      	mov	r0, r2
 800f0c0:	f7fd fd23 	bl	800cb0a <vListInsert>
}
 800f0c4:	e010      	b.n	800f0e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f0c6:	4b0e      	ldr	r3, [pc, #56]	@ (800f100 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f0c8:	681a      	ldr	r2, [r3, #0]
 800f0ca:	4b0a      	ldr	r3, [pc, #40]	@ (800f0f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	3304      	adds	r3, #4
 800f0d0:	4619      	mov	r1, r3
 800f0d2:	4610      	mov	r0, r2
 800f0d4:	f7fd fd19 	bl	800cb0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f0d8:	4b0a      	ldr	r3, [pc, #40]	@ (800f104 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	68ba      	ldr	r2, [r7, #8]
 800f0de:	429a      	cmp	r2, r3
 800f0e0:	d202      	bcs.n	800f0e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f0e2:	4a08      	ldr	r2, [pc, #32]	@ (800f104 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f0e4:	68bb      	ldr	r3, [r7, #8]
 800f0e6:	6013      	str	r3, [r2, #0]
}
 800f0e8:	bf00      	nop
 800f0ea:	3710      	adds	r7, #16
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}
 800f0f0:	20002f84 	.word	0x20002f84
 800f0f4:	20002aac 	.word	0x20002aac
 800f0f8:	20002f6c 	.word	0x20002f6c
 800f0fc:	20002f3c 	.word	0x20002f3c
 800f100:	20002f38 	.word	0x20002f38
 800f104:	20002fa0 	.word	0x20002fa0

0800f108 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b08a      	sub	sp, #40	@ 0x28
 800f10c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f10e:	2300      	movs	r3, #0
 800f110:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f112:	f000 fb13 	bl	800f73c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f116:	4b1d      	ldr	r3, [pc, #116]	@ (800f18c <xTimerCreateTimerTask+0x84>)
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d021      	beq.n	800f162 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f11e:	2300      	movs	r3, #0
 800f120:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f122:	2300      	movs	r3, #0
 800f124:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f126:	1d3a      	adds	r2, r7, #4
 800f128:	f107 0108 	add.w	r1, r7, #8
 800f12c:	f107 030c 	add.w	r3, r7, #12
 800f130:	4618      	mov	r0, r3
 800f132:	f7fd fa91 	bl	800c658 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f136:	6879      	ldr	r1, [r7, #4]
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	68fa      	ldr	r2, [r7, #12]
 800f13c:	9202      	str	r2, [sp, #8]
 800f13e:	9301      	str	r3, [sp, #4]
 800f140:	2302      	movs	r3, #2
 800f142:	9300      	str	r3, [sp, #0]
 800f144:	2300      	movs	r3, #0
 800f146:	460a      	mov	r2, r1
 800f148:	4911      	ldr	r1, [pc, #68]	@ (800f190 <xTimerCreateTimerTask+0x88>)
 800f14a:	4812      	ldr	r0, [pc, #72]	@ (800f194 <xTimerCreateTimerTask+0x8c>)
 800f14c:	f7fe ff68 	bl	800e020 <xTaskCreateStatic>
 800f150:	4603      	mov	r3, r0
 800f152:	4a11      	ldr	r2, [pc, #68]	@ (800f198 <xTimerCreateTimerTask+0x90>)
 800f154:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f156:	4b10      	ldr	r3, [pc, #64]	@ (800f198 <xTimerCreateTimerTask+0x90>)
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d001      	beq.n	800f162 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f15e:	2301      	movs	r3, #1
 800f160:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f162:	697b      	ldr	r3, [r7, #20]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d10b      	bne.n	800f180 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f16c:	f383 8811 	msr	BASEPRI, r3
 800f170:	f3bf 8f6f 	isb	sy
 800f174:	f3bf 8f4f 	dsb	sy
 800f178:	613b      	str	r3, [r7, #16]
}
 800f17a:	bf00      	nop
 800f17c:	bf00      	nop
 800f17e:	e7fd      	b.n	800f17c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f180:	697b      	ldr	r3, [r7, #20]
}
 800f182:	4618      	mov	r0, r3
 800f184:	3718      	adds	r7, #24
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop
 800f18c:	20002fdc 	.word	0x20002fdc
 800f190:	080155c0 	.word	0x080155c0
 800f194:	0800f2d5 	.word	0x0800f2d5
 800f198:	20002fe0 	.word	0x20002fe0

0800f19c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b08a      	sub	sp, #40	@ 0x28
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	60f8      	str	r0, [r7, #12]
 800f1a4:	60b9      	str	r1, [r7, #8]
 800f1a6:	607a      	str	r2, [r7, #4]
 800f1a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d10b      	bne.n	800f1cc <xTimerGenericCommand+0x30>
	__asm volatile
 800f1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1b8:	f383 8811 	msr	BASEPRI, r3
 800f1bc:	f3bf 8f6f 	isb	sy
 800f1c0:	f3bf 8f4f 	dsb	sy
 800f1c4:	623b      	str	r3, [r7, #32]
}
 800f1c6:	bf00      	nop
 800f1c8:	bf00      	nop
 800f1ca:	e7fd      	b.n	800f1c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f1cc:	4b19      	ldr	r3, [pc, #100]	@ (800f234 <xTimerGenericCommand+0x98>)
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d02a      	beq.n	800f22a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	2b05      	cmp	r3, #5
 800f1e4:	dc18      	bgt.n	800f218 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f1e6:	f7ff fdad 	bl	800ed44 <xTaskGetSchedulerState>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	2b02      	cmp	r3, #2
 800f1ee:	d109      	bne.n	800f204 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f1f0:	4b10      	ldr	r3, [pc, #64]	@ (800f234 <xTimerGenericCommand+0x98>)
 800f1f2:	6818      	ldr	r0, [r3, #0]
 800f1f4:	f107 0110 	add.w	r1, r7, #16
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1fc:	f7fe f9aa 	bl	800d554 <xQueueGenericSend>
 800f200:	6278      	str	r0, [r7, #36]	@ 0x24
 800f202:	e012      	b.n	800f22a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f204:	4b0b      	ldr	r3, [pc, #44]	@ (800f234 <xTimerGenericCommand+0x98>)
 800f206:	6818      	ldr	r0, [r3, #0]
 800f208:	f107 0110 	add.w	r1, r7, #16
 800f20c:	2300      	movs	r3, #0
 800f20e:	2200      	movs	r2, #0
 800f210:	f7fe f9a0 	bl	800d554 <xQueueGenericSend>
 800f214:	6278      	str	r0, [r7, #36]	@ 0x24
 800f216:	e008      	b.n	800f22a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f218:	4b06      	ldr	r3, [pc, #24]	@ (800f234 <xTimerGenericCommand+0x98>)
 800f21a:	6818      	ldr	r0, [r3, #0]
 800f21c:	f107 0110 	add.w	r1, r7, #16
 800f220:	2300      	movs	r3, #0
 800f222:	683a      	ldr	r2, [r7, #0]
 800f224:	f7fe fa98 	bl	800d758 <xQueueGenericSendFromISR>
 800f228:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f22c:	4618      	mov	r0, r3
 800f22e:	3728      	adds	r7, #40	@ 0x28
 800f230:	46bd      	mov	sp, r7
 800f232:	bd80      	pop	{r7, pc}
 800f234:	20002fdc 	.word	0x20002fdc

0800f238 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b088      	sub	sp, #32
 800f23c:	af02      	add	r7, sp, #8
 800f23e:	6078      	str	r0, [r7, #4]
 800f240:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f242:	4b23      	ldr	r3, [pc, #140]	@ (800f2d0 <prvProcessExpiredTimer+0x98>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	68db      	ldr	r3, [r3, #12]
 800f248:	68db      	ldr	r3, [r3, #12]
 800f24a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f24c:	697b      	ldr	r3, [r7, #20]
 800f24e:	3304      	adds	r3, #4
 800f250:	4618      	mov	r0, r3
 800f252:	f7fd fc93 	bl	800cb7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f25c:	f003 0304 	and.w	r3, r3, #4
 800f260:	2b00      	cmp	r3, #0
 800f262:	d023      	beq.n	800f2ac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f264:	697b      	ldr	r3, [r7, #20]
 800f266:	699a      	ldr	r2, [r3, #24]
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	18d1      	adds	r1, r2, r3
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	683a      	ldr	r2, [r7, #0]
 800f270:	6978      	ldr	r0, [r7, #20]
 800f272:	f000 f8d5 	bl	800f420 <prvInsertTimerInActiveList>
 800f276:	4603      	mov	r3, r0
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d020      	beq.n	800f2be <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f27c:	2300      	movs	r3, #0
 800f27e:	9300      	str	r3, [sp, #0]
 800f280:	2300      	movs	r3, #0
 800f282:	687a      	ldr	r2, [r7, #4]
 800f284:	2100      	movs	r1, #0
 800f286:	6978      	ldr	r0, [r7, #20]
 800f288:	f7ff ff88 	bl	800f19c <xTimerGenericCommand>
 800f28c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f28e:	693b      	ldr	r3, [r7, #16]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d114      	bne.n	800f2be <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f298:	f383 8811 	msr	BASEPRI, r3
 800f29c:	f3bf 8f6f 	isb	sy
 800f2a0:	f3bf 8f4f 	dsb	sy
 800f2a4:	60fb      	str	r3, [r7, #12]
}
 800f2a6:	bf00      	nop
 800f2a8:	bf00      	nop
 800f2aa:	e7fd      	b.n	800f2a8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f2b2:	f023 0301 	bic.w	r3, r3, #1
 800f2b6:	b2da      	uxtb	r2, r3
 800f2b8:	697b      	ldr	r3, [r7, #20]
 800f2ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	6a1b      	ldr	r3, [r3, #32]
 800f2c2:	6978      	ldr	r0, [r7, #20]
 800f2c4:	4798      	blx	r3
}
 800f2c6:	bf00      	nop
 800f2c8:	3718      	adds	r7, #24
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	20002fd4 	.word	0x20002fd4

0800f2d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b084      	sub	sp, #16
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f2dc:	f107 0308 	add.w	r3, r7, #8
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	f000 f859 	bl	800f398 <prvGetNextExpireTime>
 800f2e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	4619      	mov	r1, r3
 800f2ec:	68f8      	ldr	r0, [r7, #12]
 800f2ee:	f000 f805 	bl	800f2fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f2f2:	f000 f8d7 	bl	800f4a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f2f6:	bf00      	nop
 800f2f8:	e7f0      	b.n	800f2dc <prvTimerTask+0x8>
	...

0800f2fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f2fc:	b580      	push	{r7, lr}
 800f2fe:	b084      	sub	sp, #16
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
 800f304:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f306:	f7ff f919 	bl	800e53c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f30a:	f107 0308 	add.w	r3, r7, #8
 800f30e:	4618      	mov	r0, r3
 800f310:	f000 f866 	bl	800f3e0 <prvSampleTimeNow>
 800f314:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f316:	68bb      	ldr	r3, [r7, #8]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d130      	bne.n	800f37e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d10a      	bne.n	800f338 <prvProcessTimerOrBlockTask+0x3c>
 800f322:	687a      	ldr	r2, [r7, #4]
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	429a      	cmp	r2, r3
 800f328:	d806      	bhi.n	800f338 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f32a:	f7ff f915 	bl	800e558 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f32e:	68f9      	ldr	r1, [r7, #12]
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f7ff ff81 	bl	800f238 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f336:	e024      	b.n	800f382 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d008      	beq.n	800f350 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f33e:	4b13      	ldr	r3, [pc, #76]	@ (800f38c <prvProcessTimerOrBlockTask+0x90>)
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d101      	bne.n	800f34c <prvProcessTimerOrBlockTask+0x50>
 800f348:	2301      	movs	r3, #1
 800f34a:	e000      	b.n	800f34e <prvProcessTimerOrBlockTask+0x52>
 800f34c:	2300      	movs	r3, #0
 800f34e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f350:	4b0f      	ldr	r3, [pc, #60]	@ (800f390 <prvProcessTimerOrBlockTask+0x94>)
 800f352:	6818      	ldr	r0, [r3, #0]
 800f354:	687a      	ldr	r2, [r7, #4]
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	1ad3      	subs	r3, r2, r3
 800f35a:	683a      	ldr	r2, [r7, #0]
 800f35c:	4619      	mov	r1, r3
 800f35e:	f7fe fe2b 	bl	800dfb8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f362:	f7ff f8f9 	bl	800e558 <xTaskResumeAll>
 800f366:	4603      	mov	r3, r0
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d10a      	bne.n	800f382 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f36c:	4b09      	ldr	r3, [pc, #36]	@ (800f394 <prvProcessTimerOrBlockTask+0x98>)
 800f36e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f372:	601a      	str	r2, [r3, #0]
 800f374:	f3bf 8f4f 	dsb	sy
 800f378:	f3bf 8f6f 	isb	sy
}
 800f37c:	e001      	b.n	800f382 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f37e:	f7ff f8eb 	bl	800e558 <xTaskResumeAll>
}
 800f382:	bf00      	nop
 800f384:	3710      	adds	r7, #16
 800f386:	46bd      	mov	sp, r7
 800f388:	bd80      	pop	{r7, pc}
 800f38a:	bf00      	nop
 800f38c:	20002fd8 	.word	0x20002fd8
 800f390:	20002fdc 	.word	0x20002fdc
 800f394:	e000ed04 	.word	0xe000ed04

0800f398 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f398:	b480      	push	{r7}
 800f39a:	b085      	sub	sp, #20
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f3a0:	4b0e      	ldr	r3, [pc, #56]	@ (800f3dc <prvGetNextExpireTime+0x44>)
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d101      	bne.n	800f3ae <prvGetNextExpireTime+0x16>
 800f3aa:	2201      	movs	r2, #1
 800f3ac:	e000      	b.n	800f3b0 <prvGetNextExpireTime+0x18>
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d105      	bne.n	800f3c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f3bc:	4b07      	ldr	r3, [pc, #28]	@ (800f3dc <prvGetNextExpireTime+0x44>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	68db      	ldr	r3, [r3, #12]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	60fb      	str	r3, [r7, #12]
 800f3c6:	e001      	b.n	800f3cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
}
 800f3ce:	4618      	mov	r0, r3
 800f3d0:	3714      	adds	r7, #20
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop
 800f3dc:	20002fd4 	.word	0x20002fd4

0800f3e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b084      	sub	sp, #16
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f3e8:	f7ff f954 	bl	800e694 <xTaskGetTickCount>
 800f3ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f3ee:	4b0b      	ldr	r3, [pc, #44]	@ (800f41c <prvSampleTimeNow+0x3c>)
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	68fa      	ldr	r2, [r7, #12]
 800f3f4:	429a      	cmp	r2, r3
 800f3f6:	d205      	bcs.n	800f404 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f3f8:	f000 f93a 	bl	800f670 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2201      	movs	r2, #1
 800f400:	601a      	str	r2, [r3, #0]
 800f402:	e002      	b.n	800f40a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	2200      	movs	r2, #0
 800f408:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f40a:	4a04      	ldr	r2, [pc, #16]	@ (800f41c <prvSampleTimeNow+0x3c>)
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f410:	68fb      	ldr	r3, [r7, #12]
}
 800f412:	4618      	mov	r0, r3
 800f414:	3710      	adds	r7, #16
 800f416:	46bd      	mov	sp, r7
 800f418:	bd80      	pop	{r7, pc}
 800f41a:	bf00      	nop
 800f41c:	20002fe4 	.word	0x20002fe4

0800f420 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b086      	sub	sp, #24
 800f424:	af00      	add	r7, sp, #0
 800f426:	60f8      	str	r0, [r7, #12]
 800f428:	60b9      	str	r1, [r7, #8]
 800f42a:	607a      	str	r2, [r7, #4]
 800f42c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f42e:	2300      	movs	r3, #0
 800f430:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	68ba      	ldr	r2, [r7, #8]
 800f436:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	68fa      	ldr	r2, [r7, #12]
 800f43c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f43e:	68ba      	ldr	r2, [r7, #8]
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	429a      	cmp	r2, r3
 800f444:	d812      	bhi.n	800f46c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f446:	687a      	ldr	r2, [r7, #4]
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	1ad2      	subs	r2, r2, r3
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	699b      	ldr	r3, [r3, #24]
 800f450:	429a      	cmp	r2, r3
 800f452:	d302      	bcc.n	800f45a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f454:	2301      	movs	r3, #1
 800f456:	617b      	str	r3, [r7, #20]
 800f458:	e01b      	b.n	800f492 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f45a:	4b10      	ldr	r3, [pc, #64]	@ (800f49c <prvInsertTimerInActiveList+0x7c>)
 800f45c:	681a      	ldr	r2, [r3, #0]
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	3304      	adds	r3, #4
 800f462:	4619      	mov	r1, r3
 800f464:	4610      	mov	r0, r2
 800f466:	f7fd fb50 	bl	800cb0a <vListInsert>
 800f46a:	e012      	b.n	800f492 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f46c:	687a      	ldr	r2, [r7, #4]
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	429a      	cmp	r2, r3
 800f472:	d206      	bcs.n	800f482 <prvInsertTimerInActiveList+0x62>
 800f474:	68ba      	ldr	r2, [r7, #8]
 800f476:	683b      	ldr	r3, [r7, #0]
 800f478:	429a      	cmp	r2, r3
 800f47a:	d302      	bcc.n	800f482 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f47c:	2301      	movs	r3, #1
 800f47e:	617b      	str	r3, [r7, #20]
 800f480:	e007      	b.n	800f492 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f482:	4b07      	ldr	r3, [pc, #28]	@ (800f4a0 <prvInsertTimerInActiveList+0x80>)
 800f484:	681a      	ldr	r2, [r3, #0]
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	3304      	adds	r3, #4
 800f48a:	4619      	mov	r1, r3
 800f48c:	4610      	mov	r0, r2
 800f48e:	f7fd fb3c 	bl	800cb0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f492:	697b      	ldr	r3, [r7, #20]
}
 800f494:	4618      	mov	r0, r3
 800f496:	3718      	adds	r7, #24
 800f498:	46bd      	mov	sp, r7
 800f49a:	bd80      	pop	{r7, pc}
 800f49c:	20002fd8 	.word	0x20002fd8
 800f4a0:	20002fd4 	.word	0x20002fd4

0800f4a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b08e      	sub	sp, #56	@ 0x38
 800f4a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f4aa:	e0ce      	b.n	800f64a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	da19      	bge.n	800f4e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f4b2:	1d3b      	adds	r3, r7, #4
 800f4b4:	3304      	adds	r3, #4
 800f4b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f4b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d10b      	bne.n	800f4d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4c2:	f383 8811 	msr	BASEPRI, r3
 800f4c6:	f3bf 8f6f 	isb	sy
 800f4ca:	f3bf 8f4f 	dsb	sy
 800f4ce:	61fb      	str	r3, [r7, #28]
}
 800f4d0:	bf00      	nop
 800f4d2:	bf00      	nop
 800f4d4:	e7fd      	b.n	800f4d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4dc:	6850      	ldr	r0, [r2, #4]
 800f4de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4e0:	6892      	ldr	r2, [r2, #8]
 800f4e2:	4611      	mov	r1, r2
 800f4e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	f2c0 80ae 	blt.w	800f64a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f4f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4f4:	695b      	ldr	r3, [r3, #20]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d004      	beq.n	800f504 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f4fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4fc:	3304      	adds	r3, #4
 800f4fe:	4618      	mov	r0, r3
 800f500:	f7fd fb3c 	bl	800cb7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f504:	463b      	mov	r3, r7
 800f506:	4618      	mov	r0, r3
 800f508:	f7ff ff6a 	bl	800f3e0 <prvSampleTimeNow>
 800f50c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	2b09      	cmp	r3, #9
 800f512:	f200 8097 	bhi.w	800f644 <prvProcessReceivedCommands+0x1a0>
 800f516:	a201      	add	r2, pc, #4	@ (adr r2, 800f51c <prvProcessReceivedCommands+0x78>)
 800f518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f51c:	0800f545 	.word	0x0800f545
 800f520:	0800f545 	.word	0x0800f545
 800f524:	0800f545 	.word	0x0800f545
 800f528:	0800f5bb 	.word	0x0800f5bb
 800f52c:	0800f5cf 	.word	0x0800f5cf
 800f530:	0800f61b 	.word	0x0800f61b
 800f534:	0800f545 	.word	0x0800f545
 800f538:	0800f545 	.word	0x0800f545
 800f53c:	0800f5bb 	.word	0x0800f5bb
 800f540:	0800f5cf 	.word	0x0800f5cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f546:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f54a:	f043 0301 	orr.w	r3, r3, #1
 800f54e:	b2da      	uxtb	r2, r3
 800f550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f552:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f556:	68ba      	ldr	r2, [r7, #8]
 800f558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f55a:	699b      	ldr	r3, [r3, #24]
 800f55c:	18d1      	adds	r1, r2, r3
 800f55e:	68bb      	ldr	r3, [r7, #8]
 800f560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f562:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f564:	f7ff ff5c 	bl	800f420 <prvInsertTimerInActiveList>
 800f568:	4603      	mov	r3, r0
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d06c      	beq.n	800f648 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f56e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f570:	6a1b      	ldr	r3, [r3, #32]
 800f572:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f574:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f578:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f57c:	f003 0304 	and.w	r3, r3, #4
 800f580:	2b00      	cmp	r3, #0
 800f582:	d061      	beq.n	800f648 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f584:	68ba      	ldr	r2, [r7, #8]
 800f586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f588:	699b      	ldr	r3, [r3, #24]
 800f58a:	441a      	add	r2, r3
 800f58c:	2300      	movs	r3, #0
 800f58e:	9300      	str	r3, [sp, #0]
 800f590:	2300      	movs	r3, #0
 800f592:	2100      	movs	r1, #0
 800f594:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f596:	f7ff fe01 	bl	800f19c <xTimerGenericCommand>
 800f59a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f59c:	6a3b      	ldr	r3, [r7, #32]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d152      	bne.n	800f648 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5a6:	f383 8811 	msr	BASEPRI, r3
 800f5aa:	f3bf 8f6f 	isb	sy
 800f5ae:	f3bf 8f4f 	dsb	sy
 800f5b2:	61bb      	str	r3, [r7, #24]
}
 800f5b4:	bf00      	nop
 800f5b6:	bf00      	nop
 800f5b8:	e7fd      	b.n	800f5b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f5c0:	f023 0301 	bic.w	r3, r3, #1
 800f5c4:	b2da      	uxtb	r2, r3
 800f5c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f5cc:	e03d      	b.n	800f64a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f5ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f5d4:	f043 0301 	orr.w	r3, r3, #1
 800f5d8:	b2da      	uxtb	r2, r3
 800f5da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f5e0:	68ba      	ldr	r2, [r7, #8]
 800f5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5e8:	699b      	ldr	r3, [r3, #24]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d10b      	bne.n	800f606 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f2:	f383 8811 	msr	BASEPRI, r3
 800f5f6:	f3bf 8f6f 	isb	sy
 800f5fa:	f3bf 8f4f 	dsb	sy
 800f5fe:	617b      	str	r3, [r7, #20]
}
 800f600:	bf00      	nop
 800f602:	bf00      	nop
 800f604:	e7fd      	b.n	800f602 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f608:	699a      	ldr	r2, [r3, #24]
 800f60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f60c:	18d1      	adds	r1, r2, r3
 800f60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f614:	f7ff ff04 	bl	800f420 <prvInsertTimerInActiveList>
					break;
 800f618:	e017      	b.n	800f64a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f61c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f620:	f003 0302 	and.w	r3, r3, #2
 800f624:	2b00      	cmp	r3, #0
 800f626:	d103      	bne.n	800f630 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f628:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f62a:	f7fd f8fd 	bl	800c828 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f62e:	e00c      	b.n	800f64a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f632:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f636:	f023 0301 	bic.w	r3, r3, #1
 800f63a:	b2da      	uxtb	r2, r3
 800f63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f63e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f642:	e002      	b.n	800f64a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f644:	bf00      	nop
 800f646:	e000      	b.n	800f64a <prvProcessReceivedCommands+0x1a6>
					break;
 800f648:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f64a:	4b08      	ldr	r3, [pc, #32]	@ (800f66c <prvProcessReceivedCommands+0x1c8>)
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	1d39      	adds	r1, r7, #4
 800f650:	2200      	movs	r2, #0
 800f652:	4618      	mov	r0, r3
 800f654:	f7fe f91e 	bl	800d894 <xQueueReceive>
 800f658:	4603      	mov	r3, r0
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	f47f af26 	bne.w	800f4ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f660:	bf00      	nop
 800f662:	bf00      	nop
 800f664:	3730      	adds	r7, #48	@ 0x30
 800f666:	46bd      	mov	sp, r7
 800f668:	bd80      	pop	{r7, pc}
 800f66a:	bf00      	nop
 800f66c:	20002fdc 	.word	0x20002fdc

0800f670 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f670:	b580      	push	{r7, lr}
 800f672:	b088      	sub	sp, #32
 800f674:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f676:	e049      	b.n	800f70c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f678:	4b2e      	ldr	r3, [pc, #184]	@ (800f734 <prvSwitchTimerLists+0xc4>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	68db      	ldr	r3, [r3, #12]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f682:	4b2c      	ldr	r3, [pc, #176]	@ (800f734 <prvSwitchTimerLists+0xc4>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	68db      	ldr	r3, [r3, #12]
 800f688:	68db      	ldr	r3, [r3, #12]
 800f68a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	3304      	adds	r3, #4
 800f690:	4618      	mov	r0, r3
 800f692:	f7fd fa73 	bl	800cb7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	6a1b      	ldr	r3, [r3, #32]
 800f69a:	68f8      	ldr	r0, [r7, #12]
 800f69c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6a4:	f003 0304 	and.w	r3, r3, #4
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d02f      	beq.n	800f70c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	699b      	ldr	r3, [r3, #24]
 800f6b0:	693a      	ldr	r2, [r7, #16]
 800f6b2:	4413      	add	r3, r2
 800f6b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f6b6:	68ba      	ldr	r2, [r7, #8]
 800f6b8:	693b      	ldr	r3, [r7, #16]
 800f6ba:	429a      	cmp	r2, r3
 800f6bc:	d90e      	bls.n	800f6dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	68ba      	ldr	r2, [r7, #8]
 800f6c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	68fa      	ldr	r2, [r7, #12]
 800f6c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f6ca:	4b1a      	ldr	r3, [pc, #104]	@ (800f734 <prvSwitchTimerLists+0xc4>)
 800f6cc:	681a      	ldr	r2, [r3, #0]
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	3304      	adds	r3, #4
 800f6d2:	4619      	mov	r1, r3
 800f6d4:	4610      	mov	r0, r2
 800f6d6:	f7fd fa18 	bl	800cb0a <vListInsert>
 800f6da:	e017      	b.n	800f70c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f6dc:	2300      	movs	r3, #0
 800f6de:	9300      	str	r3, [sp, #0]
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	693a      	ldr	r2, [r7, #16]
 800f6e4:	2100      	movs	r1, #0
 800f6e6:	68f8      	ldr	r0, [r7, #12]
 800f6e8:	f7ff fd58 	bl	800f19c <xTimerGenericCommand>
 800f6ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d10b      	bne.n	800f70c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f6f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6f8:	f383 8811 	msr	BASEPRI, r3
 800f6fc:	f3bf 8f6f 	isb	sy
 800f700:	f3bf 8f4f 	dsb	sy
 800f704:	603b      	str	r3, [r7, #0]
}
 800f706:	bf00      	nop
 800f708:	bf00      	nop
 800f70a:	e7fd      	b.n	800f708 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f70c:	4b09      	ldr	r3, [pc, #36]	@ (800f734 <prvSwitchTimerLists+0xc4>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d1b0      	bne.n	800f678 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f716:	4b07      	ldr	r3, [pc, #28]	@ (800f734 <prvSwitchTimerLists+0xc4>)
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f71c:	4b06      	ldr	r3, [pc, #24]	@ (800f738 <prvSwitchTimerLists+0xc8>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	4a04      	ldr	r2, [pc, #16]	@ (800f734 <prvSwitchTimerLists+0xc4>)
 800f722:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f724:	4a04      	ldr	r2, [pc, #16]	@ (800f738 <prvSwitchTimerLists+0xc8>)
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	6013      	str	r3, [r2, #0]
}
 800f72a:	bf00      	nop
 800f72c:	3718      	adds	r7, #24
 800f72e:	46bd      	mov	sp, r7
 800f730:	bd80      	pop	{r7, pc}
 800f732:	bf00      	nop
 800f734:	20002fd4 	.word	0x20002fd4
 800f738:	20002fd8 	.word	0x20002fd8

0800f73c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b082      	sub	sp, #8
 800f740:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f742:	f7fd fb79 	bl	800ce38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f746:	4b15      	ldr	r3, [pc, #84]	@ (800f79c <prvCheckForValidListAndQueue+0x60>)
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d120      	bne.n	800f790 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f74e:	4814      	ldr	r0, [pc, #80]	@ (800f7a0 <prvCheckForValidListAndQueue+0x64>)
 800f750:	f7fd f98a 	bl	800ca68 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f754:	4813      	ldr	r0, [pc, #76]	@ (800f7a4 <prvCheckForValidListAndQueue+0x68>)
 800f756:	f7fd f987 	bl	800ca68 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f75a:	4b13      	ldr	r3, [pc, #76]	@ (800f7a8 <prvCheckForValidListAndQueue+0x6c>)
 800f75c:	4a10      	ldr	r2, [pc, #64]	@ (800f7a0 <prvCheckForValidListAndQueue+0x64>)
 800f75e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f760:	4b12      	ldr	r3, [pc, #72]	@ (800f7ac <prvCheckForValidListAndQueue+0x70>)
 800f762:	4a10      	ldr	r2, [pc, #64]	@ (800f7a4 <prvCheckForValidListAndQueue+0x68>)
 800f764:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f766:	2300      	movs	r3, #0
 800f768:	9300      	str	r3, [sp, #0]
 800f76a:	4b11      	ldr	r3, [pc, #68]	@ (800f7b0 <prvCheckForValidListAndQueue+0x74>)
 800f76c:	4a11      	ldr	r2, [pc, #68]	@ (800f7b4 <prvCheckForValidListAndQueue+0x78>)
 800f76e:	2110      	movs	r1, #16
 800f770:	200a      	movs	r0, #10
 800f772:	f7fd fced 	bl	800d150 <xQueueGenericCreateStatic>
 800f776:	4603      	mov	r3, r0
 800f778:	4a08      	ldr	r2, [pc, #32]	@ (800f79c <prvCheckForValidListAndQueue+0x60>)
 800f77a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f77c:	4b07      	ldr	r3, [pc, #28]	@ (800f79c <prvCheckForValidListAndQueue+0x60>)
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d005      	beq.n	800f790 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f784:	4b05      	ldr	r3, [pc, #20]	@ (800f79c <prvCheckForValidListAndQueue+0x60>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	490b      	ldr	r1, [pc, #44]	@ (800f7b8 <prvCheckForValidListAndQueue+0x7c>)
 800f78a:	4618      	mov	r0, r3
 800f78c:	f7fe fbc0 	bl	800df10 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f790:	f7fd fb84 	bl	800ce9c <vPortExitCritical>
}
 800f794:	bf00      	nop
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}
 800f79a:	bf00      	nop
 800f79c:	20002fdc 	.word	0x20002fdc
 800f7a0:	20002fac 	.word	0x20002fac
 800f7a4:	20002fc0 	.word	0x20002fc0
 800f7a8:	20002fd4 	.word	0x20002fd4
 800f7ac:	20002fd8 	.word	0x20002fd8
 800f7b0:	20003088 	.word	0x20003088
 800f7b4:	20002fe8 	.word	0x20002fe8
 800f7b8:	080155c8 	.word	0x080155c8

0800f7bc <malloc>:
 800f7bc:	4b02      	ldr	r3, [pc, #8]	@ (800f7c8 <malloc+0xc>)
 800f7be:	4601      	mov	r1, r0
 800f7c0:	6818      	ldr	r0, [r3, #0]
 800f7c2:	f000 b803 	b.w	800f7cc <_malloc_r>
 800f7c6:	bf00      	nop
 800f7c8:	20000434 	.word	0x20000434

0800f7cc <_malloc_r>:
 800f7cc:	f101 030b 	add.w	r3, r1, #11
 800f7d0:	2b16      	cmp	r3, #22
 800f7d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d6:	4605      	mov	r5, r0
 800f7d8:	d906      	bls.n	800f7e8 <_malloc_r+0x1c>
 800f7da:	f033 0707 	bics.w	r7, r3, #7
 800f7de:	d504      	bpl.n	800f7ea <_malloc_r+0x1e>
 800f7e0:	230c      	movs	r3, #12
 800f7e2:	602b      	str	r3, [r5, #0]
 800f7e4:	2400      	movs	r4, #0
 800f7e6:	e1a3      	b.n	800fb30 <_malloc_r+0x364>
 800f7e8:	2710      	movs	r7, #16
 800f7ea:	42b9      	cmp	r1, r7
 800f7ec:	d8f8      	bhi.n	800f7e0 <_malloc_r+0x14>
 800f7ee:	4628      	mov	r0, r5
 800f7f0:	f000 fa26 	bl	800fc40 <__malloc_lock>
 800f7f4:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800f7f8:	4eaf      	ldr	r6, [pc, #700]	@ (800fab8 <_malloc_r+0x2ec>)
 800f7fa:	d237      	bcs.n	800f86c <_malloc_r+0xa0>
 800f7fc:	f107 0208 	add.w	r2, r7, #8
 800f800:	4432      	add	r2, r6
 800f802:	f1a2 0108 	sub.w	r1, r2, #8
 800f806:	6854      	ldr	r4, [r2, #4]
 800f808:	428c      	cmp	r4, r1
 800f80a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800f80e:	d102      	bne.n	800f816 <_malloc_r+0x4a>
 800f810:	68d4      	ldr	r4, [r2, #12]
 800f812:	42a2      	cmp	r2, r4
 800f814:	d010      	beq.n	800f838 <_malloc_r+0x6c>
 800f816:	6863      	ldr	r3, [r4, #4]
 800f818:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800f81c:	f023 0303 	bic.w	r3, r3, #3
 800f820:	60ca      	str	r2, [r1, #12]
 800f822:	4423      	add	r3, r4
 800f824:	6091      	str	r1, [r2, #8]
 800f826:	685a      	ldr	r2, [r3, #4]
 800f828:	f042 0201 	orr.w	r2, r2, #1
 800f82c:	605a      	str	r2, [r3, #4]
 800f82e:	4628      	mov	r0, r5
 800f830:	f000 fa0c 	bl	800fc4c <__malloc_unlock>
 800f834:	3408      	adds	r4, #8
 800f836:	e17b      	b.n	800fb30 <_malloc_r+0x364>
 800f838:	3302      	adds	r3, #2
 800f83a:	6934      	ldr	r4, [r6, #16]
 800f83c:	499f      	ldr	r1, [pc, #636]	@ (800fabc <_malloc_r+0x2f0>)
 800f83e:	428c      	cmp	r4, r1
 800f840:	d077      	beq.n	800f932 <_malloc_r+0x166>
 800f842:	6862      	ldr	r2, [r4, #4]
 800f844:	f022 0c03 	bic.w	ip, r2, #3
 800f848:	ebac 0007 	sub.w	r0, ip, r7
 800f84c:	280f      	cmp	r0, #15
 800f84e:	dd48      	ble.n	800f8e2 <_malloc_r+0x116>
 800f850:	19e2      	adds	r2, r4, r7
 800f852:	f040 0301 	orr.w	r3, r0, #1
 800f856:	f047 0701 	orr.w	r7, r7, #1
 800f85a:	6067      	str	r7, [r4, #4]
 800f85c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800f860:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800f864:	6053      	str	r3, [r2, #4]
 800f866:	f844 000c 	str.w	r0, [r4, ip]
 800f86a:	e7e0      	b.n	800f82e <_malloc_r+0x62>
 800f86c:	0a7b      	lsrs	r3, r7, #9
 800f86e:	d02a      	beq.n	800f8c6 <_malloc_r+0xfa>
 800f870:	2b04      	cmp	r3, #4
 800f872:	d812      	bhi.n	800f89a <_malloc_r+0xce>
 800f874:	09bb      	lsrs	r3, r7, #6
 800f876:	3338      	adds	r3, #56	@ 0x38
 800f878:	1c5a      	adds	r2, r3, #1
 800f87a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800f87e:	f1a2 0c08 	sub.w	ip, r2, #8
 800f882:	6854      	ldr	r4, [r2, #4]
 800f884:	4564      	cmp	r4, ip
 800f886:	d006      	beq.n	800f896 <_malloc_r+0xca>
 800f888:	6862      	ldr	r2, [r4, #4]
 800f88a:	f022 0203 	bic.w	r2, r2, #3
 800f88e:	1bd0      	subs	r0, r2, r7
 800f890:	280f      	cmp	r0, #15
 800f892:	dd1c      	ble.n	800f8ce <_malloc_r+0x102>
 800f894:	3b01      	subs	r3, #1
 800f896:	3301      	adds	r3, #1
 800f898:	e7cf      	b.n	800f83a <_malloc_r+0x6e>
 800f89a:	2b14      	cmp	r3, #20
 800f89c:	d801      	bhi.n	800f8a2 <_malloc_r+0xd6>
 800f89e:	335b      	adds	r3, #91	@ 0x5b
 800f8a0:	e7ea      	b.n	800f878 <_malloc_r+0xac>
 800f8a2:	2b54      	cmp	r3, #84	@ 0x54
 800f8a4:	d802      	bhi.n	800f8ac <_malloc_r+0xe0>
 800f8a6:	0b3b      	lsrs	r3, r7, #12
 800f8a8:	336e      	adds	r3, #110	@ 0x6e
 800f8aa:	e7e5      	b.n	800f878 <_malloc_r+0xac>
 800f8ac:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800f8b0:	d802      	bhi.n	800f8b8 <_malloc_r+0xec>
 800f8b2:	0bfb      	lsrs	r3, r7, #15
 800f8b4:	3377      	adds	r3, #119	@ 0x77
 800f8b6:	e7df      	b.n	800f878 <_malloc_r+0xac>
 800f8b8:	f240 5254 	movw	r2, #1364	@ 0x554
 800f8bc:	4293      	cmp	r3, r2
 800f8be:	d804      	bhi.n	800f8ca <_malloc_r+0xfe>
 800f8c0:	0cbb      	lsrs	r3, r7, #18
 800f8c2:	337c      	adds	r3, #124	@ 0x7c
 800f8c4:	e7d8      	b.n	800f878 <_malloc_r+0xac>
 800f8c6:	233f      	movs	r3, #63	@ 0x3f
 800f8c8:	e7d6      	b.n	800f878 <_malloc_r+0xac>
 800f8ca:	237e      	movs	r3, #126	@ 0x7e
 800f8cc:	e7d4      	b.n	800f878 <_malloc_r+0xac>
 800f8ce:	2800      	cmp	r0, #0
 800f8d0:	68e1      	ldr	r1, [r4, #12]
 800f8d2:	db04      	blt.n	800f8de <_malloc_r+0x112>
 800f8d4:	68a3      	ldr	r3, [r4, #8]
 800f8d6:	60d9      	str	r1, [r3, #12]
 800f8d8:	608b      	str	r3, [r1, #8]
 800f8da:	18a3      	adds	r3, r4, r2
 800f8dc:	e7a3      	b.n	800f826 <_malloc_r+0x5a>
 800f8de:	460c      	mov	r4, r1
 800f8e0:	e7d0      	b.n	800f884 <_malloc_r+0xb8>
 800f8e2:	2800      	cmp	r0, #0
 800f8e4:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800f8e8:	db07      	blt.n	800f8fa <_malloc_r+0x12e>
 800f8ea:	44a4      	add	ip, r4
 800f8ec:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800f8f0:	f043 0301 	orr.w	r3, r3, #1
 800f8f4:	f8cc 3004 	str.w	r3, [ip, #4]
 800f8f8:	e799      	b.n	800f82e <_malloc_r+0x62>
 800f8fa:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800f8fe:	6870      	ldr	r0, [r6, #4]
 800f900:	f080 8095 	bcs.w	800fa2e <_malloc_r+0x262>
 800f904:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800f908:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800f90c:	f04f 0c01 	mov.w	ip, #1
 800f910:	3201      	adds	r2, #1
 800f912:	fa0c fc0e 	lsl.w	ip, ip, lr
 800f916:	ea4c 0000 	orr.w	r0, ip, r0
 800f91a:	6070      	str	r0, [r6, #4]
 800f91c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800f920:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800f924:	3808      	subs	r0, #8
 800f926:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800f92a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800f92e:	f8cc 400c 	str.w	r4, [ip, #12]
 800f932:	1098      	asrs	r0, r3, #2
 800f934:	2201      	movs	r2, #1
 800f936:	4082      	lsls	r2, r0
 800f938:	6870      	ldr	r0, [r6, #4]
 800f93a:	4290      	cmp	r0, r2
 800f93c:	d326      	bcc.n	800f98c <_malloc_r+0x1c0>
 800f93e:	4210      	tst	r0, r2
 800f940:	d106      	bne.n	800f950 <_malloc_r+0x184>
 800f942:	f023 0303 	bic.w	r3, r3, #3
 800f946:	0052      	lsls	r2, r2, #1
 800f948:	4210      	tst	r0, r2
 800f94a:	f103 0304 	add.w	r3, r3, #4
 800f94e:	d0fa      	beq.n	800f946 <_malloc_r+0x17a>
 800f950:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800f954:	46c1      	mov	r9, r8
 800f956:	469e      	mov	lr, r3
 800f958:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800f95c:	454c      	cmp	r4, r9
 800f95e:	f040 80b9 	bne.w	800fad4 <_malloc_r+0x308>
 800f962:	f10e 0e01 	add.w	lr, lr, #1
 800f966:	f01e 0f03 	tst.w	lr, #3
 800f96a:	f109 0908 	add.w	r9, r9, #8
 800f96e:	d1f3      	bne.n	800f958 <_malloc_r+0x18c>
 800f970:	0798      	lsls	r0, r3, #30
 800f972:	f040 80e3 	bne.w	800fb3c <_malloc_r+0x370>
 800f976:	6873      	ldr	r3, [r6, #4]
 800f978:	ea23 0302 	bic.w	r3, r3, r2
 800f97c:	6073      	str	r3, [r6, #4]
 800f97e:	6870      	ldr	r0, [r6, #4]
 800f980:	0052      	lsls	r2, r2, #1
 800f982:	4290      	cmp	r0, r2
 800f984:	d302      	bcc.n	800f98c <_malloc_r+0x1c0>
 800f986:	2a00      	cmp	r2, #0
 800f988:	f040 80e5 	bne.w	800fb56 <_malloc_r+0x38a>
 800f98c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800f990:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f994:	f023 0903 	bic.w	r9, r3, #3
 800f998:	45b9      	cmp	r9, r7
 800f99a:	d304      	bcc.n	800f9a6 <_malloc_r+0x1da>
 800f99c:	eba9 0207 	sub.w	r2, r9, r7
 800f9a0:	2a0f      	cmp	r2, #15
 800f9a2:	f300 8141 	bgt.w	800fc28 <_malloc_r+0x45c>
 800f9a6:	4b46      	ldr	r3, [pc, #280]	@ (800fac0 <_malloc_r+0x2f4>)
 800f9a8:	6819      	ldr	r1, [r3, #0]
 800f9aa:	3110      	adds	r1, #16
 800f9ac:	4439      	add	r1, r7
 800f9ae:	2008      	movs	r0, #8
 800f9b0:	9101      	str	r1, [sp, #4]
 800f9b2:	f000 fc37 	bl	8010224 <sysconf>
 800f9b6:	4a43      	ldr	r2, [pc, #268]	@ (800fac4 <_malloc_r+0x2f8>)
 800f9b8:	9901      	ldr	r1, [sp, #4]
 800f9ba:	6813      	ldr	r3, [r2, #0]
 800f9bc:	3301      	adds	r3, #1
 800f9be:	bf1f      	itttt	ne
 800f9c0:	f101 31ff 	addne.w	r1, r1, #4294967295
 800f9c4:	1809      	addne	r1, r1, r0
 800f9c6:	4243      	negne	r3, r0
 800f9c8:	4019      	andne	r1, r3
 800f9ca:	4680      	mov	r8, r0
 800f9cc:	4628      	mov	r0, r5
 800f9ce:	9101      	str	r1, [sp, #4]
 800f9d0:	f000 fbd8 	bl	8010184 <_sbrk_r>
 800f9d4:	1c42      	adds	r2, r0, #1
 800f9d6:	eb0a 0b09 	add.w	fp, sl, r9
 800f9da:	4604      	mov	r4, r0
 800f9dc:	f000 80f7 	beq.w	800fbce <_malloc_r+0x402>
 800f9e0:	4583      	cmp	fp, r0
 800f9e2:	9901      	ldr	r1, [sp, #4]
 800f9e4:	4a37      	ldr	r2, [pc, #220]	@ (800fac4 <_malloc_r+0x2f8>)
 800f9e6:	d902      	bls.n	800f9ee <_malloc_r+0x222>
 800f9e8:	45b2      	cmp	sl, r6
 800f9ea:	f040 80f0 	bne.w	800fbce <_malloc_r+0x402>
 800f9ee:	4b36      	ldr	r3, [pc, #216]	@ (800fac8 <_malloc_r+0x2fc>)
 800f9f0:	6818      	ldr	r0, [r3, #0]
 800f9f2:	45a3      	cmp	fp, r4
 800f9f4:	eb00 0e01 	add.w	lr, r0, r1
 800f9f8:	f8c3 e000 	str.w	lr, [r3]
 800f9fc:	f108 3cff 	add.w	ip, r8, #4294967295
 800fa00:	f040 80ab 	bne.w	800fb5a <_malloc_r+0x38e>
 800fa04:	ea1b 0f0c 	tst.w	fp, ip
 800fa08:	f040 80a7 	bne.w	800fb5a <_malloc_r+0x38e>
 800fa0c:	68b2      	ldr	r2, [r6, #8]
 800fa0e:	4449      	add	r1, r9
 800fa10:	f041 0101 	orr.w	r1, r1, #1
 800fa14:	6051      	str	r1, [r2, #4]
 800fa16:	4a2d      	ldr	r2, [pc, #180]	@ (800facc <_malloc_r+0x300>)
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	6811      	ldr	r1, [r2, #0]
 800fa1c:	428b      	cmp	r3, r1
 800fa1e:	bf88      	it	hi
 800fa20:	6013      	strhi	r3, [r2, #0]
 800fa22:	4a2b      	ldr	r2, [pc, #172]	@ (800fad0 <_malloc_r+0x304>)
 800fa24:	6811      	ldr	r1, [r2, #0]
 800fa26:	428b      	cmp	r3, r1
 800fa28:	bf88      	it	hi
 800fa2a:	6013      	strhi	r3, [r2, #0]
 800fa2c:	e0cf      	b.n	800fbce <_malloc_r+0x402>
 800fa2e:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800fa32:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800fa36:	d218      	bcs.n	800fa6a <_malloc_r+0x29e>
 800fa38:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800fa3c:	3238      	adds	r2, #56	@ 0x38
 800fa3e:	f102 0e01 	add.w	lr, r2, #1
 800fa42:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800fa46:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800fa4a:	45f0      	cmp	r8, lr
 800fa4c:	d12b      	bne.n	800faa6 <_malloc_r+0x2da>
 800fa4e:	1092      	asrs	r2, r2, #2
 800fa50:	f04f 0c01 	mov.w	ip, #1
 800fa54:	fa0c f202 	lsl.w	r2, ip, r2
 800fa58:	4302      	orrs	r2, r0
 800fa5a:	6072      	str	r2, [r6, #4]
 800fa5c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800fa60:	f8c8 4008 	str.w	r4, [r8, #8]
 800fa64:	f8ce 400c 	str.w	r4, [lr, #12]
 800fa68:	e763      	b.n	800f932 <_malloc_r+0x166>
 800fa6a:	2a14      	cmp	r2, #20
 800fa6c:	d801      	bhi.n	800fa72 <_malloc_r+0x2a6>
 800fa6e:	325b      	adds	r2, #91	@ 0x5b
 800fa70:	e7e5      	b.n	800fa3e <_malloc_r+0x272>
 800fa72:	2a54      	cmp	r2, #84	@ 0x54
 800fa74:	d803      	bhi.n	800fa7e <_malloc_r+0x2b2>
 800fa76:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800fa7a:	326e      	adds	r2, #110	@ 0x6e
 800fa7c:	e7df      	b.n	800fa3e <_malloc_r+0x272>
 800fa7e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800fa82:	d803      	bhi.n	800fa8c <_malloc_r+0x2c0>
 800fa84:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800fa88:	3277      	adds	r2, #119	@ 0x77
 800fa8a:	e7d8      	b.n	800fa3e <_malloc_r+0x272>
 800fa8c:	f240 5e54 	movw	lr, #1364	@ 0x554
 800fa90:	4572      	cmp	r2, lr
 800fa92:	bf9a      	itte	ls
 800fa94:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800fa98:	327c      	addls	r2, #124	@ 0x7c
 800fa9a:	227e      	movhi	r2, #126	@ 0x7e
 800fa9c:	e7cf      	b.n	800fa3e <_malloc_r+0x272>
 800fa9e:	f8de e008 	ldr.w	lr, [lr, #8]
 800faa2:	45f0      	cmp	r8, lr
 800faa4:	d005      	beq.n	800fab2 <_malloc_r+0x2e6>
 800faa6:	f8de 2004 	ldr.w	r2, [lr, #4]
 800faaa:	f022 0203 	bic.w	r2, r2, #3
 800faae:	4562      	cmp	r2, ip
 800fab0:	d8f5      	bhi.n	800fa9e <_malloc_r+0x2d2>
 800fab2:	f8de 800c 	ldr.w	r8, [lr, #12]
 800fab6:	e7d1      	b.n	800fa5c <_malloc_r+0x290>
 800fab8:	20000020 	.word	0x20000020
 800fabc:	20000028 	.word	0x20000028
 800fac0:	20003108 	.word	0x20003108
 800fac4:	20000018 	.word	0x20000018
 800fac8:	200030d8 	.word	0x200030d8
 800facc:	20003104 	.word	0x20003104
 800fad0:	20003100 	.word	0x20003100
 800fad4:	6860      	ldr	r0, [r4, #4]
 800fad6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800fada:	f020 0003 	bic.w	r0, r0, #3
 800fade:	eba0 0a07 	sub.w	sl, r0, r7
 800fae2:	f1ba 0f0f 	cmp.w	sl, #15
 800fae6:	dd12      	ble.n	800fb0e <_malloc_r+0x342>
 800fae8:	68a3      	ldr	r3, [r4, #8]
 800faea:	19e2      	adds	r2, r4, r7
 800faec:	f047 0701 	orr.w	r7, r7, #1
 800faf0:	6067      	str	r7, [r4, #4]
 800faf2:	f8c3 c00c 	str.w	ip, [r3, #12]
 800faf6:	f8cc 3008 	str.w	r3, [ip, #8]
 800fafa:	f04a 0301 	orr.w	r3, sl, #1
 800fafe:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800fb02:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800fb06:	6053      	str	r3, [r2, #4]
 800fb08:	f844 a000 	str.w	sl, [r4, r0]
 800fb0c:	e68f      	b.n	800f82e <_malloc_r+0x62>
 800fb0e:	f1ba 0f00 	cmp.w	sl, #0
 800fb12:	db11      	blt.n	800fb38 <_malloc_r+0x36c>
 800fb14:	4420      	add	r0, r4
 800fb16:	6843      	ldr	r3, [r0, #4]
 800fb18:	f043 0301 	orr.w	r3, r3, #1
 800fb1c:	6043      	str	r3, [r0, #4]
 800fb1e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800fb22:	4628      	mov	r0, r5
 800fb24:	f8c3 c00c 	str.w	ip, [r3, #12]
 800fb28:	f8cc 3008 	str.w	r3, [ip, #8]
 800fb2c:	f000 f88e 	bl	800fc4c <__malloc_unlock>
 800fb30:	4620      	mov	r0, r4
 800fb32:	b003      	add	sp, #12
 800fb34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb38:	4664      	mov	r4, ip
 800fb3a:	e70f      	b.n	800f95c <_malloc_r+0x190>
 800fb3c:	f858 0908 	ldr.w	r0, [r8], #-8
 800fb40:	4540      	cmp	r0, r8
 800fb42:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb46:	f43f af13 	beq.w	800f970 <_malloc_r+0x1a4>
 800fb4a:	e718      	b.n	800f97e <_malloc_r+0x1b2>
 800fb4c:	3304      	adds	r3, #4
 800fb4e:	0052      	lsls	r2, r2, #1
 800fb50:	4210      	tst	r0, r2
 800fb52:	d0fb      	beq.n	800fb4c <_malloc_r+0x380>
 800fb54:	e6fc      	b.n	800f950 <_malloc_r+0x184>
 800fb56:	4673      	mov	r3, lr
 800fb58:	e7fa      	b.n	800fb50 <_malloc_r+0x384>
 800fb5a:	6810      	ldr	r0, [r2, #0]
 800fb5c:	3001      	adds	r0, #1
 800fb5e:	bf1b      	ittet	ne
 800fb60:	eba4 0b0b 	subne.w	fp, r4, fp
 800fb64:	eb0b 020e 	addne.w	r2, fp, lr
 800fb68:	6014      	streq	r4, [r2, #0]
 800fb6a:	601a      	strne	r2, [r3, #0]
 800fb6c:	f014 0b07 	ands.w	fp, r4, #7
 800fb70:	bf1a      	itte	ne
 800fb72:	f1cb 0008 	rsbne	r0, fp, #8
 800fb76:	1824      	addne	r4, r4, r0
 800fb78:	4658      	moveq	r0, fp
 800fb7a:	1862      	adds	r2, r4, r1
 800fb7c:	ea02 010c 	and.w	r1, r2, ip
 800fb80:	4480      	add	r8, r0
 800fb82:	eba8 0801 	sub.w	r8, r8, r1
 800fb86:	ea08 080c 	and.w	r8, r8, ip
 800fb8a:	4641      	mov	r1, r8
 800fb8c:	4628      	mov	r0, r5
 800fb8e:	9201      	str	r2, [sp, #4]
 800fb90:	f000 faf8 	bl	8010184 <_sbrk_r>
 800fb94:	1c43      	adds	r3, r0, #1
 800fb96:	9a01      	ldr	r2, [sp, #4]
 800fb98:	4b28      	ldr	r3, [pc, #160]	@ (800fc3c <_malloc_r+0x470>)
 800fb9a:	d107      	bne.n	800fbac <_malloc_r+0x3e0>
 800fb9c:	f1bb 0f00 	cmp.w	fp, #0
 800fba0:	d023      	beq.n	800fbea <_malloc_r+0x41e>
 800fba2:	f1ab 0008 	sub.w	r0, fp, #8
 800fba6:	4410      	add	r0, r2
 800fba8:	f04f 0800 	mov.w	r8, #0
 800fbac:	681a      	ldr	r2, [r3, #0]
 800fbae:	60b4      	str	r4, [r6, #8]
 800fbb0:	1b00      	subs	r0, r0, r4
 800fbb2:	4440      	add	r0, r8
 800fbb4:	4442      	add	r2, r8
 800fbb6:	f040 0001 	orr.w	r0, r0, #1
 800fbba:	45b2      	cmp	sl, r6
 800fbbc:	601a      	str	r2, [r3, #0]
 800fbbe:	6060      	str	r0, [r4, #4]
 800fbc0:	f43f af29 	beq.w	800fa16 <_malloc_r+0x24a>
 800fbc4:	f1b9 0f0f 	cmp.w	r9, #15
 800fbc8:	d812      	bhi.n	800fbf0 <_malloc_r+0x424>
 800fbca:	2301      	movs	r3, #1
 800fbcc:	6063      	str	r3, [r4, #4]
 800fbce:	68b3      	ldr	r3, [r6, #8]
 800fbd0:	685b      	ldr	r3, [r3, #4]
 800fbd2:	f023 0303 	bic.w	r3, r3, #3
 800fbd6:	42bb      	cmp	r3, r7
 800fbd8:	eba3 0207 	sub.w	r2, r3, r7
 800fbdc:	d301      	bcc.n	800fbe2 <_malloc_r+0x416>
 800fbde:	2a0f      	cmp	r2, #15
 800fbe0:	dc22      	bgt.n	800fc28 <_malloc_r+0x45c>
 800fbe2:	4628      	mov	r0, r5
 800fbe4:	f000 f832 	bl	800fc4c <__malloc_unlock>
 800fbe8:	e5fc      	b.n	800f7e4 <_malloc_r+0x18>
 800fbea:	4610      	mov	r0, r2
 800fbec:	46d8      	mov	r8, fp
 800fbee:	e7dd      	b.n	800fbac <_malloc_r+0x3e0>
 800fbf0:	f8da 2004 	ldr.w	r2, [sl, #4]
 800fbf4:	f1a9 090c 	sub.w	r9, r9, #12
 800fbf8:	f029 0907 	bic.w	r9, r9, #7
 800fbfc:	f002 0201 	and.w	r2, r2, #1
 800fc00:	ea42 0209 	orr.w	r2, r2, r9
 800fc04:	f8ca 2004 	str.w	r2, [sl, #4]
 800fc08:	2105      	movs	r1, #5
 800fc0a:	eb0a 0209 	add.w	r2, sl, r9
 800fc0e:	f1b9 0f0f 	cmp.w	r9, #15
 800fc12:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800fc16:	f67f aefe 	bls.w	800fa16 <_malloc_r+0x24a>
 800fc1a:	f10a 0108 	add.w	r1, sl, #8
 800fc1e:	4628      	mov	r0, r5
 800fc20:	f000 fb80 	bl	8010324 <_free_r>
 800fc24:	4b05      	ldr	r3, [pc, #20]	@ (800fc3c <_malloc_r+0x470>)
 800fc26:	e6f6      	b.n	800fa16 <_malloc_r+0x24a>
 800fc28:	68b4      	ldr	r4, [r6, #8]
 800fc2a:	f047 0301 	orr.w	r3, r7, #1
 800fc2e:	4427      	add	r7, r4
 800fc30:	f042 0201 	orr.w	r2, r2, #1
 800fc34:	6063      	str	r3, [r4, #4]
 800fc36:	60b7      	str	r7, [r6, #8]
 800fc38:	607a      	str	r2, [r7, #4]
 800fc3a:	e5f8      	b.n	800f82e <_malloc_r+0x62>
 800fc3c:	200030d8 	.word	0x200030d8

0800fc40 <__malloc_lock>:
 800fc40:	4801      	ldr	r0, [pc, #4]	@ (800fc48 <__malloc_lock+0x8>)
 800fc42:	f000 baed 	b.w	8010220 <__retarget_lock_acquire_recursive>
 800fc46:	bf00      	nop
 800fc48:	2000324c 	.word	0x2000324c

0800fc4c <__malloc_unlock>:
 800fc4c:	4801      	ldr	r0, [pc, #4]	@ (800fc54 <__malloc_unlock+0x8>)
 800fc4e:	f000 bae8 	b.w	8010222 <__retarget_lock_release_recursive>
 800fc52:	bf00      	nop
 800fc54:	2000324c 	.word	0x2000324c

0800fc58 <std>:
 800fc58:	2300      	movs	r3, #0
 800fc5a:	b510      	push	{r4, lr}
 800fc5c:	4604      	mov	r4, r0
 800fc5e:	e9c0 3300 	strd	r3, r3, [r0]
 800fc62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fc66:	6083      	str	r3, [r0, #8]
 800fc68:	8181      	strh	r1, [r0, #12]
 800fc6a:	6643      	str	r3, [r0, #100]	@ 0x64
 800fc6c:	81c2      	strh	r2, [r0, #14]
 800fc6e:	6183      	str	r3, [r0, #24]
 800fc70:	4619      	mov	r1, r3
 800fc72:	2208      	movs	r2, #8
 800fc74:	305c      	adds	r0, #92	@ 0x5c
 800fc76:	f000 fa1c 	bl	80100b2 <memset>
 800fc7a:	4b0d      	ldr	r3, [pc, #52]	@ (800fcb0 <std+0x58>)
 800fc7c:	6223      	str	r3, [r4, #32]
 800fc7e:	4b0d      	ldr	r3, [pc, #52]	@ (800fcb4 <std+0x5c>)
 800fc80:	6263      	str	r3, [r4, #36]	@ 0x24
 800fc82:	4b0d      	ldr	r3, [pc, #52]	@ (800fcb8 <std+0x60>)
 800fc84:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fc86:	4b0d      	ldr	r3, [pc, #52]	@ (800fcbc <std+0x64>)
 800fc88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fc8a:	4b0d      	ldr	r3, [pc, #52]	@ (800fcc0 <std+0x68>)
 800fc8c:	61e4      	str	r4, [r4, #28]
 800fc8e:	429c      	cmp	r4, r3
 800fc90:	d006      	beq.n	800fca0 <std+0x48>
 800fc92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fc96:	4294      	cmp	r4, r2
 800fc98:	d002      	beq.n	800fca0 <std+0x48>
 800fc9a:	33d0      	adds	r3, #208	@ 0xd0
 800fc9c:	429c      	cmp	r4, r3
 800fc9e:	d105      	bne.n	800fcac <std+0x54>
 800fca0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fca8:	f000 bab8 	b.w	801021c <__retarget_lock_init_recursive>
 800fcac:	bd10      	pop	{r4, pc}
 800fcae:	bf00      	nop
 800fcb0:	0801002d 	.word	0x0801002d
 800fcb4:	0801004f 	.word	0x0801004f
 800fcb8:	08010087 	.word	0x08010087
 800fcbc:	080100ab 	.word	0x080100ab
 800fcc0:	2000310c 	.word	0x2000310c

0800fcc4 <stdio_exit_handler>:
 800fcc4:	4a02      	ldr	r2, [pc, #8]	@ (800fcd0 <stdio_exit_handler+0xc>)
 800fcc6:	4903      	ldr	r1, [pc, #12]	@ (800fcd4 <stdio_exit_handler+0x10>)
 800fcc8:	4803      	ldr	r0, [pc, #12]	@ (800fcd8 <stdio_exit_handler+0x14>)
 800fcca:	f000 b869 	b.w	800fda0 <_fwalk_sglue>
 800fcce:	bf00      	nop
 800fcd0:	20000428 	.word	0x20000428
 800fcd4:	08011865 	.word	0x08011865
 800fcd8:	20000438 	.word	0x20000438

0800fcdc <cleanup_stdio>:
 800fcdc:	6841      	ldr	r1, [r0, #4]
 800fcde:	4b0c      	ldr	r3, [pc, #48]	@ (800fd10 <cleanup_stdio+0x34>)
 800fce0:	4299      	cmp	r1, r3
 800fce2:	b510      	push	{r4, lr}
 800fce4:	4604      	mov	r4, r0
 800fce6:	d001      	beq.n	800fcec <cleanup_stdio+0x10>
 800fce8:	f001 fdbc 	bl	8011864 <_fclose_r>
 800fcec:	68a1      	ldr	r1, [r4, #8]
 800fcee:	4b09      	ldr	r3, [pc, #36]	@ (800fd14 <cleanup_stdio+0x38>)
 800fcf0:	4299      	cmp	r1, r3
 800fcf2:	d002      	beq.n	800fcfa <cleanup_stdio+0x1e>
 800fcf4:	4620      	mov	r0, r4
 800fcf6:	f001 fdb5 	bl	8011864 <_fclose_r>
 800fcfa:	68e1      	ldr	r1, [r4, #12]
 800fcfc:	4b06      	ldr	r3, [pc, #24]	@ (800fd18 <cleanup_stdio+0x3c>)
 800fcfe:	4299      	cmp	r1, r3
 800fd00:	d004      	beq.n	800fd0c <cleanup_stdio+0x30>
 800fd02:	4620      	mov	r0, r4
 800fd04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd08:	f001 bdac 	b.w	8011864 <_fclose_r>
 800fd0c:	bd10      	pop	{r4, pc}
 800fd0e:	bf00      	nop
 800fd10:	2000310c 	.word	0x2000310c
 800fd14:	20003174 	.word	0x20003174
 800fd18:	200031dc 	.word	0x200031dc

0800fd1c <global_stdio_init.part.0>:
 800fd1c:	b510      	push	{r4, lr}
 800fd1e:	4b0b      	ldr	r3, [pc, #44]	@ (800fd4c <global_stdio_init.part.0+0x30>)
 800fd20:	4c0b      	ldr	r4, [pc, #44]	@ (800fd50 <global_stdio_init.part.0+0x34>)
 800fd22:	4a0c      	ldr	r2, [pc, #48]	@ (800fd54 <global_stdio_init.part.0+0x38>)
 800fd24:	601a      	str	r2, [r3, #0]
 800fd26:	4620      	mov	r0, r4
 800fd28:	2200      	movs	r2, #0
 800fd2a:	2104      	movs	r1, #4
 800fd2c:	f7ff ff94 	bl	800fc58 <std>
 800fd30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fd34:	2201      	movs	r2, #1
 800fd36:	2109      	movs	r1, #9
 800fd38:	f7ff ff8e 	bl	800fc58 <std>
 800fd3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fd40:	2202      	movs	r2, #2
 800fd42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd46:	2112      	movs	r1, #18
 800fd48:	f7ff bf86 	b.w	800fc58 <std>
 800fd4c:	20003244 	.word	0x20003244
 800fd50:	2000310c 	.word	0x2000310c
 800fd54:	0800fcc5 	.word	0x0800fcc5

0800fd58 <__sfp_lock_acquire>:
 800fd58:	4801      	ldr	r0, [pc, #4]	@ (800fd60 <__sfp_lock_acquire+0x8>)
 800fd5a:	f000 ba61 	b.w	8010220 <__retarget_lock_acquire_recursive>
 800fd5e:	bf00      	nop
 800fd60:	2000324e 	.word	0x2000324e

0800fd64 <__sfp_lock_release>:
 800fd64:	4801      	ldr	r0, [pc, #4]	@ (800fd6c <__sfp_lock_release+0x8>)
 800fd66:	f000 ba5c 	b.w	8010222 <__retarget_lock_release_recursive>
 800fd6a:	bf00      	nop
 800fd6c:	2000324e 	.word	0x2000324e

0800fd70 <__sinit>:
 800fd70:	b510      	push	{r4, lr}
 800fd72:	4604      	mov	r4, r0
 800fd74:	f7ff fff0 	bl	800fd58 <__sfp_lock_acquire>
 800fd78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd7a:	b11b      	cbz	r3, 800fd84 <__sinit+0x14>
 800fd7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd80:	f7ff bff0 	b.w	800fd64 <__sfp_lock_release>
 800fd84:	4b04      	ldr	r3, [pc, #16]	@ (800fd98 <__sinit+0x28>)
 800fd86:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd88:	4b04      	ldr	r3, [pc, #16]	@ (800fd9c <__sinit+0x2c>)
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d1f5      	bne.n	800fd7c <__sinit+0xc>
 800fd90:	f7ff ffc4 	bl	800fd1c <global_stdio_init.part.0>
 800fd94:	e7f2      	b.n	800fd7c <__sinit+0xc>
 800fd96:	bf00      	nop
 800fd98:	0800fcdd 	.word	0x0800fcdd
 800fd9c:	20003244 	.word	0x20003244

0800fda0 <_fwalk_sglue>:
 800fda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fda4:	4607      	mov	r7, r0
 800fda6:	4688      	mov	r8, r1
 800fda8:	4614      	mov	r4, r2
 800fdaa:	2600      	movs	r6, #0
 800fdac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fdb0:	f1b9 0901 	subs.w	r9, r9, #1
 800fdb4:	d505      	bpl.n	800fdc2 <_fwalk_sglue+0x22>
 800fdb6:	6824      	ldr	r4, [r4, #0]
 800fdb8:	2c00      	cmp	r4, #0
 800fdba:	d1f7      	bne.n	800fdac <_fwalk_sglue+0xc>
 800fdbc:	4630      	mov	r0, r6
 800fdbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdc2:	89ab      	ldrh	r3, [r5, #12]
 800fdc4:	2b01      	cmp	r3, #1
 800fdc6:	d907      	bls.n	800fdd8 <_fwalk_sglue+0x38>
 800fdc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fdcc:	3301      	adds	r3, #1
 800fdce:	d003      	beq.n	800fdd8 <_fwalk_sglue+0x38>
 800fdd0:	4629      	mov	r1, r5
 800fdd2:	4638      	mov	r0, r7
 800fdd4:	47c0      	blx	r8
 800fdd6:	4306      	orrs	r6, r0
 800fdd8:	3568      	adds	r5, #104	@ 0x68
 800fdda:	e7e9      	b.n	800fdb0 <_fwalk_sglue+0x10>

0800fddc <_puts_r>:
 800fddc:	b530      	push	{r4, r5, lr}
 800fdde:	4605      	mov	r5, r0
 800fde0:	b089      	sub	sp, #36	@ 0x24
 800fde2:	4608      	mov	r0, r1
 800fde4:	460c      	mov	r4, r1
 800fde6:	f7f0 fa1b 	bl	8000220 <strlen>
 800fdea:	4b1e      	ldr	r3, [pc, #120]	@ (800fe64 <_puts_r+0x88>)
 800fdec:	9306      	str	r3, [sp, #24]
 800fdee:	2301      	movs	r3, #1
 800fdf0:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800fdf4:	9307      	str	r3, [sp, #28]
 800fdf6:	4418      	add	r0, r3
 800fdf8:	ab04      	add	r3, sp, #16
 800fdfa:	9301      	str	r3, [sp, #4]
 800fdfc:	2302      	movs	r3, #2
 800fdfe:	9302      	str	r3, [sp, #8]
 800fe00:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800fe02:	68ac      	ldr	r4, [r5, #8]
 800fe04:	9003      	str	r0, [sp, #12]
 800fe06:	b913      	cbnz	r3, 800fe0e <_puts_r+0x32>
 800fe08:	4628      	mov	r0, r5
 800fe0a:	f7ff ffb1 	bl	800fd70 <__sinit>
 800fe0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe10:	07db      	lsls	r3, r3, #31
 800fe12:	d405      	bmi.n	800fe20 <_puts_r+0x44>
 800fe14:	89a3      	ldrh	r3, [r4, #12]
 800fe16:	0598      	lsls	r0, r3, #22
 800fe18:	d402      	bmi.n	800fe20 <_puts_r+0x44>
 800fe1a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe1c:	f000 fa00 	bl	8010220 <__retarget_lock_acquire_recursive>
 800fe20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe24:	0499      	lsls	r1, r3, #18
 800fe26:	d406      	bmi.n	800fe36 <_puts_r+0x5a>
 800fe28:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800fe2c:	81a3      	strh	r3, [r4, #12]
 800fe2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fe34:	6663      	str	r3, [r4, #100]	@ 0x64
 800fe36:	4628      	mov	r0, r5
 800fe38:	aa01      	add	r2, sp, #4
 800fe3a:	4621      	mov	r1, r4
 800fe3c:	f001 fe16 	bl	8011a6c <__sfvwrite_r>
 800fe40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe42:	2800      	cmp	r0, #0
 800fe44:	bf0c      	ite	eq
 800fe46:	250a      	moveq	r5, #10
 800fe48:	f04f 35ff 	movne.w	r5, #4294967295
 800fe4c:	07da      	lsls	r2, r3, #31
 800fe4e:	d405      	bmi.n	800fe5c <_puts_r+0x80>
 800fe50:	89a3      	ldrh	r3, [r4, #12]
 800fe52:	059b      	lsls	r3, r3, #22
 800fe54:	d402      	bmi.n	800fe5c <_puts_r+0x80>
 800fe56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe58:	f000 f9e3 	bl	8010222 <__retarget_lock_release_recursive>
 800fe5c:	4628      	mov	r0, r5
 800fe5e:	b009      	add	sp, #36	@ 0x24
 800fe60:	bd30      	pop	{r4, r5, pc}
 800fe62:	bf00      	nop
 800fe64:	08015a03 	.word	0x08015a03

0800fe68 <puts>:
 800fe68:	4b02      	ldr	r3, [pc, #8]	@ (800fe74 <puts+0xc>)
 800fe6a:	4601      	mov	r1, r0
 800fe6c:	6818      	ldr	r0, [r3, #0]
 800fe6e:	f7ff bfb5 	b.w	800fddc <_puts_r>
 800fe72:	bf00      	nop
 800fe74:	20000434 	.word	0x20000434

0800fe78 <setvbuf>:
 800fe78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fe7c:	461d      	mov	r5, r3
 800fe7e:	4b5a      	ldr	r3, [pc, #360]	@ (800ffe8 <setvbuf+0x170>)
 800fe80:	681f      	ldr	r7, [r3, #0]
 800fe82:	4604      	mov	r4, r0
 800fe84:	460e      	mov	r6, r1
 800fe86:	4690      	mov	r8, r2
 800fe88:	b127      	cbz	r7, 800fe94 <setvbuf+0x1c>
 800fe8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe8c:	b913      	cbnz	r3, 800fe94 <setvbuf+0x1c>
 800fe8e:	4638      	mov	r0, r7
 800fe90:	f7ff ff6e 	bl	800fd70 <__sinit>
 800fe94:	f1b8 0f02 	cmp.w	r8, #2
 800fe98:	d006      	beq.n	800fea8 <setvbuf+0x30>
 800fe9a:	f1b8 0f01 	cmp.w	r8, #1
 800fe9e:	f200 80a0 	bhi.w	800ffe2 <setvbuf+0x16a>
 800fea2:	2d00      	cmp	r5, #0
 800fea4:	f2c0 809d 	blt.w	800ffe2 <setvbuf+0x16a>
 800fea8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800feaa:	07d9      	lsls	r1, r3, #31
 800feac:	d405      	bmi.n	800feba <setvbuf+0x42>
 800feae:	89a3      	ldrh	r3, [r4, #12]
 800feb0:	059a      	lsls	r2, r3, #22
 800feb2:	d402      	bmi.n	800feba <setvbuf+0x42>
 800feb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800feb6:	f000 f9b3 	bl	8010220 <__retarget_lock_acquire_recursive>
 800feba:	4621      	mov	r1, r4
 800febc:	4638      	mov	r0, r7
 800febe:	f001 fdaf 	bl	8011a20 <_fflush_r>
 800fec2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fec4:	b141      	cbz	r1, 800fed8 <setvbuf+0x60>
 800fec6:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800feca:	4299      	cmp	r1, r3
 800fecc:	d002      	beq.n	800fed4 <setvbuf+0x5c>
 800fece:	4638      	mov	r0, r7
 800fed0:	f000 fa28 	bl	8010324 <_free_r>
 800fed4:	2300      	movs	r3, #0
 800fed6:	6323      	str	r3, [r4, #48]	@ 0x30
 800fed8:	2300      	movs	r3, #0
 800feda:	61a3      	str	r3, [r4, #24]
 800fedc:	6063      	str	r3, [r4, #4]
 800fede:	89a3      	ldrh	r3, [r4, #12]
 800fee0:	061b      	lsls	r3, r3, #24
 800fee2:	d503      	bpl.n	800feec <setvbuf+0x74>
 800fee4:	6921      	ldr	r1, [r4, #16]
 800fee6:	4638      	mov	r0, r7
 800fee8:	f000 fa1c 	bl	8010324 <_free_r>
 800feec:	89a3      	ldrh	r3, [r4, #12]
 800feee:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800fef2:	f023 0303 	bic.w	r3, r3, #3
 800fef6:	f1b8 0f02 	cmp.w	r8, #2
 800fefa:	81a3      	strh	r3, [r4, #12]
 800fefc:	d067      	beq.n	800ffce <setvbuf+0x156>
 800fefe:	ab01      	add	r3, sp, #4
 800ff00:	466a      	mov	r2, sp
 800ff02:	4621      	mov	r1, r4
 800ff04:	4638      	mov	r0, r7
 800ff06:	f001 fefd 	bl	8011d04 <__swhatbuf_r>
 800ff0a:	89a3      	ldrh	r3, [r4, #12]
 800ff0c:	4318      	orrs	r0, r3
 800ff0e:	81a0      	strh	r0, [r4, #12]
 800ff10:	bb2d      	cbnz	r5, 800ff5e <setvbuf+0xe6>
 800ff12:	9d00      	ldr	r5, [sp, #0]
 800ff14:	4628      	mov	r0, r5
 800ff16:	f7ff fc51 	bl	800f7bc <malloc>
 800ff1a:	4606      	mov	r6, r0
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	d158      	bne.n	800ffd2 <setvbuf+0x15a>
 800ff20:	f8dd 9000 	ldr.w	r9, [sp]
 800ff24:	45a9      	cmp	r9, r5
 800ff26:	d146      	bne.n	800ffb6 <setvbuf+0x13e>
 800ff28:	f04f 35ff 	mov.w	r5, #4294967295
 800ff2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff30:	f043 0202 	orr.w	r2, r3, #2
 800ff34:	81a2      	strh	r2, [r4, #12]
 800ff36:	2200      	movs	r2, #0
 800ff38:	60a2      	str	r2, [r4, #8]
 800ff3a:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ff3e:	6022      	str	r2, [r4, #0]
 800ff40:	6122      	str	r2, [r4, #16]
 800ff42:	2201      	movs	r2, #1
 800ff44:	6162      	str	r2, [r4, #20]
 800ff46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ff48:	07d6      	lsls	r6, r2, #31
 800ff4a:	d404      	bmi.n	800ff56 <setvbuf+0xde>
 800ff4c:	0598      	lsls	r0, r3, #22
 800ff4e:	d402      	bmi.n	800ff56 <setvbuf+0xde>
 800ff50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ff52:	f000 f966 	bl	8010222 <__retarget_lock_release_recursive>
 800ff56:	4628      	mov	r0, r5
 800ff58:	b003      	add	sp, #12
 800ff5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff5e:	2e00      	cmp	r6, #0
 800ff60:	d0d8      	beq.n	800ff14 <setvbuf+0x9c>
 800ff62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff64:	b913      	cbnz	r3, 800ff6c <setvbuf+0xf4>
 800ff66:	4638      	mov	r0, r7
 800ff68:	f7ff ff02 	bl	800fd70 <__sinit>
 800ff6c:	9b00      	ldr	r3, [sp, #0]
 800ff6e:	6026      	str	r6, [r4, #0]
 800ff70:	42ab      	cmp	r3, r5
 800ff72:	bf1e      	ittt	ne
 800ff74:	89a3      	ldrhne	r3, [r4, #12]
 800ff76:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 800ff7a:	81a3      	strhne	r3, [r4, #12]
 800ff7c:	f1b8 0f01 	cmp.w	r8, #1
 800ff80:	bf02      	ittt	eq
 800ff82:	89a3      	ldrheq	r3, [r4, #12]
 800ff84:	f043 0301 	orreq.w	r3, r3, #1
 800ff88:	81a3      	strheq	r3, [r4, #12]
 800ff8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff8e:	f013 0208 	ands.w	r2, r3, #8
 800ff92:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800ff96:	d01e      	beq.n	800ffd6 <setvbuf+0x15e>
 800ff98:	07d9      	lsls	r1, r3, #31
 800ff9a:	bf41      	itttt	mi
 800ff9c:	2200      	movmi	r2, #0
 800ff9e:	426d      	negmi	r5, r5
 800ffa0:	60a2      	strmi	r2, [r4, #8]
 800ffa2:	61a5      	strmi	r5, [r4, #24]
 800ffa4:	bf58      	it	pl
 800ffa6:	60a5      	strpl	r5, [r4, #8]
 800ffa8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ffaa:	07d2      	lsls	r2, r2, #31
 800ffac:	d401      	bmi.n	800ffb2 <setvbuf+0x13a>
 800ffae:	059b      	lsls	r3, r3, #22
 800ffb0:	d513      	bpl.n	800ffda <setvbuf+0x162>
 800ffb2:	2500      	movs	r5, #0
 800ffb4:	e7cf      	b.n	800ff56 <setvbuf+0xde>
 800ffb6:	4648      	mov	r0, r9
 800ffb8:	f7ff fc00 	bl	800f7bc <malloc>
 800ffbc:	4606      	mov	r6, r0
 800ffbe:	2800      	cmp	r0, #0
 800ffc0:	d0b2      	beq.n	800ff28 <setvbuf+0xb0>
 800ffc2:	89a3      	ldrh	r3, [r4, #12]
 800ffc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ffc8:	81a3      	strh	r3, [r4, #12]
 800ffca:	464d      	mov	r5, r9
 800ffcc:	e7c9      	b.n	800ff62 <setvbuf+0xea>
 800ffce:	2500      	movs	r5, #0
 800ffd0:	e7ac      	b.n	800ff2c <setvbuf+0xb4>
 800ffd2:	46a9      	mov	r9, r5
 800ffd4:	e7f5      	b.n	800ffc2 <setvbuf+0x14a>
 800ffd6:	60a2      	str	r2, [r4, #8]
 800ffd8:	e7e6      	b.n	800ffa8 <setvbuf+0x130>
 800ffda:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ffdc:	f000 f921 	bl	8010222 <__retarget_lock_release_recursive>
 800ffe0:	e7e7      	b.n	800ffb2 <setvbuf+0x13a>
 800ffe2:	f04f 35ff 	mov.w	r5, #4294967295
 800ffe6:	e7b6      	b.n	800ff56 <setvbuf+0xde>
 800ffe8:	20000434 	.word	0x20000434

0800ffec <sprintf>:
 800ffec:	b40e      	push	{r1, r2, r3}
 800ffee:	b500      	push	{lr}
 800fff0:	b09c      	sub	sp, #112	@ 0x70
 800fff2:	ab1d      	add	r3, sp, #116	@ 0x74
 800fff4:	9002      	str	r0, [sp, #8]
 800fff6:	9006      	str	r0, [sp, #24]
 800fff8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fffc:	4809      	ldr	r0, [pc, #36]	@ (8010024 <sprintf+0x38>)
 800fffe:	9107      	str	r1, [sp, #28]
 8010000:	9104      	str	r1, [sp, #16]
 8010002:	4909      	ldr	r1, [pc, #36]	@ (8010028 <sprintf+0x3c>)
 8010004:	f853 2b04 	ldr.w	r2, [r3], #4
 8010008:	9105      	str	r1, [sp, #20]
 801000a:	6800      	ldr	r0, [r0, #0]
 801000c:	9301      	str	r3, [sp, #4]
 801000e:	a902      	add	r1, sp, #8
 8010010:	f000 fa4a 	bl	80104a8 <_svfprintf_r>
 8010014:	9b02      	ldr	r3, [sp, #8]
 8010016:	2200      	movs	r2, #0
 8010018:	701a      	strb	r2, [r3, #0]
 801001a:	b01c      	add	sp, #112	@ 0x70
 801001c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010020:	b003      	add	sp, #12
 8010022:	4770      	bx	lr
 8010024:	20000434 	.word	0x20000434
 8010028:	ffff0208 	.word	0xffff0208

0801002c <__sread>:
 801002c:	b510      	push	{r4, lr}
 801002e:	460c      	mov	r4, r1
 8010030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010034:	f000 f894 	bl	8010160 <_read_r>
 8010038:	2800      	cmp	r0, #0
 801003a:	bfab      	itete	ge
 801003c:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 801003e:	89a3      	ldrhlt	r3, [r4, #12]
 8010040:	181b      	addge	r3, r3, r0
 8010042:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010046:	bfac      	ite	ge
 8010048:	6523      	strge	r3, [r4, #80]	@ 0x50
 801004a:	81a3      	strhlt	r3, [r4, #12]
 801004c:	bd10      	pop	{r4, pc}

0801004e <__swrite>:
 801004e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010052:	461f      	mov	r7, r3
 8010054:	898b      	ldrh	r3, [r1, #12]
 8010056:	05db      	lsls	r3, r3, #23
 8010058:	4605      	mov	r5, r0
 801005a:	460c      	mov	r4, r1
 801005c:	4616      	mov	r6, r2
 801005e:	d505      	bpl.n	801006c <__swrite+0x1e>
 8010060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010064:	2302      	movs	r3, #2
 8010066:	2200      	movs	r2, #0
 8010068:	f000 f868 	bl	801013c <_lseek_r>
 801006c:	89a3      	ldrh	r3, [r4, #12]
 801006e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010072:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010076:	81a3      	strh	r3, [r4, #12]
 8010078:	4632      	mov	r2, r6
 801007a:	463b      	mov	r3, r7
 801007c:	4628      	mov	r0, r5
 801007e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010082:	f000 b88f 	b.w	80101a4 <_write_r>

08010086 <__sseek>:
 8010086:	b510      	push	{r4, lr}
 8010088:	460c      	mov	r4, r1
 801008a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801008e:	f000 f855 	bl	801013c <_lseek_r>
 8010092:	1c43      	adds	r3, r0, #1
 8010094:	89a3      	ldrh	r3, [r4, #12]
 8010096:	bf15      	itete	ne
 8010098:	6520      	strne	r0, [r4, #80]	@ 0x50
 801009a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801009e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80100a2:	81a3      	strheq	r3, [r4, #12]
 80100a4:	bf18      	it	ne
 80100a6:	81a3      	strhne	r3, [r4, #12]
 80100a8:	bd10      	pop	{r4, pc}

080100aa <__sclose>:
 80100aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100ae:	f000 b809 	b.w	80100c4 <_close_r>

080100b2 <memset>:
 80100b2:	4402      	add	r2, r0
 80100b4:	4603      	mov	r3, r0
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d100      	bne.n	80100bc <memset+0xa>
 80100ba:	4770      	bx	lr
 80100bc:	f803 1b01 	strb.w	r1, [r3], #1
 80100c0:	e7f9      	b.n	80100b6 <memset+0x4>
	...

080100c4 <_close_r>:
 80100c4:	b538      	push	{r3, r4, r5, lr}
 80100c6:	4d06      	ldr	r5, [pc, #24]	@ (80100e0 <_close_r+0x1c>)
 80100c8:	2300      	movs	r3, #0
 80100ca:	4604      	mov	r4, r0
 80100cc:	4608      	mov	r0, r1
 80100ce:	602b      	str	r3, [r5, #0]
 80100d0:	f7f2 fd84 	bl	8002bdc <_close>
 80100d4:	1c43      	adds	r3, r0, #1
 80100d6:	d102      	bne.n	80100de <_close_r+0x1a>
 80100d8:	682b      	ldr	r3, [r5, #0]
 80100da:	b103      	cbz	r3, 80100de <_close_r+0x1a>
 80100dc:	6023      	str	r3, [r4, #0]
 80100de:	bd38      	pop	{r3, r4, r5, pc}
 80100e0:	20003248 	.word	0x20003248

080100e4 <_reclaim_reent>:
 80100e4:	4b14      	ldr	r3, [pc, #80]	@ (8010138 <_reclaim_reent+0x54>)
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	4283      	cmp	r3, r0
 80100ea:	b570      	push	{r4, r5, r6, lr}
 80100ec:	4604      	mov	r4, r0
 80100ee:	d022      	beq.n	8010136 <_reclaim_reent+0x52>
 80100f0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80100f2:	b153      	cbz	r3, 801010a <_reclaim_reent+0x26>
 80100f4:	2500      	movs	r5, #0
 80100f6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80100f8:	5959      	ldr	r1, [r3, r5]
 80100fa:	b9b1      	cbnz	r1, 801012a <_reclaim_reent+0x46>
 80100fc:	3504      	adds	r5, #4
 80100fe:	2d80      	cmp	r5, #128	@ 0x80
 8010100:	d1f9      	bne.n	80100f6 <_reclaim_reent+0x12>
 8010102:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010104:	4620      	mov	r0, r4
 8010106:	f000 f90d 	bl	8010324 <_free_r>
 801010a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801010c:	b111      	cbz	r1, 8010114 <_reclaim_reent+0x30>
 801010e:	4620      	mov	r0, r4
 8010110:	f000 f908 	bl	8010324 <_free_r>
 8010114:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8010116:	b111      	cbz	r1, 801011e <_reclaim_reent+0x3a>
 8010118:	4620      	mov	r0, r4
 801011a:	f000 f903 	bl	8010324 <_free_r>
 801011e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010120:	b14b      	cbz	r3, 8010136 <_reclaim_reent+0x52>
 8010122:	4620      	mov	r0, r4
 8010124:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010128:	4718      	bx	r3
 801012a:	680e      	ldr	r6, [r1, #0]
 801012c:	4620      	mov	r0, r4
 801012e:	f000 f8f9 	bl	8010324 <_free_r>
 8010132:	4631      	mov	r1, r6
 8010134:	e7e1      	b.n	80100fa <_reclaim_reent+0x16>
 8010136:	bd70      	pop	{r4, r5, r6, pc}
 8010138:	20000434 	.word	0x20000434

0801013c <_lseek_r>:
 801013c:	b538      	push	{r3, r4, r5, lr}
 801013e:	4d07      	ldr	r5, [pc, #28]	@ (801015c <_lseek_r+0x20>)
 8010140:	4604      	mov	r4, r0
 8010142:	4608      	mov	r0, r1
 8010144:	4611      	mov	r1, r2
 8010146:	2200      	movs	r2, #0
 8010148:	602a      	str	r2, [r5, #0]
 801014a:	461a      	mov	r2, r3
 801014c:	f7f2 fd6d 	bl	8002c2a <_lseek>
 8010150:	1c43      	adds	r3, r0, #1
 8010152:	d102      	bne.n	801015a <_lseek_r+0x1e>
 8010154:	682b      	ldr	r3, [r5, #0]
 8010156:	b103      	cbz	r3, 801015a <_lseek_r+0x1e>
 8010158:	6023      	str	r3, [r4, #0]
 801015a:	bd38      	pop	{r3, r4, r5, pc}
 801015c:	20003248 	.word	0x20003248

08010160 <_read_r>:
 8010160:	b538      	push	{r3, r4, r5, lr}
 8010162:	4d07      	ldr	r5, [pc, #28]	@ (8010180 <_read_r+0x20>)
 8010164:	4604      	mov	r4, r0
 8010166:	4608      	mov	r0, r1
 8010168:	4611      	mov	r1, r2
 801016a:	2200      	movs	r2, #0
 801016c:	602a      	str	r2, [r5, #0]
 801016e:	461a      	mov	r2, r3
 8010170:	f7f2 fcfb 	bl	8002b6a <_read>
 8010174:	1c43      	adds	r3, r0, #1
 8010176:	d102      	bne.n	801017e <_read_r+0x1e>
 8010178:	682b      	ldr	r3, [r5, #0]
 801017a:	b103      	cbz	r3, 801017e <_read_r+0x1e>
 801017c:	6023      	str	r3, [r4, #0]
 801017e:	bd38      	pop	{r3, r4, r5, pc}
 8010180:	20003248 	.word	0x20003248

08010184 <_sbrk_r>:
 8010184:	b538      	push	{r3, r4, r5, lr}
 8010186:	4d06      	ldr	r5, [pc, #24]	@ (80101a0 <_sbrk_r+0x1c>)
 8010188:	2300      	movs	r3, #0
 801018a:	4604      	mov	r4, r0
 801018c:	4608      	mov	r0, r1
 801018e:	602b      	str	r3, [r5, #0]
 8010190:	f7f2 fd58 	bl	8002c44 <_sbrk>
 8010194:	1c43      	adds	r3, r0, #1
 8010196:	d102      	bne.n	801019e <_sbrk_r+0x1a>
 8010198:	682b      	ldr	r3, [r5, #0]
 801019a:	b103      	cbz	r3, 801019e <_sbrk_r+0x1a>
 801019c:	6023      	str	r3, [r4, #0]
 801019e:	bd38      	pop	{r3, r4, r5, pc}
 80101a0:	20003248 	.word	0x20003248

080101a4 <_write_r>:
 80101a4:	b538      	push	{r3, r4, r5, lr}
 80101a6:	4d07      	ldr	r5, [pc, #28]	@ (80101c4 <_write_r+0x20>)
 80101a8:	4604      	mov	r4, r0
 80101aa:	4608      	mov	r0, r1
 80101ac:	4611      	mov	r1, r2
 80101ae:	2200      	movs	r2, #0
 80101b0:	602a      	str	r2, [r5, #0]
 80101b2:	461a      	mov	r2, r3
 80101b4:	f7f2 fcf6 	bl	8002ba4 <_write>
 80101b8:	1c43      	adds	r3, r0, #1
 80101ba:	d102      	bne.n	80101c2 <_write_r+0x1e>
 80101bc:	682b      	ldr	r3, [r5, #0]
 80101be:	b103      	cbz	r3, 80101c2 <_write_r+0x1e>
 80101c0:	6023      	str	r3, [r4, #0]
 80101c2:	bd38      	pop	{r3, r4, r5, pc}
 80101c4:	20003248 	.word	0x20003248

080101c8 <__errno>:
 80101c8:	4b01      	ldr	r3, [pc, #4]	@ (80101d0 <__errno+0x8>)
 80101ca:	6818      	ldr	r0, [r3, #0]
 80101cc:	4770      	bx	lr
 80101ce:	bf00      	nop
 80101d0:	20000434 	.word	0x20000434

080101d4 <__libc_init_array>:
 80101d4:	b570      	push	{r4, r5, r6, lr}
 80101d6:	4d0d      	ldr	r5, [pc, #52]	@ (801020c <__libc_init_array+0x38>)
 80101d8:	4c0d      	ldr	r4, [pc, #52]	@ (8010210 <__libc_init_array+0x3c>)
 80101da:	1b64      	subs	r4, r4, r5
 80101dc:	10a4      	asrs	r4, r4, #2
 80101de:	2600      	movs	r6, #0
 80101e0:	42a6      	cmp	r6, r4
 80101e2:	d109      	bne.n	80101f8 <__libc_init_array+0x24>
 80101e4:	4d0b      	ldr	r5, [pc, #44]	@ (8010214 <__libc_init_array+0x40>)
 80101e6:	4c0c      	ldr	r4, [pc, #48]	@ (8010218 <__libc_init_array+0x44>)
 80101e8:	f005 f9a2 	bl	8015530 <_init>
 80101ec:	1b64      	subs	r4, r4, r5
 80101ee:	10a4      	asrs	r4, r4, #2
 80101f0:	2600      	movs	r6, #0
 80101f2:	42a6      	cmp	r6, r4
 80101f4:	d105      	bne.n	8010202 <__libc_init_array+0x2e>
 80101f6:	bd70      	pop	{r4, r5, r6, pc}
 80101f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80101fc:	4798      	blx	r3
 80101fe:	3601      	adds	r6, #1
 8010200:	e7ee      	b.n	80101e0 <__libc_init_array+0xc>
 8010202:	f855 3b04 	ldr.w	r3, [r5], #4
 8010206:	4798      	blx	r3
 8010208:	3601      	adds	r6, #1
 801020a:	e7f2      	b.n	80101f2 <__libc_init_array+0x1e>
 801020c:	08015c08 	.word	0x08015c08
 8010210:	08015c08 	.word	0x08015c08
 8010214:	08015c08 	.word	0x08015c08
 8010218:	08015c10 	.word	0x08015c10

0801021c <__retarget_lock_init_recursive>:
 801021c:	4770      	bx	lr

0801021e <__retarget_lock_close_recursive>:
 801021e:	4770      	bx	lr

08010220 <__retarget_lock_acquire_recursive>:
 8010220:	4770      	bx	lr

08010222 <__retarget_lock_release_recursive>:
 8010222:	4770      	bx	lr

08010224 <sysconf>:
 8010224:	2808      	cmp	r0, #8
 8010226:	b508      	push	{r3, lr}
 8010228:	d006      	beq.n	8010238 <sysconf+0x14>
 801022a:	f7ff ffcd 	bl	80101c8 <__errno>
 801022e:	2316      	movs	r3, #22
 8010230:	6003      	str	r3, [r0, #0]
 8010232:	f04f 30ff 	mov.w	r0, #4294967295
 8010236:	bd08      	pop	{r3, pc}
 8010238:	2080      	movs	r0, #128	@ 0x80
 801023a:	e7fc      	b.n	8010236 <sysconf+0x12>

0801023c <memcpy>:
 801023c:	440a      	add	r2, r1
 801023e:	4291      	cmp	r1, r2
 8010240:	f100 33ff 	add.w	r3, r0, #4294967295
 8010244:	d100      	bne.n	8010248 <memcpy+0xc>
 8010246:	4770      	bx	lr
 8010248:	b510      	push	{r4, lr}
 801024a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801024e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010252:	4291      	cmp	r1, r2
 8010254:	d1f9      	bne.n	801024a <memcpy+0xe>
 8010256:	bd10      	pop	{r4, pc}

08010258 <register_fini>:
 8010258:	4b02      	ldr	r3, [pc, #8]	@ (8010264 <register_fini+0xc>)
 801025a:	b113      	cbz	r3, 8010262 <register_fini+0xa>
 801025c:	4802      	ldr	r0, [pc, #8]	@ (8010268 <register_fini+0x10>)
 801025e:	f000 b805 	b.w	801026c <atexit>
 8010262:	4770      	bx	lr
 8010264:	00000000 	.word	0x00000000
 8010268:	08011f2d 	.word	0x08011f2d

0801026c <atexit>:
 801026c:	2300      	movs	r3, #0
 801026e:	4601      	mov	r1, r0
 8010270:	461a      	mov	r2, r3
 8010272:	4618      	mov	r0, r3
 8010274:	f001 bea4 	b.w	8011fc0 <__register_exitproc>

08010278 <_malloc_trim_r>:
 8010278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801027c:	4606      	mov	r6, r0
 801027e:	2008      	movs	r0, #8
 8010280:	4689      	mov	r9, r1
 8010282:	f7ff ffcf 	bl	8010224 <sysconf>
 8010286:	4f24      	ldr	r7, [pc, #144]	@ (8010318 <_malloc_trim_r+0xa0>)
 8010288:	4680      	mov	r8, r0
 801028a:	4630      	mov	r0, r6
 801028c:	f7ff fcd8 	bl	800fc40 <__malloc_lock>
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	685d      	ldr	r5, [r3, #4]
 8010294:	f025 0503 	bic.w	r5, r5, #3
 8010298:	f1a5 0411 	sub.w	r4, r5, #17
 801029c:	eba4 0409 	sub.w	r4, r4, r9
 80102a0:	4444      	add	r4, r8
 80102a2:	fbb4 f4f8 	udiv	r4, r4, r8
 80102a6:	3c01      	subs	r4, #1
 80102a8:	fb08 f404 	mul.w	r4, r8, r4
 80102ac:	45a0      	cmp	r8, r4
 80102ae:	dd05      	ble.n	80102bc <_malloc_trim_r+0x44>
 80102b0:	4630      	mov	r0, r6
 80102b2:	f7ff fccb 	bl	800fc4c <__malloc_unlock>
 80102b6:	2000      	movs	r0, #0
 80102b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102bc:	2100      	movs	r1, #0
 80102be:	4630      	mov	r0, r6
 80102c0:	f7ff ff60 	bl	8010184 <_sbrk_r>
 80102c4:	68bb      	ldr	r3, [r7, #8]
 80102c6:	442b      	add	r3, r5
 80102c8:	4298      	cmp	r0, r3
 80102ca:	d1f1      	bne.n	80102b0 <_malloc_trim_r+0x38>
 80102cc:	4261      	negs	r1, r4
 80102ce:	4630      	mov	r0, r6
 80102d0:	f7ff ff58 	bl	8010184 <_sbrk_r>
 80102d4:	3001      	adds	r0, #1
 80102d6:	d110      	bne.n	80102fa <_malloc_trim_r+0x82>
 80102d8:	2100      	movs	r1, #0
 80102da:	4630      	mov	r0, r6
 80102dc:	f7ff ff52 	bl	8010184 <_sbrk_r>
 80102e0:	68ba      	ldr	r2, [r7, #8]
 80102e2:	1a83      	subs	r3, r0, r2
 80102e4:	2b0f      	cmp	r3, #15
 80102e6:	dde3      	ble.n	80102b0 <_malloc_trim_r+0x38>
 80102e8:	490c      	ldr	r1, [pc, #48]	@ (801031c <_malloc_trim_r+0xa4>)
 80102ea:	6809      	ldr	r1, [r1, #0]
 80102ec:	1a40      	subs	r0, r0, r1
 80102ee:	490c      	ldr	r1, [pc, #48]	@ (8010320 <_malloc_trim_r+0xa8>)
 80102f0:	f043 0301 	orr.w	r3, r3, #1
 80102f4:	6008      	str	r0, [r1, #0]
 80102f6:	6053      	str	r3, [r2, #4]
 80102f8:	e7da      	b.n	80102b0 <_malloc_trim_r+0x38>
 80102fa:	68bb      	ldr	r3, [r7, #8]
 80102fc:	4a08      	ldr	r2, [pc, #32]	@ (8010320 <_malloc_trim_r+0xa8>)
 80102fe:	1b2d      	subs	r5, r5, r4
 8010300:	f045 0501 	orr.w	r5, r5, #1
 8010304:	605d      	str	r5, [r3, #4]
 8010306:	6813      	ldr	r3, [r2, #0]
 8010308:	4630      	mov	r0, r6
 801030a:	1b1b      	subs	r3, r3, r4
 801030c:	6013      	str	r3, [r2, #0]
 801030e:	f7ff fc9d 	bl	800fc4c <__malloc_unlock>
 8010312:	2001      	movs	r0, #1
 8010314:	e7d0      	b.n	80102b8 <_malloc_trim_r+0x40>
 8010316:	bf00      	nop
 8010318:	20000020 	.word	0x20000020
 801031c:	20000018 	.word	0x20000018
 8010320:	200030d8 	.word	0x200030d8

08010324 <_free_r>:
 8010324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010326:	4604      	mov	r4, r0
 8010328:	460f      	mov	r7, r1
 801032a:	2900      	cmp	r1, #0
 801032c:	f000 80b1 	beq.w	8010492 <_free_r+0x16e>
 8010330:	f7ff fc86 	bl	800fc40 <__malloc_lock>
 8010334:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8010338:	4d56      	ldr	r5, [pc, #344]	@ (8010494 <_free_r+0x170>)
 801033a:	f022 0001 	bic.w	r0, r2, #1
 801033e:	f1a7 0308 	sub.w	r3, r7, #8
 8010342:	eb03 0c00 	add.w	ip, r3, r0
 8010346:	68a9      	ldr	r1, [r5, #8]
 8010348:	f8dc 6004 	ldr.w	r6, [ip, #4]
 801034c:	4561      	cmp	r1, ip
 801034e:	f026 0603 	bic.w	r6, r6, #3
 8010352:	f002 0201 	and.w	r2, r2, #1
 8010356:	d11b      	bne.n	8010390 <_free_r+0x6c>
 8010358:	4406      	add	r6, r0
 801035a:	b93a      	cbnz	r2, 801036c <_free_r+0x48>
 801035c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8010360:	1a9b      	subs	r3, r3, r2
 8010362:	4416      	add	r6, r2
 8010364:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8010368:	60ca      	str	r2, [r1, #12]
 801036a:	6091      	str	r1, [r2, #8]
 801036c:	f046 0201 	orr.w	r2, r6, #1
 8010370:	605a      	str	r2, [r3, #4]
 8010372:	60ab      	str	r3, [r5, #8]
 8010374:	4b48      	ldr	r3, [pc, #288]	@ (8010498 <_free_r+0x174>)
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	42b3      	cmp	r3, r6
 801037a:	d804      	bhi.n	8010386 <_free_r+0x62>
 801037c:	4b47      	ldr	r3, [pc, #284]	@ (801049c <_free_r+0x178>)
 801037e:	4620      	mov	r0, r4
 8010380:	6819      	ldr	r1, [r3, #0]
 8010382:	f7ff ff79 	bl	8010278 <_malloc_trim_r>
 8010386:	4620      	mov	r0, r4
 8010388:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801038c:	f7ff bc5e 	b.w	800fc4c <__malloc_unlock>
 8010390:	f8cc 6004 	str.w	r6, [ip, #4]
 8010394:	2a00      	cmp	r2, #0
 8010396:	d138      	bne.n	801040a <_free_r+0xe6>
 8010398:	f857 1c08 	ldr.w	r1, [r7, #-8]
 801039c:	1a5b      	subs	r3, r3, r1
 801039e:	4408      	add	r0, r1
 80103a0:	6899      	ldr	r1, [r3, #8]
 80103a2:	f105 0708 	add.w	r7, r5, #8
 80103a6:	42b9      	cmp	r1, r7
 80103a8:	d031      	beq.n	801040e <_free_r+0xea>
 80103aa:	68df      	ldr	r7, [r3, #12]
 80103ac:	60cf      	str	r7, [r1, #12]
 80103ae:	60b9      	str	r1, [r7, #8]
 80103b0:	eb0c 0106 	add.w	r1, ip, r6
 80103b4:	6849      	ldr	r1, [r1, #4]
 80103b6:	07c9      	lsls	r1, r1, #31
 80103b8:	d40b      	bmi.n	80103d2 <_free_r+0xae>
 80103ba:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80103be:	4430      	add	r0, r6
 80103c0:	bb3a      	cbnz	r2, 8010412 <_free_r+0xee>
 80103c2:	4e37      	ldr	r6, [pc, #220]	@ (80104a0 <_free_r+0x17c>)
 80103c4:	42b1      	cmp	r1, r6
 80103c6:	d124      	bne.n	8010412 <_free_r+0xee>
 80103c8:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80103cc:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80103d0:	2201      	movs	r2, #1
 80103d2:	f040 0101 	orr.w	r1, r0, #1
 80103d6:	6059      	str	r1, [r3, #4]
 80103d8:	5018      	str	r0, [r3, r0]
 80103da:	2a00      	cmp	r2, #0
 80103dc:	d1d3      	bne.n	8010386 <_free_r+0x62>
 80103de:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80103e2:	d21b      	bcs.n	801041c <_free_r+0xf8>
 80103e4:	08c2      	lsrs	r2, r0, #3
 80103e6:	2101      	movs	r1, #1
 80103e8:	0940      	lsrs	r0, r0, #5
 80103ea:	4081      	lsls	r1, r0
 80103ec:	6868      	ldr	r0, [r5, #4]
 80103ee:	3201      	adds	r2, #1
 80103f0:	4301      	orrs	r1, r0
 80103f2:	6069      	str	r1, [r5, #4]
 80103f4:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80103f8:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80103fc:	3908      	subs	r1, #8
 80103fe:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010402:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8010406:	60c3      	str	r3, [r0, #12]
 8010408:	e7bd      	b.n	8010386 <_free_r+0x62>
 801040a:	2200      	movs	r2, #0
 801040c:	e7d0      	b.n	80103b0 <_free_r+0x8c>
 801040e:	2201      	movs	r2, #1
 8010410:	e7ce      	b.n	80103b0 <_free_r+0x8c>
 8010412:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8010416:	60ce      	str	r6, [r1, #12]
 8010418:	60b1      	str	r1, [r6, #8]
 801041a:	e7da      	b.n	80103d2 <_free_r+0xae>
 801041c:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8010420:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8010424:	d214      	bcs.n	8010450 <_free_r+0x12c>
 8010426:	0982      	lsrs	r2, r0, #6
 8010428:	3238      	adds	r2, #56	@ 0x38
 801042a:	1c51      	adds	r1, r2, #1
 801042c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8010430:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8010434:	428e      	cmp	r6, r1
 8010436:	d125      	bne.n	8010484 <_free_r+0x160>
 8010438:	2001      	movs	r0, #1
 801043a:	1092      	asrs	r2, r2, #2
 801043c:	fa00 f202 	lsl.w	r2, r0, r2
 8010440:	6868      	ldr	r0, [r5, #4]
 8010442:	4302      	orrs	r2, r0
 8010444:	606a      	str	r2, [r5, #4]
 8010446:	e9c3 1602 	strd	r1, r6, [r3, #8]
 801044a:	60b3      	str	r3, [r6, #8]
 801044c:	60cb      	str	r3, [r1, #12]
 801044e:	e79a      	b.n	8010386 <_free_r+0x62>
 8010450:	2a14      	cmp	r2, #20
 8010452:	d801      	bhi.n	8010458 <_free_r+0x134>
 8010454:	325b      	adds	r2, #91	@ 0x5b
 8010456:	e7e8      	b.n	801042a <_free_r+0x106>
 8010458:	2a54      	cmp	r2, #84	@ 0x54
 801045a:	d802      	bhi.n	8010462 <_free_r+0x13e>
 801045c:	0b02      	lsrs	r2, r0, #12
 801045e:	326e      	adds	r2, #110	@ 0x6e
 8010460:	e7e3      	b.n	801042a <_free_r+0x106>
 8010462:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8010466:	d802      	bhi.n	801046e <_free_r+0x14a>
 8010468:	0bc2      	lsrs	r2, r0, #15
 801046a:	3277      	adds	r2, #119	@ 0x77
 801046c:	e7dd      	b.n	801042a <_free_r+0x106>
 801046e:	f240 5154 	movw	r1, #1364	@ 0x554
 8010472:	428a      	cmp	r2, r1
 8010474:	bf9a      	itte	ls
 8010476:	0c82      	lsrls	r2, r0, #18
 8010478:	327c      	addls	r2, #124	@ 0x7c
 801047a:	227e      	movhi	r2, #126	@ 0x7e
 801047c:	e7d5      	b.n	801042a <_free_r+0x106>
 801047e:	6889      	ldr	r1, [r1, #8]
 8010480:	428e      	cmp	r6, r1
 8010482:	d004      	beq.n	801048e <_free_r+0x16a>
 8010484:	684a      	ldr	r2, [r1, #4]
 8010486:	f022 0203 	bic.w	r2, r2, #3
 801048a:	4282      	cmp	r2, r0
 801048c:	d8f7      	bhi.n	801047e <_free_r+0x15a>
 801048e:	68ce      	ldr	r6, [r1, #12]
 8010490:	e7d9      	b.n	8010446 <_free_r+0x122>
 8010492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010494:	20000020 	.word	0x20000020
 8010498:	2000001c 	.word	0x2000001c
 801049c:	20003108 	.word	0x20003108
 80104a0:	20000028 	.word	0x20000028
 80104a4:	00000000 	.word	0x00000000

080104a8 <_svfprintf_r>:
 80104a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104ac:	b0d3      	sub	sp, #332	@ 0x14c
 80104ae:	468b      	mov	fp, r1
 80104b0:	4691      	mov	r9, r2
 80104b2:	461e      	mov	r6, r3
 80104b4:	9003      	str	r0, [sp, #12]
 80104b6:	f001 fd13 	bl	8011ee0 <_localeconv_r>
 80104ba:	6803      	ldr	r3, [r0, #0]
 80104bc:	9316      	str	r3, [sp, #88]	@ 0x58
 80104be:	4618      	mov	r0, r3
 80104c0:	f7ef feae 	bl	8000220 <strlen>
 80104c4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80104c8:	900d      	str	r0, [sp, #52]	@ 0x34
 80104ca:	061b      	lsls	r3, r3, #24
 80104cc:	d515      	bpl.n	80104fa <_svfprintf_r+0x52>
 80104ce:	f8db 3010 	ldr.w	r3, [fp, #16]
 80104d2:	b993      	cbnz	r3, 80104fa <_svfprintf_r+0x52>
 80104d4:	9803      	ldr	r0, [sp, #12]
 80104d6:	2140      	movs	r1, #64	@ 0x40
 80104d8:	f7ff f978 	bl	800f7cc <_malloc_r>
 80104dc:	f8cb 0000 	str.w	r0, [fp]
 80104e0:	f8cb 0010 	str.w	r0, [fp, #16]
 80104e4:	b930      	cbnz	r0, 80104f4 <_svfprintf_r+0x4c>
 80104e6:	9a03      	ldr	r2, [sp, #12]
 80104e8:	230c      	movs	r3, #12
 80104ea:	6013      	str	r3, [r2, #0]
 80104ec:	f04f 33ff 	mov.w	r3, #4294967295
 80104f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80104f2:	e1f7      	b.n	80108e4 <_svfprintf_r+0x43c>
 80104f4:	2340      	movs	r3, #64	@ 0x40
 80104f6:	f8cb 3014 	str.w	r3, [fp, #20]
 80104fa:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8010748 <_svfprintf_r+0x2a0>
 80104fe:	2300      	movs	r3, #0
 8010500:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8010504:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010508:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 801050c:	ac29      	add	r4, sp, #164	@ 0xa4
 801050e:	9426      	str	r4, [sp, #152]	@ 0x98
 8010510:	9304      	str	r3, [sp, #16]
 8010512:	9309      	str	r3, [sp, #36]	@ 0x24
 8010514:	9312      	str	r3, [sp, #72]	@ 0x48
 8010516:	9317      	str	r3, [sp, #92]	@ 0x5c
 8010518:	930f      	str	r3, [sp, #60]	@ 0x3c
 801051a:	464b      	mov	r3, r9
 801051c:	461d      	mov	r5, r3
 801051e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010522:	b10a      	cbz	r2, 8010528 <_svfprintf_r+0x80>
 8010524:	2a25      	cmp	r2, #37	@ 0x25
 8010526:	d1f9      	bne.n	801051c <_svfprintf_r+0x74>
 8010528:	ebb5 0709 	subs.w	r7, r5, r9
 801052c:	d00d      	beq.n	801054a <_svfprintf_r+0xa2>
 801052e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8010530:	443b      	add	r3, r7
 8010532:	9328      	str	r3, [sp, #160]	@ 0xa0
 8010534:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8010536:	3301      	adds	r3, #1
 8010538:	2b07      	cmp	r3, #7
 801053a:	e9c4 9700 	strd	r9, r7, [r4]
 801053e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8010540:	dc75      	bgt.n	801062e <_svfprintf_r+0x186>
 8010542:	3408      	adds	r4, #8
 8010544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010546:	443b      	add	r3, r7
 8010548:	930f      	str	r3, [sp, #60]	@ 0x3c
 801054a:	782b      	ldrb	r3, [r5, #0]
 801054c:	2b00      	cmp	r3, #0
 801054e:	f001 8148 	beq.w	80117e2 <_svfprintf_r+0x133a>
 8010552:	2200      	movs	r2, #0
 8010554:	1c6b      	adds	r3, r5, #1
 8010556:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 801055a:	f04f 38ff 	mov.w	r8, #4294967295
 801055e:	920e      	str	r2, [sp, #56]	@ 0x38
 8010560:	4615      	mov	r5, r2
 8010562:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010566:	9206      	str	r2, [sp, #24]
 8010568:	930c      	str	r3, [sp, #48]	@ 0x30
 801056a:	9b06      	ldr	r3, [sp, #24]
 801056c:	3b20      	subs	r3, #32
 801056e:	2b5a      	cmp	r3, #90	@ 0x5a
 8010570:	f200 85a4 	bhi.w	80110bc <_svfprintf_r+0xc14>
 8010574:	e8df f013 	tbh	[pc, r3, lsl #1]
 8010578:	05a2009d 	.word	0x05a2009d
 801057c:	00a505a2 	.word	0x00a505a2
 8010580:	05a205a2 	.word	0x05a205a2
 8010584:	008505a2 	.word	0x008505a2
 8010588:	05a205a2 	.word	0x05a205a2
 801058c:	00b200a8 	.word	0x00b200a8
 8010590:	00af05a2 	.word	0x00af05a2
 8010594:	05a200b4 	.word	0x05a200b4
 8010598:	00d100ce 	.word	0x00d100ce
 801059c:	00d100d1 	.word	0x00d100d1
 80105a0:	00d100d1 	.word	0x00d100d1
 80105a4:	00d100d1 	.word	0x00d100d1
 80105a8:	00d100d1 	.word	0x00d100d1
 80105ac:	05a205a2 	.word	0x05a205a2
 80105b0:	05a205a2 	.word	0x05a205a2
 80105b4:	05a205a2 	.word	0x05a205a2
 80105b8:	014705a2 	.word	0x014705a2
 80105bc:	010805a2 	.word	0x010805a2
 80105c0:	0147011b 	.word	0x0147011b
 80105c4:	01470147 	.word	0x01470147
 80105c8:	05a205a2 	.word	0x05a205a2
 80105cc:	05a205a2 	.word	0x05a205a2
 80105d0:	05a200e2 	.word	0x05a200e2
 80105d4:	049d05a2 	.word	0x049d05a2
 80105d8:	05a205a2 	.word	0x05a205a2
 80105dc:	04e705a2 	.word	0x04e705a2
 80105e0:	050805a2 	.word	0x050805a2
 80105e4:	05a205a2 	.word	0x05a205a2
 80105e8:	05a2052a 	.word	0x05a2052a
 80105ec:	05a205a2 	.word	0x05a205a2
 80105f0:	05a205a2 	.word	0x05a205a2
 80105f4:	05a205a2 	.word	0x05a205a2
 80105f8:	014705a2 	.word	0x014705a2
 80105fc:	010805a2 	.word	0x010805a2
 8010600:	0147011d 	.word	0x0147011d
 8010604:	01470147 	.word	0x01470147
 8010608:	011d00ee 	.word	0x011d00ee
 801060c:	05a20102 	.word	0x05a20102
 8010610:	05a200fb 	.word	0x05a200fb
 8010614:	049f047e 	.word	0x049f047e
 8010618:	010204d6 	.word	0x010204d6
 801061c:	04e705a2 	.word	0x04e705a2
 8010620:	050a009b 	.word	0x050a009b
 8010624:	05a205a2 	.word	0x05a205a2
 8010628:	05a20065 	.word	0x05a20065
 801062c:	009b      	.short	0x009b
 801062e:	9803      	ldr	r0, [sp, #12]
 8010630:	aa26      	add	r2, sp, #152	@ 0x98
 8010632:	4659      	mov	r1, fp
 8010634:	f003 f833 	bl	801369e <__ssprint_r>
 8010638:	2800      	cmp	r0, #0
 801063a:	f040 814e 	bne.w	80108da <_svfprintf_r+0x432>
 801063e:	ac29      	add	r4, sp, #164	@ 0xa4
 8010640:	e780      	b.n	8010544 <_svfprintf_r+0x9c>
 8010642:	4b43      	ldr	r3, [pc, #268]	@ (8010750 <_svfprintf_r+0x2a8>)
 8010644:	9319      	str	r3, [sp, #100]	@ 0x64
 8010646:	f015 0320 	ands.w	r3, r5, #32
 801064a:	f000 84c2 	beq.w	8010fd2 <_svfprintf_r+0xb2a>
 801064e:	3607      	adds	r6, #7
 8010650:	f026 0307 	bic.w	r3, r6, #7
 8010654:	461a      	mov	r2, r3
 8010656:	685f      	ldr	r7, [r3, #4]
 8010658:	f852 6b08 	ldr.w	r6, [r2], #8
 801065c:	9207      	str	r2, [sp, #28]
 801065e:	07eb      	lsls	r3, r5, #31
 8010660:	d50a      	bpl.n	8010678 <_svfprintf_r+0x1d0>
 8010662:	ea56 0307 	orrs.w	r3, r6, r7
 8010666:	d007      	beq.n	8010678 <_svfprintf_r+0x1d0>
 8010668:	2330      	movs	r3, #48	@ 0x30
 801066a:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 801066e:	9b06      	ldr	r3, [sp, #24]
 8010670:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8010674:	f045 0502 	orr.w	r5, r5, #2
 8010678:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 801067c:	2302      	movs	r3, #2
 801067e:	f000 bc28 	b.w	8010ed2 <_svfprintf_r+0xa2a>
 8010682:	9803      	ldr	r0, [sp, #12]
 8010684:	f001 fc2c 	bl	8011ee0 <_localeconv_r>
 8010688:	6843      	ldr	r3, [r0, #4]
 801068a:	9317      	str	r3, [sp, #92]	@ 0x5c
 801068c:	4618      	mov	r0, r3
 801068e:	f7ef fdc7 	bl	8000220 <strlen>
 8010692:	9012      	str	r0, [sp, #72]	@ 0x48
 8010694:	9803      	ldr	r0, [sp, #12]
 8010696:	f001 fc23 	bl	8011ee0 <_localeconv_r>
 801069a:	6883      	ldr	r3, [r0, #8]
 801069c:	9309      	str	r3, [sp, #36]	@ 0x24
 801069e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80106a0:	b12b      	cbz	r3, 80106ae <_svfprintf_r+0x206>
 80106a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106a4:	b11b      	cbz	r3, 80106ae <_svfprintf_r+0x206>
 80106a6:	781b      	ldrb	r3, [r3, #0]
 80106a8:	b10b      	cbz	r3, 80106ae <_svfprintf_r+0x206>
 80106aa:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 80106ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80106b0:	e757      	b.n	8010562 <_svfprintf_r+0xba>
 80106b2:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d1f9      	bne.n	80106ae <_svfprintf_r+0x206>
 80106ba:	2320      	movs	r3, #32
 80106bc:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80106c0:	e7f5      	b.n	80106ae <_svfprintf_r+0x206>
 80106c2:	f045 0501 	orr.w	r5, r5, #1
 80106c6:	e7f2      	b.n	80106ae <_svfprintf_r+0x206>
 80106c8:	f856 3b04 	ldr.w	r3, [r6], #4
 80106cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	daed      	bge.n	80106ae <_svfprintf_r+0x206>
 80106d2:	425b      	negs	r3, r3
 80106d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80106d6:	f045 0504 	orr.w	r5, r5, #4
 80106da:	e7e8      	b.n	80106ae <_svfprintf_r+0x206>
 80106dc:	232b      	movs	r3, #43	@ 0x2b
 80106de:	e7ed      	b.n	80106bc <_svfprintf_r+0x214>
 80106e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80106e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106e6:	9206      	str	r2, [sp, #24]
 80106e8:	2a2a      	cmp	r2, #42	@ 0x2a
 80106ea:	d10f      	bne.n	801070c <_svfprintf_r+0x264>
 80106ec:	f856 2b04 	ldr.w	r2, [r6], #4
 80106f0:	930c      	str	r3, [sp, #48]	@ 0x30
 80106f2:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 80106f6:	e7da      	b.n	80106ae <_svfprintf_r+0x206>
 80106f8:	fb01 2808 	mla	r8, r1, r8, r2
 80106fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010700:	9206      	str	r2, [sp, #24]
 8010702:	9a06      	ldr	r2, [sp, #24]
 8010704:	3a30      	subs	r2, #48	@ 0x30
 8010706:	2a09      	cmp	r2, #9
 8010708:	d9f6      	bls.n	80106f8 <_svfprintf_r+0x250>
 801070a:	e72d      	b.n	8010568 <_svfprintf_r+0xc0>
 801070c:	f04f 0800 	mov.w	r8, #0
 8010710:	210a      	movs	r1, #10
 8010712:	e7f6      	b.n	8010702 <_svfprintf_r+0x25a>
 8010714:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8010718:	e7c9      	b.n	80106ae <_svfprintf_r+0x206>
 801071a:	2200      	movs	r2, #0
 801071c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801071e:	920e      	str	r2, [sp, #56]	@ 0x38
 8010720:	210a      	movs	r1, #10
 8010722:	9a06      	ldr	r2, [sp, #24]
 8010724:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8010726:	3a30      	subs	r2, #48	@ 0x30
 8010728:	fb01 2200 	mla	r2, r1, r0, r2
 801072c:	920e      	str	r2, [sp, #56]	@ 0x38
 801072e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010732:	9206      	str	r2, [sp, #24]
 8010734:	3a30      	subs	r2, #48	@ 0x30
 8010736:	2a09      	cmp	r2, #9
 8010738:	d9f3      	bls.n	8010722 <_svfprintf_r+0x27a>
 801073a:	e715      	b.n	8010568 <_svfprintf_r+0xc0>
 801073c:	f045 0508 	orr.w	r5, r5, #8
 8010740:	e7b5      	b.n	80106ae <_svfprintf_r+0x206>
 8010742:	bf00      	nop
 8010744:	f3af 8000 	nop.w
	...
 8010750:	080156ac 	.word	0x080156ac
 8010754:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010756:	781b      	ldrb	r3, [r3, #0]
 8010758:	2b68      	cmp	r3, #104	@ 0x68
 801075a:	bf01      	itttt	eq
 801075c:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 801075e:	3301      	addeq	r3, #1
 8010760:	930c      	streq	r3, [sp, #48]	@ 0x30
 8010762:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8010766:	bf18      	it	ne
 8010768:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 801076c:	e79f      	b.n	80106ae <_svfprintf_r+0x206>
 801076e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010770:	781b      	ldrb	r3, [r3, #0]
 8010772:	2b6c      	cmp	r3, #108	@ 0x6c
 8010774:	d105      	bne.n	8010782 <_svfprintf_r+0x2da>
 8010776:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010778:	3301      	adds	r3, #1
 801077a:	930c      	str	r3, [sp, #48]	@ 0x30
 801077c:	f045 0520 	orr.w	r5, r5, #32
 8010780:	e795      	b.n	80106ae <_svfprintf_r+0x206>
 8010782:	f045 0510 	orr.w	r5, r5, #16
 8010786:	e792      	b.n	80106ae <_svfprintf_r+0x206>
 8010788:	4632      	mov	r2, r6
 801078a:	f852 3b04 	ldr.w	r3, [r2], #4
 801078e:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8010792:	2300      	movs	r3, #0
 8010794:	9207      	str	r2, [sp, #28]
 8010796:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801079a:	469a      	mov	sl, r3
 801079c:	f04f 0801 	mov.w	r8, #1
 80107a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80107a2:	461f      	mov	r7, r3
 80107a4:	9308      	str	r3, [sp, #32]
 80107a6:	461e      	mov	r6, r3
 80107a8:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 80107ac:	e1d2      	b.n	8010b54 <_svfprintf_r+0x6ac>
 80107ae:	f045 0510 	orr.w	r5, r5, #16
 80107b2:	06af      	lsls	r7, r5, #26
 80107b4:	d512      	bpl.n	80107dc <_svfprintf_r+0x334>
 80107b6:	3607      	adds	r6, #7
 80107b8:	f026 0307 	bic.w	r3, r6, #7
 80107bc:	461a      	mov	r2, r3
 80107be:	685f      	ldr	r7, [r3, #4]
 80107c0:	f852 6b08 	ldr.w	r6, [r2], #8
 80107c4:	9207      	str	r2, [sp, #28]
 80107c6:	2f00      	cmp	r7, #0
 80107c8:	da06      	bge.n	80107d8 <_svfprintf_r+0x330>
 80107ca:	4276      	negs	r6, r6
 80107cc:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 80107d0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80107d4:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80107d8:	2301      	movs	r3, #1
 80107da:	e37d      	b.n	8010ed8 <_svfprintf_r+0xa30>
 80107dc:	4633      	mov	r3, r6
 80107de:	06ee      	lsls	r6, r5, #27
 80107e0:	f853 7b04 	ldr.w	r7, [r3], #4
 80107e4:	9307      	str	r3, [sp, #28]
 80107e6:	d502      	bpl.n	80107ee <_svfprintf_r+0x346>
 80107e8:	463e      	mov	r6, r7
 80107ea:	17ff      	asrs	r7, r7, #31
 80107ec:	e7eb      	b.n	80107c6 <_svfprintf_r+0x31e>
 80107ee:	0668      	lsls	r0, r5, #25
 80107f0:	d503      	bpl.n	80107fa <_svfprintf_r+0x352>
 80107f2:	b23e      	sxth	r6, r7
 80107f4:	f347 37c0 	sbfx	r7, r7, #15, #1
 80107f8:	e7e5      	b.n	80107c6 <_svfprintf_r+0x31e>
 80107fa:	05a9      	lsls	r1, r5, #22
 80107fc:	d5f4      	bpl.n	80107e8 <_svfprintf_r+0x340>
 80107fe:	b27e      	sxtb	r6, r7
 8010800:	f347 17c0 	sbfx	r7, r7, #7, #1
 8010804:	e7df      	b.n	80107c6 <_svfprintf_r+0x31e>
 8010806:	3607      	adds	r6, #7
 8010808:	f026 0307 	bic.w	r3, r6, #7
 801080c:	ecb3 7b02 	vldmia	r3!, {d7}
 8010810:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010814:	9307      	str	r3, [sp, #28]
 8010816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010818:	931a      	str	r3, [sp, #104]	@ 0x68
 801081a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801081c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010820:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010822:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8010826:	4b81      	ldr	r3, [pc, #516]	@ (8010a2c <_svfprintf_r+0x584>)
 8010828:	f04f 32ff 	mov.w	r2, #4294967295
 801082c:	f7f0 f9a6 	bl	8000b7c <__aeabi_dcmpun>
 8010830:	bb10      	cbnz	r0, 8010878 <_svfprintf_r+0x3d0>
 8010832:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8010836:	4b7d      	ldr	r3, [pc, #500]	@ (8010a2c <_svfprintf_r+0x584>)
 8010838:	f04f 32ff 	mov.w	r2, #4294967295
 801083c:	f7f0 f980 	bl	8000b40 <__aeabi_dcmple>
 8010840:	b9d0      	cbnz	r0, 8010878 <_svfprintf_r+0x3d0>
 8010842:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010846:	2200      	movs	r2, #0
 8010848:	2300      	movs	r3, #0
 801084a:	f7f0 f96f 	bl	8000b2c <__aeabi_dcmplt>
 801084e:	b110      	cbz	r0, 8010856 <_svfprintf_r+0x3ae>
 8010850:	232d      	movs	r3, #45	@ 0x2d
 8010852:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8010856:	4a76      	ldr	r2, [pc, #472]	@ (8010a30 <_svfprintf_r+0x588>)
 8010858:	4b76      	ldr	r3, [pc, #472]	@ (8010a34 <_svfprintf_r+0x58c>)
 801085a:	9906      	ldr	r1, [sp, #24]
 801085c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8010860:	2947      	cmp	r1, #71	@ 0x47
 8010862:	bfd4      	ite	le
 8010864:	4691      	movle	r9, r2
 8010866:	4699      	movgt	r9, r3
 8010868:	f04f 0a00 	mov.w	sl, #0
 801086c:	f04f 0803 	mov.w	r8, #3
 8010870:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8010874:	f000 bfec 	b.w	8011850 <_svfprintf_r+0x13a8>
 8010878:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 801087c:	4610      	mov	r0, r2
 801087e:	4619      	mov	r1, r3
 8010880:	f7f0 f97c 	bl	8000b7c <__aeabi_dcmpun>
 8010884:	4682      	mov	sl, r0
 8010886:	b140      	cbz	r0, 801089a <_svfprintf_r+0x3f2>
 8010888:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801088a:	4a6b      	ldr	r2, [pc, #428]	@ (8010a38 <_svfprintf_r+0x590>)
 801088c:	2b00      	cmp	r3, #0
 801088e:	bfbc      	itt	lt
 8010890:	232d      	movlt	r3, #45	@ 0x2d
 8010892:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8010896:	4b69      	ldr	r3, [pc, #420]	@ (8010a3c <_svfprintf_r+0x594>)
 8010898:	e7df      	b.n	801085a <_svfprintf_r+0x3b2>
 801089a:	9b06      	ldr	r3, [sp, #24]
 801089c:	2b61      	cmp	r3, #97	@ 0x61
 801089e:	d025      	beq.n	80108ec <_svfprintf_r+0x444>
 80108a0:	2b41      	cmp	r3, #65	@ 0x41
 80108a2:	d125      	bne.n	80108f0 <_svfprintf_r+0x448>
 80108a4:	2358      	movs	r3, #88	@ 0x58
 80108a6:	2230      	movs	r2, #48	@ 0x30
 80108a8:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 80108ac:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 80108b0:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 80108b4:	f045 0502 	orr.w	r5, r5, #2
 80108b8:	f340 80a5 	ble.w	8010a06 <_svfprintf_r+0x55e>
 80108bc:	9803      	ldr	r0, [sp, #12]
 80108be:	f108 0101 	add.w	r1, r8, #1
 80108c2:	f7fe ff83 	bl	800f7cc <_malloc_r>
 80108c6:	4681      	mov	r9, r0
 80108c8:	2800      	cmp	r0, #0
 80108ca:	f040 80a1 	bne.w	8010a10 <_svfprintf_r+0x568>
 80108ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80108d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108d6:	f8ab 300c 	strh.w	r3, [fp, #12]
 80108da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80108de:	065b      	lsls	r3, r3, #25
 80108e0:	f53f ae04 	bmi.w	80104ec <_svfprintf_r+0x44>
 80108e4:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80108e6:	b053      	add	sp, #332	@ 0x14c
 80108e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108ec:	2378      	movs	r3, #120	@ 0x78
 80108ee:	e7da      	b.n	80108a6 <_svfprintf_r+0x3fe>
 80108f0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80108f4:	f000 808e 	beq.w	8010a14 <_svfprintf_r+0x56c>
 80108f8:	9b06      	ldr	r3, [sp, #24]
 80108fa:	f023 0320 	bic.w	r3, r3, #32
 80108fe:	2b47      	cmp	r3, #71	@ 0x47
 8010900:	d105      	bne.n	801090e <_svfprintf_r+0x466>
 8010902:	f1b8 0f00 	cmp.w	r8, #0
 8010906:	d102      	bne.n	801090e <_svfprintf_r+0x466>
 8010908:	46c2      	mov	sl, r8
 801090a:	f04f 0801 	mov.w	r8, #1
 801090e:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8010912:	9311      	str	r3, [sp, #68]	@ 0x44
 8010914:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010916:	2b00      	cmp	r3, #0
 8010918:	da7f      	bge.n	8010a1a <_svfprintf_r+0x572>
 801091a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801091c:	9314      	str	r3, [sp, #80]	@ 0x50
 801091e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010920:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010924:	9315      	str	r3, [sp, #84]	@ 0x54
 8010926:	232d      	movs	r3, #45	@ 0x2d
 8010928:	931c      	str	r3, [sp, #112]	@ 0x70
 801092a:	9b06      	ldr	r3, [sp, #24]
 801092c:	f023 0320 	bic.w	r3, r3, #32
 8010930:	2b41      	cmp	r3, #65	@ 0x41
 8010932:	9308      	str	r3, [sp, #32]
 8010934:	f040 81e6 	bne.w	8010d04 <_svfprintf_r+0x85c>
 8010938:	a820      	add	r0, sp, #128	@ 0x80
 801093a:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 801093e:	f001 fb09 	bl	8011f54 <frexp>
 8010942:	2200      	movs	r2, #0
 8010944:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8010948:	ec51 0b10 	vmov	r0, r1, d0
 801094c:	f7ef fe7c 	bl	8000648 <__aeabi_dmul>
 8010950:	4602      	mov	r2, r0
 8010952:	460b      	mov	r3, r1
 8010954:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010958:	2200      	movs	r2, #0
 801095a:	2300      	movs	r3, #0
 801095c:	f7f0 f8dc 	bl	8000b18 <__aeabi_dcmpeq>
 8010960:	b108      	cbz	r0, 8010966 <_svfprintf_r+0x4be>
 8010962:	2301      	movs	r3, #1
 8010964:	9320      	str	r3, [sp, #128]	@ 0x80
 8010966:	4a36      	ldr	r2, [pc, #216]	@ (8010a40 <_svfprintf_r+0x598>)
 8010968:	4b36      	ldr	r3, [pc, #216]	@ (8010a44 <_svfprintf_r+0x59c>)
 801096a:	9906      	ldr	r1, [sp, #24]
 801096c:	2961      	cmp	r1, #97	@ 0x61
 801096e:	bf18      	it	ne
 8010970:	461a      	movne	r2, r3
 8010972:	9210      	str	r2, [sp, #64]	@ 0x40
 8010974:	f108 37ff 	add.w	r7, r8, #4294967295
 8010978:	464e      	mov	r6, r9
 801097a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801097e:	4b32      	ldr	r3, [pc, #200]	@ (8010a48 <_svfprintf_r+0x5a0>)
 8010980:	2200      	movs	r2, #0
 8010982:	f7ef fe61 	bl	8000648 <__aeabi_dmul>
 8010986:	4602      	mov	r2, r0
 8010988:	460b      	mov	r3, r1
 801098a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801098e:	f7f0 f90b 	bl	8000ba8 <__aeabi_d2iz>
 8010992:	9013      	str	r0, [sp, #76]	@ 0x4c
 8010994:	f7ef fdee 	bl	8000574 <__aeabi_i2d>
 8010998:	4602      	mov	r2, r0
 801099a:	460b      	mov	r3, r1
 801099c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109a0:	f7ef fc9a 	bl	80002d8 <__aeabi_dsub>
 80109a4:	4602      	mov	r2, r0
 80109a6:	460b      	mov	r3, r1
 80109a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80109ac:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80109ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80109b0:	5c9b      	ldrb	r3, [r3, r2]
 80109b2:	f806 3b01 	strb.w	r3, [r6], #1
 80109b6:	1c7a      	adds	r2, r7, #1
 80109b8:	d006      	beq.n	80109c8 <_svfprintf_r+0x520>
 80109ba:	1e7b      	subs	r3, r7, #1
 80109bc:	931d      	str	r3, [sp, #116]	@ 0x74
 80109be:	2200      	movs	r2, #0
 80109c0:	2300      	movs	r3, #0
 80109c2:	f7f0 f8a9 	bl	8000b18 <__aeabi_dcmpeq>
 80109c6:	b370      	cbz	r0, 8010a26 <_svfprintf_r+0x57e>
 80109c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109cc:	4b1f      	ldr	r3, [pc, #124]	@ (8010a4c <_svfprintf_r+0x5a4>)
 80109ce:	2200      	movs	r2, #0
 80109d0:	f7f0 f8ca 	bl	8000b68 <__aeabi_dcmpgt>
 80109d4:	2800      	cmp	r0, #0
 80109d6:	d13b      	bne.n	8010a50 <_svfprintf_r+0x5a8>
 80109d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109dc:	4b1b      	ldr	r3, [pc, #108]	@ (8010a4c <_svfprintf_r+0x5a4>)
 80109de:	2200      	movs	r2, #0
 80109e0:	f7f0 f89a 	bl	8000b18 <__aeabi_dcmpeq>
 80109e4:	b110      	cbz	r0, 80109ec <_svfprintf_r+0x544>
 80109e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80109e8:	07db      	lsls	r3, r3, #31
 80109ea:	d431      	bmi.n	8010a50 <_svfprintf_r+0x5a8>
 80109ec:	4633      	mov	r3, r6
 80109ee:	19f1      	adds	r1, r6, r7
 80109f0:	2030      	movs	r0, #48	@ 0x30
 80109f2:	1aca      	subs	r2, r1, r3
 80109f4:	2a00      	cmp	r2, #0
 80109f6:	f280 8182 	bge.w	8010cfe <_svfprintf_r+0x856>
 80109fa:	1c7b      	adds	r3, r7, #1
 80109fc:	3701      	adds	r7, #1
 80109fe:	bfb8      	it	lt
 8010a00:	2300      	movlt	r3, #0
 8010a02:	441e      	add	r6, r3
 8010a04:	e038      	b.n	8010a78 <_svfprintf_r+0x5d0>
 8010a06:	f04f 0a00 	mov.w	sl, #0
 8010a0a:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8010a0e:	e77e      	b.n	801090e <_svfprintf_r+0x466>
 8010a10:	4682      	mov	sl, r0
 8010a12:	e77c      	b.n	801090e <_svfprintf_r+0x466>
 8010a14:	f04f 0806 	mov.w	r8, #6
 8010a18:	e779      	b.n	801090e <_svfprintf_r+0x466>
 8010a1a:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8010a1e:	2300      	movs	r3, #0
 8010a20:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8010a24:	e780      	b.n	8010928 <_svfprintf_r+0x480>
 8010a26:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8010a28:	e7a7      	b.n	801097a <_svfprintf_r+0x4d2>
 8010a2a:	bf00      	nop
 8010a2c:	7fefffff 	.word	0x7fefffff
 8010a30:	0801569c 	.word	0x0801569c
 8010a34:	080156a0 	.word	0x080156a0
 8010a38:	080156a4 	.word	0x080156a4
 8010a3c:	080156a8 	.word	0x080156a8
 8010a40:	080156ac 	.word	0x080156ac
 8010a44:	080156bd 	.word	0x080156bd
 8010a48:	40300000 	.word	0x40300000
 8010a4c:	3fe00000 	.word	0x3fe00000
 8010a50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a52:	9624      	str	r6, [sp, #144]	@ 0x90
 8010a54:	7bd9      	ldrb	r1, [r3, #15]
 8010a56:	2030      	movs	r0, #48	@ 0x30
 8010a58:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8010a5a:	1e53      	subs	r3, r2, #1
 8010a5c:	9324      	str	r3, [sp, #144]	@ 0x90
 8010a5e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8010a62:	428b      	cmp	r3, r1
 8010a64:	f000 8148 	beq.w	8010cf8 <_svfprintf_r+0x850>
 8010a68:	2b39      	cmp	r3, #57	@ 0x39
 8010a6a:	bf0b      	itete	eq
 8010a6c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8010a6e:	3301      	addne	r3, #1
 8010a70:	7a9b      	ldrbeq	r3, [r3, #10]
 8010a72:	b2db      	uxtbne	r3, r3
 8010a74:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010a78:	eba6 0309 	sub.w	r3, r6, r9
 8010a7c:	9304      	str	r3, [sp, #16]
 8010a7e:	9b08      	ldr	r3, [sp, #32]
 8010a80:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010a82:	2b47      	cmp	r3, #71	@ 0x47
 8010a84:	f040 8187 	bne.w	8010d96 <_svfprintf_r+0x8ee>
 8010a88:	1cf1      	adds	r1, r6, #3
 8010a8a:	db02      	blt.n	8010a92 <_svfprintf_r+0x5ea>
 8010a8c:	4546      	cmp	r6, r8
 8010a8e:	f340 81a5 	ble.w	8010ddc <_svfprintf_r+0x934>
 8010a92:	9b06      	ldr	r3, [sp, #24]
 8010a94:	3b02      	subs	r3, #2
 8010a96:	9306      	str	r3, [sp, #24]
 8010a98:	9906      	ldr	r1, [sp, #24]
 8010a9a:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8010a9e:	f021 0120 	bic.w	r1, r1, #32
 8010aa2:	2941      	cmp	r1, #65	@ 0x41
 8010aa4:	bf08      	it	eq
 8010aa6:	320f      	addeq	r2, #15
 8010aa8:	f106 33ff 	add.w	r3, r6, #4294967295
 8010aac:	bf06      	itte	eq
 8010aae:	b2d2      	uxtbeq	r2, r2
 8010ab0:	2101      	moveq	r1, #1
 8010ab2:	2100      	movne	r1, #0
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	9320      	str	r3, [sp, #128]	@ 0x80
 8010ab8:	bfb8      	it	lt
 8010aba:	f1c6 0301 	rsblt	r3, r6, #1
 8010abe:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 8010ac2:	bfb4      	ite	lt
 8010ac4:	222d      	movlt	r2, #45	@ 0x2d
 8010ac6:	222b      	movge	r2, #43	@ 0x2b
 8010ac8:	2b09      	cmp	r3, #9
 8010aca:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8010ace:	f340 8178 	ble.w	8010dc2 <_svfprintf_r+0x91a>
 8010ad2:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8010ad6:	270a      	movs	r7, #10
 8010ad8:	4602      	mov	r2, r0
 8010ada:	fbb3 f6f7 	udiv	r6, r3, r7
 8010ade:	fb07 3116 	mls	r1, r7, r6, r3
 8010ae2:	3130      	adds	r1, #48	@ 0x30
 8010ae4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8010ae8:	4619      	mov	r1, r3
 8010aea:	2963      	cmp	r1, #99	@ 0x63
 8010aec:	f100 30ff 	add.w	r0, r0, #4294967295
 8010af0:	4633      	mov	r3, r6
 8010af2:	dcf1      	bgt.n	8010ad8 <_svfprintf_r+0x630>
 8010af4:	3330      	adds	r3, #48	@ 0x30
 8010af6:	1e91      	subs	r1, r2, #2
 8010af8:	f800 3c01 	strb.w	r3, [r0, #-1]
 8010afc:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8010b00:	460b      	mov	r3, r1
 8010b02:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8010b06:	4283      	cmp	r3, r0
 8010b08:	f0c0 8156 	bcc.w	8010db8 <_svfprintf_r+0x910>
 8010b0c:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8010b10:	1a9b      	subs	r3, r3, r2
 8010b12:	4281      	cmp	r1, r0
 8010b14:	bf88      	it	hi
 8010b16:	2300      	movhi	r3, #0
 8010b18:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8010b1c:	441a      	add	r2, r3
 8010b1e:	ab22      	add	r3, sp, #136	@ 0x88
 8010b20:	1ad3      	subs	r3, r2, r3
 8010b22:	9a04      	ldr	r2, [sp, #16]
 8010b24:	9318      	str	r3, [sp, #96]	@ 0x60
 8010b26:	2a01      	cmp	r2, #1
 8010b28:	eb03 0802 	add.w	r8, r3, r2
 8010b2c:	dc01      	bgt.n	8010b32 <_svfprintf_r+0x68a>
 8010b2e:	07ea      	lsls	r2, r5, #31
 8010b30:	d501      	bpl.n	8010b36 <_svfprintf_r+0x68e>
 8010b32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010b34:	4498      	add	r8, r3
 8010b36:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8010b3a:	2700      	movs	r7, #0
 8010b3c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8010b40:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b42:	9708      	str	r7, [sp, #32]
 8010b44:	463e      	mov	r6, r7
 8010b46:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	f040 818f 	bne.w	8010e6c <_svfprintf_r+0x9c4>
 8010b4e:	2300      	movs	r3, #0
 8010b50:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010b52:	9310      	str	r3, [sp, #64]	@ 0x40
 8010b54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010b56:	4543      	cmp	r3, r8
 8010b58:	bfb8      	it	lt
 8010b5a:	4643      	movlt	r3, r8
 8010b5c:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b5e:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8010b62:	b113      	cbz	r3, 8010b6a <_svfprintf_r+0x6c2>
 8010b64:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010b66:	3301      	adds	r3, #1
 8010b68:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b6a:	f015 0302 	ands.w	r3, r5, #2
 8010b6e:	931c      	str	r3, [sp, #112]	@ 0x70
 8010b70:	bf1e      	ittt	ne
 8010b72:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8010b74:	3302      	addne	r3, #2
 8010b76:	9311      	strne	r3, [sp, #68]	@ 0x44
 8010b78:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8010b7c:	931d      	str	r3, [sp, #116]	@ 0x74
 8010b7e:	d122      	bne.n	8010bc6 <_svfprintf_r+0x71e>
 8010b80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b82:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010b84:	1a9b      	subs	r3, r3, r2
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010b8a:	dd1c      	ble.n	8010bc6 <_svfprintf_r+0x71e>
 8010b8c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010b8e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8010b92:	2810      	cmp	r0, #16
 8010b94:	489e      	ldr	r0, [pc, #632]	@ (8010e10 <_svfprintf_r+0x968>)
 8010b96:	6020      	str	r0, [r4, #0]
 8010b98:	f102 0201 	add.w	r2, r2, #1
 8010b9c:	f104 0108 	add.w	r1, r4, #8
 8010ba0:	f300 8298 	bgt.w	80110d4 <_svfprintf_r+0xc2c>
 8010ba4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010ba6:	6060      	str	r0, [r4, #4]
 8010ba8:	4403      	add	r3, r0
 8010baa:	2a07      	cmp	r2, #7
 8010bac:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8010bb0:	f340 82a5 	ble.w	80110fe <_svfprintf_r+0xc56>
 8010bb4:	9803      	ldr	r0, [sp, #12]
 8010bb6:	aa26      	add	r2, sp, #152	@ 0x98
 8010bb8:	4659      	mov	r1, fp
 8010bba:	f002 fd70 	bl	801369e <__ssprint_r>
 8010bbe:	2800      	cmp	r0, #0
 8010bc0:	f040 85ed 	bne.w	801179e <_svfprintf_r+0x12f6>
 8010bc4:	ac29      	add	r4, sp, #164	@ 0xa4
 8010bc6:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8010bca:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8010bcc:	b16a      	cbz	r2, 8010bea <_svfprintf_r+0x742>
 8010bce:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 8010bd2:	6022      	str	r2, [r4, #0]
 8010bd4:	2201      	movs	r2, #1
 8010bd6:	4413      	add	r3, r2
 8010bd8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8010bda:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8010bdc:	6062      	str	r2, [r4, #4]
 8010bde:	4413      	add	r3, r2
 8010be0:	2b07      	cmp	r3, #7
 8010be2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8010be4:	f300 828d 	bgt.w	8011102 <_svfprintf_r+0xc5a>
 8010be8:	3408      	adds	r4, #8
 8010bea:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010bec:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8010bee:	b162      	cbz	r2, 8010c0a <_svfprintf_r+0x762>
 8010bf0:	aa1f      	add	r2, sp, #124	@ 0x7c
 8010bf2:	6022      	str	r2, [r4, #0]
 8010bf4:	2202      	movs	r2, #2
 8010bf6:	4413      	add	r3, r2
 8010bf8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8010bfa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8010bfc:	6062      	str	r2, [r4, #4]
 8010bfe:	3301      	adds	r3, #1
 8010c00:	2b07      	cmp	r3, #7
 8010c02:	9327      	str	r3, [sp, #156]	@ 0x9c
 8010c04:	f300 8287 	bgt.w	8011116 <_svfprintf_r+0xc6e>
 8010c08:	3408      	adds	r4, #8
 8010c0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010c0c:	2b80      	cmp	r3, #128	@ 0x80
 8010c0e:	d122      	bne.n	8010c56 <_svfprintf_r+0x7ae>
 8010c10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010c12:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010c14:	1a9b      	subs	r3, r3, r2
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010c1a:	dd1c      	ble.n	8010c56 <_svfprintf_r+0x7ae>
 8010c1c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010c1e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8010c22:	2810      	cmp	r0, #16
 8010c24:	487b      	ldr	r0, [pc, #492]	@ (8010e14 <_svfprintf_r+0x96c>)
 8010c26:	6020      	str	r0, [r4, #0]
 8010c28:	f102 0201 	add.w	r2, r2, #1
 8010c2c:	f104 0108 	add.w	r1, r4, #8
 8010c30:	f300 827b 	bgt.w	801112a <_svfprintf_r+0xc82>
 8010c34:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010c36:	6060      	str	r0, [r4, #4]
 8010c38:	4403      	add	r3, r0
 8010c3a:	2a07      	cmp	r2, #7
 8010c3c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8010c40:	f340 8288 	ble.w	8011154 <_svfprintf_r+0xcac>
 8010c44:	9803      	ldr	r0, [sp, #12]
 8010c46:	aa26      	add	r2, sp, #152	@ 0x98
 8010c48:	4659      	mov	r1, fp
 8010c4a:	f002 fd28 	bl	801369e <__ssprint_r>
 8010c4e:	2800      	cmp	r0, #0
 8010c50:	f040 85a5 	bne.w	801179e <_svfprintf_r+0x12f6>
 8010c54:	ac29      	add	r4, sp, #164	@ 0xa4
 8010c56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010c58:	eba3 0308 	sub.w	r3, r3, r8
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010c60:	dd1c      	ble.n	8010c9c <_svfprintf_r+0x7f4>
 8010c62:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010c64:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8010c68:	2810      	cmp	r0, #16
 8010c6a:	486a      	ldr	r0, [pc, #424]	@ (8010e14 <_svfprintf_r+0x96c>)
 8010c6c:	6020      	str	r0, [r4, #0]
 8010c6e:	f102 0201 	add.w	r2, r2, #1
 8010c72:	f104 0108 	add.w	r1, r4, #8
 8010c76:	f300 826f 	bgt.w	8011158 <_svfprintf_r+0xcb0>
 8010c7a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010c7c:	6060      	str	r0, [r4, #4]
 8010c7e:	4403      	add	r3, r0
 8010c80:	2a07      	cmp	r2, #7
 8010c82:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8010c86:	f340 827c 	ble.w	8011182 <_svfprintf_r+0xcda>
 8010c8a:	9803      	ldr	r0, [sp, #12]
 8010c8c:	aa26      	add	r2, sp, #152	@ 0x98
 8010c8e:	4659      	mov	r1, fp
 8010c90:	f002 fd05 	bl	801369e <__ssprint_r>
 8010c94:	2800      	cmp	r0, #0
 8010c96:	f040 8582 	bne.w	801179e <_svfprintf_r+0x12f6>
 8010c9a:	ac29      	add	r4, sp, #164	@ 0xa4
 8010c9c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8010c9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010ca0:	05ea      	lsls	r2, r5, #23
 8010ca2:	f100 8275 	bmi.w	8011190 <_svfprintf_r+0xce8>
 8010ca6:	4443      	add	r3, r8
 8010ca8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8010caa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8010cac:	3301      	adds	r3, #1
 8010cae:	2b07      	cmp	r3, #7
 8010cb0:	e9c4 9800 	strd	r9, r8, [r4]
 8010cb4:	9327      	str	r3, [sp, #156]	@ 0x9c
 8010cb6:	f300 82b1 	bgt.w	801121c <_svfprintf_r+0xd74>
 8010cba:	3408      	adds	r4, #8
 8010cbc:	076a      	lsls	r2, r5, #29
 8010cbe:	f100 8550 	bmi.w	8011762 <_svfprintf_r+0x12ba>
 8010cc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010cc6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8010cc8:	428a      	cmp	r2, r1
 8010cca:	bfac      	ite	ge
 8010ccc:	189b      	addge	r3, r3, r2
 8010cce:	185b      	addlt	r3, r3, r1
 8010cd0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010cd2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8010cd4:	b13b      	cbz	r3, 8010ce6 <_svfprintf_r+0x83e>
 8010cd6:	9803      	ldr	r0, [sp, #12]
 8010cd8:	aa26      	add	r2, sp, #152	@ 0x98
 8010cda:	4659      	mov	r1, fp
 8010cdc:	f002 fcdf 	bl	801369e <__ssprint_r>
 8010ce0:	2800      	cmp	r0, #0
 8010ce2:	f040 855c 	bne.w	801179e <_svfprintf_r+0x12f6>
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8010cea:	f1ba 0f00 	cmp.w	sl, #0
 8010cee:	f040 8572 	bne.w	80117d6 <_svfprintf_r+0x132e>
 8010cf2:	9e07      	ldr	r6, [sp, #28]
 8010cf4:	ac29      	add	r4, sp, #164	@ 0xa4
 8010cf6:	e0c6      	b.n	8010e86 <_svfprintf_r+0x9de>
 8010cf8:	f802 0c01 	strb.w	r0, [r2, #-1]
 8010cfc:	e6ac      	b.n	8010a58 <_svfprintf_r+0x5b0>
 8010cfe:	f803 0b01 	strb.w	r0, [r3], #1
 8010d02:	e676      	b.n	80109f2 <_svfprintf_r+0x54a>
 8010d04:	9b08      	ldr	r3, [sp, #32]
 8010d06:	2b46      	cmp	r3, #70	@ 0x46
 8010d08:	d005      	beq.n	8010d16 <_svfprintf_r+0x86e>
 8010d0a:	2b45      	cmp	r3, #69	@ 0x45
 8010d0c:	d11a      	bne.n	8010d44 <_svfprintf_r+0x89c>
 8010d0e:	f108 0601 	add.w	r6, r8, #1
 8010d12:	2102      	movs	r1, #2
 8010d14:	e001      	b.n	8010d1a <_svfprintf_r+0x872>
 8010d16:	4646      	mov	r6, r8
 8010d18:	2103      	movs	r1, #3
 8010d1a:	ab24      	add	r3, sp, #144	@ 0x90
 8010d1c:	9301      	str	r3, [sp, #4]
 8010d1e:	ab21      	add	r3, sp, #132	@ 0x84
 8010d20:	9300      	str	r3, [sp, #0]
 8010d22:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8010d26:	ab20      	add	r3, sp, #128	@ 0x80
 8010d28:	9803      	ldr	r0, [sp, #12]
 8010d2a:	4632      	mov	r2, r6
 8010d2c:	f001 fa10 	bl	8012150 <_dtoa_r>
 8010d30:	9b08      	ldr	r3, [sp, #32]
 8010d32:	2b47      	cmp	r3, #71	@ 0x47
 8010d34:	4681      	mov	r9, r0
 8010d36:	d119      	bne.n	8010d6c <_svfprintf_r+0x8c4>
 8010d38:	07e8      	lsls	r0, r5, #31
 8010d3a:	d405      	bmi.n	8010d48 <_svfprintf_r+0x8a0>
 8010d3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010d3e:	eba3 0309 	sub.w	r3, r3, r9
 8010d42:	e69b      	b.n	8010a7c <_svfprintf_r+0x5d4>
 8010d44:	4646      	mov	r6, r8
 8010d46:	e7e4      	b.n	8010d12 <_svfprintf_r+0x86a>
 8010d48:	eb09 0706 	add.w	r7, r9, r6
 8010d4c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8010d50:	2200      	movs	r2, #0
 8010d52:	2300      	movs	r3, #0
 8010d54:	f7ef fee0 	bl	8000b18 <__aeabi_dcmpeq>
 8010d58:	b100      	cbz	r0, 8010d5c <_svfprintf_r+0x8b4>
 8010d5a:	9724      	str	r7, [sp, #144]	@ 0x90
 8010d5c:	2230      	movs	r2, #48	@ 0x30
 8010d5e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010d60:	429f      	cmp	r7, r3
 8010d62:	d9eb      	bls.n	8010d3c <_svfprintf_r+0x894>
 8010d64:	1c59      	adds	r1, r3, #1
 8010d66:	9124      	str	r1, [sp, #144]	@ 0x90
 8010d68:	701a      	strb	r2, [r3, #0]
 8010d6a:	e7f8      	b.n	8010d5e <_svfprintf_r+0x8b6>
 8010d6c:	9b08      	ldr	r3, [sp, #32]
 8010d6e:	2b46      	cmp	r3, #70	@ 0x46
 8010d70:	eb00 0706 	add.w	r7, r0, r6
 8010d74:	d1ea      	bne.n	8010d4c <_svfprintf_r+0x8a4>
 8010d76:	7803      	ldrb	r3, [r0, #0]
 8010d78:	2b30      	cmp	r3, #48	@ 0x30
 8010d7a:	d109      	bne.n	8010d90 <_svfprintf_r+0x8e8>
 8010d7c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8010d80:	2200      	movs	r2, #0
 8010d82:	2300      	movs	r3, #0
 8010d84:	f7ef fec8 	bl	8000b18 <__aeabi_dcmpeq>
 8010d88:	b910      	cbnz	r0, 8010d90 <_svfprintf_r+0x8e8>
 8010d8a:	f1c6 0601 	rsb	r6, r6, #1
 8010d8e:	9620      	str	r6, [sp, #128]	@ 0x80
 8010d90:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010d92:	441f      	add	r7, r3
 8010d94:	e7da      	b.n	8010d4c <_svfprintf_r+0x8a4>
 8010d96:	9b08      	ldr	r3, [sp, #32]
 8010d98:	2b46      	cmp	r3, #70	@ 0x46
 8010d9a:	f47f ae7d 	bne.w	8010a98 <_svfprintf_r+0x5f0>
 8010d9e:	f005 0301 	and.w	r3, r5, #1
 8010da2:	2e00      	cmp	r6, #0
 8010da4:	ea43 0308 	orr.w	r3, r3, r8
 8010da8:	dd25      	ble.n	8010df6 <_svfprintf_r+0x94e>
 8010daa:	b37b      	cbz	r3, 8010e0c <_svfprintf_r+0x964>
 8010dac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010dae:	18f3      	adds	r3, r6, r3
 8010db0:	4498      	add	r8, r3
 8010db2:	2366      	movs	r3, #102	@ 0x66
 8010db4:	9306      	str	r3, [sp, #24]
 8010db6:	e033      	b.n	8010e20 <_svfprintf_r+0x978>
 8010db8:	f813 7b01 	ldrb.w	r7, [r3], #1
 8010dbc:	f806 7f01 	strb.w	r7, [r6, #1]!
 8010dc0:	e6a1      	b.n	8010b06 <_svfprintf_r+0x65e>
 8010dc2:	b941      	cbnz	r1, 8010dd6 <_svfprintf_r+0x92e>
 8010dc4:	2230      	movs	r2, #48	@ 0x30
 8010dc6:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8010dca:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8010dce:	3330      	adds	r3, #48	@ 0x30
 8010dd0:	f802 3b01 	strb.w	r3, [r2], #1
 8010dd4:	e6a3      	b.n	8010b1e <_svfprintf_r+0x676>
 8010dd6:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8010dda:	e7f8      	b.n	8010dce <_svfprintf_r+0x926>
 8010ddc:	9b04      	ldr	r3, [sp, #16]
 8010dde:	429e      	cmp	r6, r3
 8010de0:	da0d      	bge.n	8010dfe <_svfprintf_r+0x956>
 8010de2:	9b04      	ldr	r3, [sp, #16]
 8010de4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010de6:	2e00      	cmp	r6, #0
 8010de8:	eb03 0802 	add.w	r8, r3, r2
 8010dec:	dc0c      	bgt.n	8010e08 <_svfprintf_r+0x960>
 8010dee:	f1c6 0301 	rsb	r3, r6, #1
 8010df2:	4498      	add	r8, r3
 8010df4:	e008      	b.n	8010e08 <_svfprintf_r+0x960>
 8010df6:	b17b      	cbz	r3, 8010e18 <_svfprintf_r+0x970>
 8010df8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010dfa:	3301      	adds	r3, #1
 8010dfc:	e7d8      	b.n	8010db0 <_svfprintf_r+0x908>
 8010dfe:	07eb      	lsls	r3, r5, #31
 8010e00:	d521      	bpl.n	8010e46 <_svfprintf_r+0x99e>
 8010e02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e04:	eb06 0803 	add.w	r8, r6, r3
 8010e08:	2367      	movs	r3, #103	@ 0x67
 8010e0a:	e7d3      	b.n	8010db4 <_svfprintf_r+0x90c>
 8010e0c:	46b0      	mov	r8, r6
 8010e0e:	e7d0      	b.n	8010db2 <_svfprintf_r+0x90a>
 8010e10:	080156e0 	.word	0x080156e0
 8010e14:	080156d0 	.word	0x080156d0
 8010e18:	2366      	movs	r3, #102	@ 0x66
 8010e1a:	9306      	str	r3, [sp, #24]
 8010e1c:	f04f 0801 	mov.w	r8, #1
 8010e20:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8010e24:	9308      	str	r3, [sp, #32]
 8010e26:	d01f      	beq.n	8010e68 <_svfprintf_r+0x9c0>
 8010e28:	2700      	movs	r7, #0
 8010e2a:	2e00      	cmp	r6, #0
 8010e2c:	9708      	str	r7, [sp, #32]
 8010e2e:	f77f ae8a 	ble.w	8010b46 <_svfprintf_r+0x69e>
 8010e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e34:	781b      	ldrb	r3, [r3, #0]
 8010e36:	2bff      	cmp	r3, #255	@ 0xff
 8010e38:	d107      	bne.n	8010e4a <_svfprintf_r+0x9a2>
 8010e3a:	9b08      	ldr	r3, [sp, #32]
 8010e3c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010e3e:	443b      	add	r3, r7
 8010e40:	fb02 8803 	mla	r8, r2, r3, r8
 8010e44:	e67f      	b.n	8010b46 <_svfprintf_r+0x69e>
 8010e46:	46b0      	mov	r8, r6
 8010e48:	e7de      	b.n	8010e08 <_svfprintf_r+0x960>
 8010e4a:	42b3      	cmp	r3, r6
 8010e4c:	daf5      	bge.n	8010e3a <_svfprintf_r+0x992>
 8010e4e:	1af6      	subs	r6, r6, r3
 8010e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e52:	785b      	ldrb	r3, [r3, #1]
 8010e54:	b133      	cbz	r3, 8010e64 <_svfprintf_r+0x9bc>
 8010e56:	9b08      	ldr	r3, [sp, #32]
 8010e58:	3301      	adds	r3, #1
 8010e5a:	9308      	str	r3, [sp, #32]
 8010e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e5e:	3301      	adds	r3, #1
 8010e60:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e62:	e7e6      	b.n	8010e32 <_svfprintf_r+0x98a>
 8010e64:	3701      	adds	r7, #1
 8010e66:	e7e4      	b.n	8010e32 <_svfprintf_r+0x98a>
 8010e68:	9f08      	ldr	r7, [sp, #32]
 8010e6a:	e66c      	b.n	8010b46 <_svfprintf_r+0x69e>
 8010e6c:	232d      	movs	r3, #45	@ 0x2d
 8010e6e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8010e72:	e66c      	b.n	8010b4e <_svfprintf_r+0x6a6>
 8010e74:	06af      	lsls	r7, r5, #26
 8010e76:	d50a      	bpl.n	8010e8e <_svfprintf_r+0x9e6>
 8010e78:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010e7a:	6833      	ldr	r3, [r6, #0]
 8010e7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010e7e:	17d2      	asrs	r2, r2, #31
 8010e80:	e9c3 1200 	strd	r1, r2, [r3]
 8010e84:	3604      	adds	r6, #4
 8010e86:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8010e8a:	f7ff bb46 	b.w	801051a <_svfprintf_r+0x72>
 8010e8e:	06e8      	lsls	r0, r5, #27
 8010e90:	d503      	bpl.n	8010e9a <_svfprintf_r+0x9f2>
 8010e92:	6833      	ldr	r3, [r6, #0]
 8010e94:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010e96:	601a      	str	r2, [r3, #0]
 8010e98:	e7f4      	b.n	8010e84 <_svfprintf_r+0x9dc>
 8010e9a:	0669      	lsls	r1, r5, #25
 8010e9c:	d503      	bpl.n	8010ea6 <_svfprintf_r+0x9fe>
 8010e9e:	6833      	ldr	r3, [r6, #0]
 8010ea0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010ea2:	801a      	strh	r2, [r3, #0]
 8010ea4:	e7ee      	b.n	8010e84 <_svfprintf_r+0x9dc>
 8010ea6:	05aa      	lsls	r2, r5, #22
 8010ea8:	d5f3      	bpl.n	8010e92 <_svfprintf_r+0x9ea>
 8010eaa:	6833      	ldr	r3, [r6, #0]
 8010eac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010eae:	701a      	strb	r2, [r3, #0]
 8010eb0:	e7e8      	b.n	8010e84 <_svfprintf_r+0x9dc>
 8010eb2:	f045 0510 	orr.w	r5, r5, #16
 8010eb6:	f015 0320 	ands.w	r3, r5, #32
 8010eba:	d020      	beq.n	8010efe <_svfprintf_r+0xa56>
 8010ebc:	3607      	adds	r6, #7
 8010ebe:	f026 0307 	bic.w	r3, r6, #7
 8010ec2:	461a      	mov	r2, r3
 8010ec4:	685f      	ldr	r7, [r3, #4]
 8010ec6:	f852 6b08 	ldr.w	r6, [r2], #8
 8010eca:	9207      	str	r2, [sp, #28]
 8010ecc:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8010ed0:	2300      	movs	r3, #0
 8010ed2:	2200      	movs	r2, #0
 8010ed4:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8010ed8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8010edc:	f000 848c 	beq.w	80117f8 <_svfprintf_r+0x1350>
 8010ee0:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8010ee4:	9208      	str	r2, [sp, #32]
 8010ee6:	ea56 0207 	orrs.w	r2, r6, r7
 8010eea:	f040 848a 	bne.w	8011802 <_svfprintf_r+0x135a>
 8010eee:	f1b8 0f00 	cmp.w	r8, #0
 8010ef2:	f000 80db 	beq.w	80110ac <_svfprintf_r+0xc04>
 8010ef6:	2b01      	cmp	r3, #1
 8010ef8:	f040 8486 	bne.w	8011808 <_svfprintf_r+0x1360>
 8010efc:	e083      	b.n	8011006 <_svfprintf_r+0xb5e>
 8010efe:	4632      	mov	r2, r6
 8010f00:	f015 0710 	ands.w	r7, r5, #16
 8010f04:	f852 6b04 	ldr.w	r6, [r2], #4
 8010f08:	9207      	str	r2, [sp, #28]
 8010f0a:	d001      	beq.n	8010f10 <_svfprintf_r+0xa68>
 8010f0c:	461f      	mov	r7, r3
 8010f0e:	e7dd      	b.n	8010ecc <_svfprintf_r+0xa24>
 8010f10:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8010f14:	d001      	beq.n	8010f1a <_svfprintf_r+0xa72>
 8010f16:	b2b6      	uxth	r6, r6
 8010f18:	e7d8      	b.n	8010ecc <_svfprintf_r+0xa24>
 8010f1a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8010f1e:	d0d5      	beq.n	8010ecc <_svfprintf_r+0xa24>
 8010f20:	b2f6      	uxtb	r6, r6
 8010f22:	e7f3      	b.n	8010f0c <_svfprintf_r+0xa64>
 8010f24:	4633      	mov	r3, r6
 8010f26:	2278      	movs	r2, #120	@ 0x78
 8010f28:	f853 6b04 	ldr.w	r6, [r3], #4
 8010f2c:	9307      	str	r3, [sp, #28]
 8010f2e:	f647 0330 	movw	r3, #30768	@ 0x7830
 8010f32:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 8010f36:	4b94      	ldr	r3, [pc, #592]	@ (8011188 <_svfprintf_r+0xce0>)
 8010f38:	9319      	str	r3, [sp, #100]	@ 0x64
 8010f3a:	2700      	movs	r7, #0
 8010f3c:	f045 0502 	orr.w	r5, r5, #2
 8010f40:	2302      	movs	r3, #2
 8010f42:	9206      	str	r2, [sp, #24]
 8010f44:	e7c5      	b.n	8010ed2 <_svfprintf_r+0xa2a>
 8010f46:	4633      	mov	r3, r6
 8010f48:	f1b8 3fff 	cmp.w	r8, #4294967295
 8010f4c:	f853 9b04 	ldr.w	r9, [r3], #4
 8010f50:	9307      	str	r3, [sp, #28]
 8010f52:	f04f 0600 	mov.w	r6, #0
 8010f56:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 8010f5a:	d00f      	beq.n	8010f7c <_svfprintf_r+0xad4>
 8010f5c:	4642      	mov	r2, r8
 8010f5e:	4631      	mov	r1, r6
 8010f60:	4648      	mov	r0, r9
 8010f62:	f7ef f965 	bl	8000230 <memchr>
 8010f66:	4682      	mov	sl, r0
 8010f68:	2800      	cmp	r0, #0
 8010f6a:	f43f ac81 	beq.w	8010870 <_svfprintf_r+0x3c8>
 8010f6e:	eba0 0809 	sub.w	r8, r0, r9
 8010f72:	46b2      	mov	sl, r6
 8010f74:	9610      	str	r6, [sp, #64]	@ 0x40
 8010f76:	4637      	mov	r7, r6
 8010f78:	9608      	str	r6, [sp, #32]
 8010f7a:	e5eb      	b.n	8010b54 <_svfprintf_r+0x6ac>
 8010f7c:	4648      	mov	r0, r9
 8010f7e:	f7ef f94f 	bl	8000220 <strlen>
 8010f82:	46b2      	mov	sl, r6
 8010f84:	4680      	mov	r8, r0
 8010f86:	e473      	b.n	8010870 <_svfprintf_r+0x3c8>
 8010f88:	f045 0510 	orr.w	r5, r5, #16
 8010f8c:	f015 0320 	ands.w	r3, r5, #32
 8010f90:	d009      	beq.n	8010fa6 <_svfprintf_r+0xafe>
 8010f92:	3607      	adds	r6, #7
 8010f94:	f026 0307 	bic.w	r3, r6, #7
 8010f98:	461a      	mov	r2, r3
 8010f9a:	685f      	ldr	r7, [r3, #4]
 8010f9c:	f852 6b08 	ldr.w	r6, [r2], #8
 8010fa0:	9207      	str	r2, [sp, #28]
 8010fa2:	2301      	movs	r3, #1
 8010fa4:	e795      	b.n	8010ed2 <_svfprintf_r+0xa2a>
 8010fa6:	4632      	mov	r2, r6
 8010fa8:	f015 0710 	ands.w	r7, r5, #16
 8010fac:	f852 6b04 	ldr.w	r6, [r2], #4
 8010fb0:	9207      	str	r2, [sp, #28]
 8010fb2:	d001      	beq.n	8010fb8 <_svfprintf_r+0xb10>
 8010fb4:	461f      	mov	r7, r3
 8010fb6:	e7f4      	b.n	8010fa2 <_svfprintf_r+0xafa>
 8010fb8:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8010fbc:	d001      	beq.n	8010fc2 <_svfprintf_r+0xb1a>
 8010fbe:	b2b6      	uxth	r6, r6
 8010fc0:	e7ef      	b.n	8010fa2 <_svfprintf_r+0xafa>
 8010fc2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8010fc6:	d0ec      	beq.n	8010fa2 <_svfprintf_r+0xafa>
 8010fc8:	b2f6      	uxtb	r6, r6
 8010fca:	e7f3      	b.n	8010fb4 <_svfprintf_r+0xb0c>
 8010fcc:	4b6f      	ldr	r3, [pc, #444]	@ (801118c <_svfprintf_r+0xce4>)
 8010fce:	f7ff bb39 	b.w	8010644 <_svfprintf_r+0x19c>
 8010fd2:	4632      	mov	r2, r6
 8010fd4:	f015 0710 	ands.w	r7, r5, #16
 8010fd8:	f852 6b04 	ldr.w	r6, [r2], #4
 8010fdc:	9207      	str	r2, [sp, #28]
 8010fde:	d002      	beq.n	8010fe6 <_svfprintf_r+0xb3e>
 8010fe0:	461f      	mov	r7, r3
 8010fe2:	f7ff bb3c 	b.w	801065e <_svfprintf_r+0x1b6>
 8010fe6:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8010fea:	d002      	beq.n	8010ff2 <_svfprintf_r+0xb4a>
 8010fec:	b2b6      	uxth	r6, r6
 8010fee:	f7ff bb36 	b.w	801065e <_svfprintf_r+0x1b6>
 8010ff2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8010ff6:	f43f ab32 	beq.w	801065e <_svfprintf_r+0x1b6>
 8010ffa:	b2f6      	uxtb	r6, r6
 8010ffc:	e7f0      	b.n	8010fe0 <_svfprintf_r+0xb38>
 8010ffe:	2e0a      	cmp	r6, #10
 8011000:	f177 0300 	sbcs.w	r3, r7, #0
 8011004:	d207      	bcs.n	8011016 <_svfprintf_r+0xb6e>
 8011006:	3630      	adds	r6, #48	@ 0x30
 8011008:	b2f6      	uxtb	r6, r6
 801100a:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 801100e:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 8011012:	f000 bc15 	b.w	8011840 <_svfprintf_r+0x1398>
 8011016:	2300      	movs	r3, #0
 8011018:	9304      	str	r3, [sp, #16]
 801101a:	9b08      	ldr	r3, [sp, #32]
 801101c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011020:	ad52      	add	r5, sp, #328	@ 0x148
 8011022:	9310      	str	r3, [sp, #64]	@ 0x40
 8011024:	220a      	movs	r2, #10
 8011026:	2300      	movs	r3, #0
 8011028:	4630      	mov	r0, r6
 801102a:	4639      	mov	r1, r7
 801102c:	f7ef fe54 	bl	8000cd8 <__aeabi_uldivmod>
 8011030:	9b04      	ldr	r3, [sp, #16]
 8011032:	9011      	str	r0, [sp, #68]	@ 0x44
 8011034:	3301      	adds	r3, #1
 8011036:	9304      	str	r3, [sp, #16]
 8011038:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801103a:	3230      	adds	r2, #48	@ 0x30
 801103c:	468a      	mov	sl, r1
 801103e:	f105 39ff 	add.w	r9, r5, #4294967295
 8011042:	f805 2c01 	strb.w	r2, [r5, #-1]
 8011046:	b1d3      	cbz	r3, 801107e <_svfprintf_r+0xbd6>
 8011048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801104a:	9a04      	ldr	r2, [sp, #16]
 801104c:	781b      	ldrb	r3, [r3, #0]
 801104e:	429a      	cmp	r2, r3
 8011050:	d115      	bne.n	801107e <_svfprintf_r+0xbd6>
 8011052:	2aff      	cmp	r2, #255	@ 0xff
 8011054:	d013      	beq.n	801107e <_svfprintf_r+0xbd6>
 8011056:	2e0a      	cmp	r6, #10
 8011058:	f177 0300 	sbcs.w	r3, r7, #0
 801105c:	d30f      	bcc.n	801107e <_svfprintf_r+0xbd6>
 801105e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011060:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8011062:	eba9 0903 	sub.w	r9, r9, r3
 8011066:	461a      	mov	r2, r3
 8011068:	4648      	mov	r0, r9
 801106a:	f000 ff1f 	bl	8011eac <strncpy>
 801106e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011070:	785b      	ldrb	r3, [r3, #1]
 8011072:	b11b      	cbz	r3, 801107c <_svfprintf_r+0xbd4>
 8011074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011076:	3301      	adds	r3, #1
 8011078:	9309      	str	r3, [sp, #36]	@ 0x24
 801107a:	2300      	movs	r3, #0
 801107c:	9304      	str	r3, [sp, #16]
 801107e:	2e0a      	cmp	r6, #10
 8011080:	f177 0700 	sbcs.w	r7, r7, #0
 8011084:	f0c0 83dc 	bcc.w	8011840 <_svfprintf_r+0x1398>
 8011088:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801108a:	4657      	mov	r7, sl
 801108c:	464d      	mov	r5, r9
 801108e:	e7c9      	b.n	8011024 <_svfprintf_r+0xb7c>
 8011090:	f006 030f 	and.w	r3, r6, #15
 8011094:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011096:	0936      	lsrs	r6, r6, #4
 8011098:	5cd3      	ldrb	r3, [r2, r3]
 801109a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801109e:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80110a2:	093f      	lsrs	r7, r7, #4
 80110a4:	ea56 0307 	orrs.w	r3, r6, r7
 80110a8:	d1f2      	bne.n	8011090 <_svfprintf_r+0xbe8>
 80110aa:	e3c9      	b.n	8011840 <_svfprintf_r+0x1398>
 80110ac:	b91b      	cbnz	r3, 80110b6 <_svfprintf_r+0xc0e>
 80110ae:	07e9      	lsls	r1, r5, #31
 80110b0:	d501      	bpl.n	80110b6 <_svfprintf_r+0xc0e>
 80110b2:	2630      	movs	r6, #48	@ 0x30
 80110b4:	e7a9      	b.n	801100a <_svfprintf_r+0xb62>
 80110b6:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 80110ba:	e3c1      	b.n	8011840 <_svfprintf_r+0x1398>
 80110bc:	9b06      	ldr	r3, [sp, #24]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	f000 838f 	beq.w	80117e2 <_svfprintf_r+0x133a>
 80110c4:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 80110c8:	2300      	movs	r3, #0
 80110ca:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80110ce:	9607      	str	r6, [sp, #28]
 80110d0:	f7ff bb63 	b.w	801079a <_svfprintf_r+0x2f2>
 80110d4:	2010      	movs	r0, #16
 80110d6:	4403      	add	r3, r0
 80110d8:	2a07      	cmp	r2, #7
 80110da:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80110de:	6060      	str	r0, [r4, #4]
 80110e0:	dd08      	ble.n	80110f4 <_svfprintf_r+0xc4c>
 80110e2:	9803      	ldr	r0, [sp, #12]
 80110e4:	aa26      	add	r2, sp, #152	@ 0x98
 80110e6:	4659      	mov	r1, fp
 80110e8:	f002 fad9 	bl	801369e <__ssprint_r>
 80110ec:	2800      	cmp	r0, #0
 80110ee:	f040 8356 	bne.w	801179e <_svfprintf_r+0x12f6>
 80110f2:	a929      	add	r1, sp, #164	@ 0xa4
 80110f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80110f6:	3b10      	subs	r3, #16
 80110f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80110fa:	460c      	mov	r4, r1
 80110fc:	e546      	b.n	8010b8c <_svfprintf_r+0x6e4>
 80110fe:	460c      	mov	r4, r1
 8011100:	e561      	b.n	8010bc6 <_svfprintf_r+0x71e>
 8011102:	9803      	ldr	r0, [sp, #12]
 8011104:	aa26      	add	r2, sp, #152	@ 0x98
 8011106:	4659      	mov	r1, fp
 8011108:	f002 fac9 	bl	801369e <__ssprint_r>
 801110c:	2800      	cmp	r0, #0
 801110e:	f040 8346 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011112:	ac29      	add	r4, sp, #164	@ 0xa4
 8011114:	e569      	b.n	8010bea <_svfprintf_r+0x742>
 8011116:	9803      	ldr	r0, [sp, #12]
 8011118:	aa26      	add	r2, sp, #152	@ 0x98
 801111a:	4659      	mov	r1, fp
 801111c:	f002 fabf 	bl	801369e <__ssprint_r>
 8011120:	2800      	cmp	r0, #0
 8011122:	f040 833c 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011126:	ac29      	add	r4, sp, #164	@ 0xa4
 8011128:	e56f      	b.n	8010c0a <_svfprintf_r+0x762>
 801112a:	2010      	movs	r0, #16
 801112c:	4403      	add	r3, r0
 801112e:	2a07      	cmp	r2, #7
 8011130:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8011134:	6060      	str	r0, [r4, #4]
 8011136:	dd08      	ble.n	801114a <_svfprintf_r+0xca2>
 8011138:	9803      	ldr	r0, [sp, #12]
 801113a:	aa26      	add	r2, sp, #152	@ 0x98
 801113c:	4659      	mov	r1, fp
 801113e:	f002 faae 	bl	801369e <__ssprint_r>
 8011142:	2800      	cmp	r0, #0
 8011144:	f040 832b 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011148:	a929      	add	r1, sp, #164	@ 0xa4
 801114a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801114c:	3b10      	subs	r3, #16
 801114e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011150:	460c      	mov	r4, r1
 8011152:	e563      	b.n	8010c1c <_svfprintf_r+0x774>
 8011154:	460c      	mov	r4, r1
 8011156:	e57e      	b.n	8010c56 <_svfprintf_r+0x7ae>
 8011158:	2010      	movs	r0, #16
 801115a:	4403      	add	r3, r0
 801115c:	2a07      	cmp	r2, #7
 801115e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8011162:	6060      	str	r0, [r4, #4]
 8011164:	dd08      	ble.n	8011178 <_svfprintf_r+0xcd0>
 8011166:	9803      	ldr	r0, [sp, #12]
 8011168:	aa26      	add	r2, sp, #152	@ 0x98
 801116a:	4659      	mov	r1, fp
 801116c:	f002 fa97 	bl	801369e <__ssprint_r>
 8011170:	2800      	cmp	r0, #0
 8011172:	f040 8314 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011176:	a929      	add	r1, sp, #164	@ 0xa4
 8011178:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801117a:	3b10      	subs	r3, #16
 801117c:	9310      	str	r3, [sp, #64]	@ 0x40
 801117e:	460c      	mov	r4, r1
 8011180:	e56f      	b.n	8010c62 <_svfprintf_r+0x7ba>
 8011182:	460c      	mov	r4, r1
 8011184:	e58a      	b.n	8010c9c <_svfprintf_r+0x7f4>
 8011186:	bf00      	nop
 8011188:	080156ac 	.word	0x080156ac
 801118c:	080156bd 	.word	0x080156bd
 8011190:	9b06      	ldr	r3, [sp, #24]
 8011192:	2b65      	cmp	r3, #101	@ 0x65
 8011194:	f340 8246 	ble.w	8011624 <_svfprintf_r+0x117c>
 8011198:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801119c:	2200      	movs	r2, #0
 801119e:	2300      	movs	r3, #0
 80111a0:	f7ef fcba 	bl	8000b18 <__aeabi_dcmpeq>
 80111a4:	2800      	cmp	r0, #0
 80111a6:	d06a      	beq.n	801127e <_svfprintf_r+0xdd6>
 80111a8:	4b73      	ldr	r3, [pc, #460]	@ (8011378 <_svfprintf_r+0xed0>)
 80111aa:	6023      	str	r3, [r4, #0]
 80111ac:	2301      	movs	r3, #1
 80111ae:	6063      	str	r3, [r4, #4]
 80111b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80111b2:	3301      	adds	r3, #1
 80111b4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80111b6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80111b8:	3301      	adds	r3, #1
 80111ba:	2b07      	cmp	r3, #7
 80111bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80111be:	dc37      	bgt.n	8011230 <_svfprintf_r+0xd88>
 80111c0:	3408      	adds	r4, #8
 80111c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80111c4:	9a04      	ldr	r2, [sp, #16]
 80111c6:	4293      	cmp	r3, r2
 80111c8:	db02      	blt.n	80111d0 <_svfprintf_r+0xd28>
 80111ca:	07ef      	lsls	r7, r5, #31
 80111cc:	f57f ad76 	bpl.w	8010cbc <_svfprintf_r+0x814>
 80111d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80111d2:	6023      	str	r3, [r4, #0]
 80111d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80111d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80111d8:	6063      	str	r3, [r4, #4]
 80111da:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80111dc:	4413      	add	r3, r2
 80111de:	9328      	str	r3, [sp, #160]	@ 0xa0
 80111e0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80111e2:	3301      	adds	r3, #1
 80111e4:	2b07      	cmp	r3, #7
 80111e6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80111e8:	dc2c      	bgt.n	8011244 <_svfprintf_r+0xd9c>
 80111ea:	3408      	adds	r4, #8
 80111ec:	9b04      	ldr	r3, [sp, #16]
 80111ee:	1e5e      	subs	r6, r3, #1
 80111f0:	2e00      	cmp	r6, #0
 80111f2:	f77f ad63 	ble.w	8010cbc <_svfprintf_r+0x814>
 80111f6:	4f61      	ldr	r7, [pc, #388]	@ (801137c <_svfprintf_r+0xed4>)
 80111f8:	f04f 0810 	mov.w	r8, #16
 80111fc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8011200:	2e10      	cmp	r6, #16
 8011202:	f103 0301 	add.w	r3, r3, #1
 8011206:	f104 0108 	add.w	r1, r4, #8
 801120a:	6027      	str	r7, [r4, #0]
 801120c:	dc24      	bgt.n	8011258 <_svfprintf_r+0xdb0>
 801120e:	6066      	str	r6, [r4, #4]
 8011210:	2b07      	cmp	r3, #7
 8011212:	4416      	add	r6, r2
 8011214:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8011218:	f340 82a0 	ble.w	801175c <_svfprintf_r+0x12b4>
 801121c:	9803      	ldr	r0, [sp, #12]
 801121e:	aa26      	add	r2, sp, #152	@ 0x98
 8011220:	4659      	mov	r1, fp
 8011222:	f002 fa3c 	bl	801369e <__ssprint_r>
 8011226:	2800      	cmp	r0, #0
 8011228:	f040 82b9 	bne.w	801179e <_svfprintf_r+0x12f6>
 801122c:	ac29      	add	r4, sp, #164	@ 0xa4
 801122e:	e545      	b.n	8010cbc <_svfprintf_r+0x814>
 8011230:	9803      	ldr	r0, [sp, #12]
 8011232:	aa26      	add	r2, sp, #152	@ 0x98
 8011234:	4659      	mov	r1, fp
 8011236:	f002 fa32 	bl	801369e <__ssprint_r>
 801123a:	2800      	cmp	r0, #0
 801123c:	f040 82af 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011240:	ac29      	add	r4, sp, #164	@ 0xa4
 8011242:	e7be      	b.n	80111c2 <_svfprintf_r+0xd1a>
 8011244:	9803      	ldr	r0, [sp, #12]
 8011246:	aa26      	add	r2, sp, #152	@ 0x98
 8011248:	4659      	mov	r1, fp
 801124a:	f002 fa28 	bl	801369e <__ssprint_r>
 801124e:	2800      	cmp	r0, #0
 8011250:	f040 82a5 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011254:	ac29      	add	r4, sp, #164	@ 0xa4
 8011256:	e7c9      	b.n	80111ec <_svfprintf_r+0xd44>
 8011258:	3210      	adds	r2, #16
 801125a:	2b07      	cmp	r3, #7
 801125c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8011260:	f8c4 8004 	str.w	r8, [r4, #4]
 8011264:	dd08      	ble.n	8011278 <_svfprintf_r+0xdd0>
 8011266:	9803      	ldr	r0, [sp, #12]
 8011268:	aa26      	add	r2, sp, #152	@ 0x98
 801126a:	4659      	mov	r1, fp
 801126c:	f002 fa17 	bl	801369e <__ssprint_r>
 8011270:	2800      	cmp	r0, #0
 8011272:	f040 8294 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011276:	a929      	add	r1, sp, #164	@ 0xa4
 8011278:	3e10      	subs	r6, #16
 801127a:	460c      	mov	r4, r1
 801127c:	e7be      	b.n	80111fc <_svfprintf_r+0xd54>
 801127e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011280:	2b00      	cmp	r3, #0
 8011282:	dc7d      	bgt.n	8011380 <_svfprintf_r+0xed8>
 8011284:	4b3c      	ldr	r3, [pc, #240]	@ (8011378 <_svfprintf_r+0xed0>)
 8011286:	6023      	str	r3, [r4, #0]
 8011288:	2301      	movs	r3, #1
 801128a:	6063      	str	r3, [r4, #4]
 801128c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801128e:	3301      	adds	r3, #1
 8011290:	9328      	str	r3, [sp, #160]	@ 0xa0
 8011292:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011294:	3301      	adds	r3, #1
 8011296:	2b07      	cmp	r3, #7
 8011298:	9327      	str	r3, [sp, #156]	@ 0x9c
 801129a:	dc46      	bgt.n	801132a <_svfprintf_r+0xe82>
 801129c:	3408      	adds	r4, #8
 801129e:	9904      	ldr	r1, [sp, #16]
 80112a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80112a2:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80112a4:	430b      	orrs	r3, r1
 80112a6:	f005 0101 	and.w	r1, r5, #1
 80112aa:	430b      	orrs	r3, r1
 80112ac:	f43f ad06 	beq.w	8010cbc <_svfprintf_r+0x814>
 80112b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80112b2:	6023      	str	r3, [r4, #0]
 80112b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112b6:	6063      	str	r3, [r4, #4]
 80112b8:	441a      	add	r2, r3
 80112ba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80112bc:	9228      	str	r2, [sp, #160]	@ 0xa0
 80112be:	3301      	adds	r3, #1
 80112c0:	2b07      	cmp	r3, #7
 80112c2:	9327      	str	r3, [sp, #156]	@ 0x9c
 80112c4:	dc3b      	bgt.n	801133e <_svfprintf_r+0xe96>
 80112c6:	f104 0308 	add.w	r3, r4, #8
 80112ca:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80112cc:	2e00      	cmp	r6, #0
 80112ce:	da1b      	bge.n	8011308 <_svfprintf_r+0xe60>
 80112d0:	4f2a      	ldr	r7, [pc, #168]	@ (801137c <_svfprintf_r+0xed4>)
 80112d2:	4276      	negs	r6, r6
 80112d4:	461a      	mov	r2, r3
 80112d6:	2410      	movs	r4, #16
 80112d8:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 80112dc:	2e10      	cmp	r6, #16
 80112de:	f101 0101 	add.w	r1, r1, #1
 80112e2:	f103 0308 	add.w	r3, r3, #8
 80112e6:	6017      	str	r7, [r2, #0]
 80112e8:	dc33      	bgt.n	8011352 <_svfprintf_r+0xeaa>
 80112ea:	6056      	str	r6, [r2, #4]
 80112ec:	2907      	cmp	r1, #7
 80112ee:	4406      	add	r6, r0
 80112f0:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 80112f4:	dd08      	ble.n	8011308 <_svfprintf_r+0xe60>
 80112f6:	9803      	ldr	r0, [sp, #12]
 80112f8:	aa26      	add	r2, sp, #152	@ 0x98
 80112fa:	4659      	mov	r1, fp
 80112fc:	f002 f9cf 	bl	801369e <__ssprint_r>
 8011300:	2800      	cmp	r0, #0
 8011302:	f040 824c 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011306:	ab29      	add	r3, sp, #164	@ 0xa4
 8011308:	9a04      	ldr	r2, [sp, #16]
 801130a:	9904      	ldr	r1, [sp, #16]
 801130c:	605a      	str	r2, [r3, #4]
 801130e:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8011310:	f8c3 9000 	str.w	r9, [r3]
 8011314:	440a      	add	r2, r1
 8011316:	9228      	str	r2, [sp, #160]	@ 0xa0
 8011318:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 801131a:	3201      	adds	r2, #1
 801131c:	2a07      	cmp	r2, #7
 801131e:	9227      	str	r2, [sp, #156]	@ 0x9c
 8011320:	f73f af7c 	bgt.w	801121c <_svfprintf_r+0xd74>
 8011324:	f103 0408 	add.w	r4, r3, #8
 8011328:	e4c8      	b.n	8010cbc <_svfprintf_r+0x814>
 801132a:	9803      	ldr	r0, [sp, #12]
 801132c:	aa26      	add	r2, sp, #152	@ 0x98
 801132e:	4659      	mov	r1, fp
 8011330:	f002 f9b5 	bl	801369e <__ssprint_r>
 8011334:	2800      	cmp	r0, #0
 8011336:	f040 8232 	bne.w	801179e <_svfprintf_r+0x12f6>
 801133a:	ac29      	add	r4, sp, #164	@ 0xa4
 801133c:	e7af      	b.n	801129e <_svfprintf_r+0xdf6>
 801133e:	9803      	ldr	r0, [sp, #12]
 8011340:	aa26      	add	r2, sp, #152	@ 0x98
 8011342:	4659      	mov	r1, fp
 8011344:	f002 f9ab 	bl	801369e <__ssprint_r>
 8011348:	2800      	cmp	r0, #0
 801134a:	f040 8228 	bne.w	801179e <_svfprintf_r+0x12f6>
 801134e:	ab29      	add	r3, sp, #164	@ 0xa4
 8011350:	e7bb      	b.n	80112ca <_svfprintf_r+0xe22>
 8011352:	3010      	adds	r0, #16
 8011354:	2907      	cmp	r1, #7
 8011356:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 801135a:	6054      	str	r4, [r2, #4]
 801135c:	dd08      	ble.n	8011370 <_svfprintf_r+0xec8>
 801135e:	9803      	ldr	r0, [sp, #12]
 8011360:	aa26      	add	r2, sp, #152	@ 0x98
 8011362:	4659      	mov	r1, fp
 8011364:	f002 f99b 	bl	801369e <__ssprint_r>
 8011368:	2800      	cmp	r0, #0
 801136a:	f040 8218 	bne.w	801179e <_svfprintf_r+0x12f6>
 801136e:	ab29      	add	r3, sp, #164	@ 0xa4
 8011370:	3e10      	subs	r6, #16
 8011372:	461a      	mov	r2, r3
 8011374:	e7b0      	b.n	80112d8 <_svfprintf_r+0xe30>
 8011376:	bf00      	nop
 8011378:	080156ce 	.word	0x080156ce
 801137c:	080156d0 	.word	0x080156d0
 8011380:	9b04      	ldr	r3, [sp, #16]
 8011382:	444b      	add	r3, r9
 8011384:	9306      	str	r3, [sp, #24]
 8011386:	9b04      	ldr	r3, [sp, #16]
 8011388:	42b3      	cmp	r3, r6
 801138a:	bfa8      	it	ge
 801138c:	4633      	movge	r3, r6
 801138e:	2b00      	cmp	r3, #0
 8011390:	4698      	mov	r8, r3
 8011392:	dd0b      	ble.n	80113ac <_svfprintf_r+0xf04>
 8011394:	e9c4 9300 	strd	r9, r3, [r4]
 8011398:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801139a:	4443      	add	r3, r8
 801139c:	9328      	str	r3, [sp, #160]	@ 0xa0
 801139e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80113a0:	3301      	adds	r3, #1
 80113a2:	2b07      	cmp	r3, #7
 80113a4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80113a6:	f300 8089 	bgt.w	80114bc <_svfprintf_r+0x1014>
 80113aa:	3408      	adds	r4, #8
 80113ac:	4643      	mov	r3, r8
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	bfac      	ite	ge
 80113b2:	eba6 0808 	subge.w	r8, r6, r8
 80113b6:	46b0      	movlt	r8, r6
 80113b8:	f1b8 0f00 	cmp.w	r8, #0
 80113bc:	dd1b      	ble.n	80113f6 <_svfprintf_r+0xf4e>
 80113be:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80113c2:	4897      	ldr	r0, [pc, #604]	@ (8011620 <_svfprintf_r+0x1178>)
 80113c4:	6020      	str	r0, [r4, #0]
 80113c6:	f1b8 0f10 	cmp.w	r8, #16
 80113ca:	f102 0201 	add.w	r2, r2, #1
 80113ce:	f104 0108 	add.w	r1, r4, #8
 80113d2:	dc7d      	bgt.n	80114d0 <_svfprintf_r+0x1028>
 80113d4:	4443      	add	r3, r8
 80113d6:	2a07      	cmp	r2, #7
 80113d8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80113dc:	f8c4 8004 	str.w	r8, [r4, #4]
 80113e0:	f340 808a 	ble.w	80114f8 <_svfprintf_r+0x1050>
 80113e4:	9803      	ldr	r0, [sp, #12]
 80113e6:	aa26      	add	r2, sp, #152	@ 0x98
 80113e8:	4659      	mov	r1, fp
 80113ea:	f002 f958 	bl	801369e <__ssprint_r>
 80113ee:	2800      	cmp	r0, #0
 80113f0:	f040 81d5 	bne.w	801179e <_svfprintf_r+0x12f6>
 80113f4:	ac29      	add	r4, sp, #164	@ 0xa4
 80113f6:	eb09 0806 	add.w	r8, r9, r6
 80113fa:	056e      	lsls	r6, r5, #21
 80113fc:	d508      	bpl.n	8011410 <_svfprintf_r+0xf68>
 80113fe:	9b08      	ldr	r3, [sp, #32]
 8011400:	2b00      	cmp	r3, #0
 8011402:	d17b      	bne.n	80114fc <_svfprintf_r+0x1054>
 8011404:	2f00      	cmp	r7, #0
 8011406:	d17b      	bne.n	8011500 <_svfprintf_r+0x1058>
 8011408:	9b06      	ldr	r3, [sp, #24]
 801140a:	4598      	cmp	r8, r3
 801140c:	bf28      	it	cs
 801140e:	4698      	movcs	r8, r3
 8011410:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011412:	9a04      	ldr	r2, [sp, #16]
 8011414:	4293      	cmp	r3, r2
 8011416:	db01      	blt.n	801141c <_svfprintf_r+0xf74>
 8011418:	07e8      	lsls	r0, r5, #31
 801141a:	d50e      	bpl.n	801143a <_svfprintf_r+0xf92>
 801141c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801141e:	6023      	str	r3, [r4, #0]
 8011420:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011422:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011424:	6063      	str	r3, [r4, #4]
 8011426:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011428:	4413      	add	r3, r2
 801142a:	9328      	str	r3, [sp, #160]	@ 0xa0
 801142c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801142e:	3301      	adds	r3, #1
 8011430:	2b07      	cmp	r3, #7
 8011432:	9327      	str	r3, [sp, #156]	@ 0x9c
 8011434:	f300 80df 	bgt.w	80115f6 <_svfprintf_r+0x114e>
 8011438:	3408      	adds	r4, #8
 801143a:	9b04      	ldr	r3, [sp, #16]
 801143c:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 801143e:	1bdf      	subs	r7, r3, r7
 8011440:	9b06      	ldr	r3, [sp, #24]
 8011442:	eba3 0308 	sub.w	r3, r3, r8
 8011446:	429f      	cmp	r7, r3
 8011448:	bfa8      	it	ge
 801144a:	461f      	movge	r7, r3
 801144c:	2f00      	cmp	r7, #0
 801144e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011450:	dd0a      	ble.n	8011468 <_svfprintf_r+0xfc0>
 8011452:	443b      	add	r3, r7
 8011454:	9328      	str	r3, [sp, #160]	@ 0xa0
 8011456:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011458:	3301      	adds	r3, #1
 801145a:	2b07      	cmp	r3, #7
 801145c:	e9c4 8700 	strd	r8, r7, [r4]
 8011460:	9327      	str	r3, [sp, #156]	@ 0x9c
 8011462:	f300 80d2 	bgt.w	801160a <_svfprintf_r+0x1162>
 8011466:	3408      	adds	r4, #8
 8011468:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801146a:	9b04      	ldr	r3, [sp, #16]
 801146c:	2f00      	cmp	r7, #0
 801146e:	eba3 0606 	sub.w	r6, r3, r6
 8011472:	bfa8      	it	ge
 8011474:	1bf6      	subge	r6, r6, r7
 8011476:	2e00      	cmp	r6, #0
 8011478:	f77f ac20 	ble.w	8010cbc <_svfprintf_r+0x814>
 801147c:	4f68      	ldr	r7, [pc, #416]	@ (8011620 <_svfprintf_r+0x1178>)
 801147e:	f04f 0810 	mov.w	r8, #16
 8011482:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8011486:	2e10      	cmp	r6, #16
 8011488:	f103 0301 	add.w	r3, r3, #1
 801148c:	f104 0108 	add.w	r1, r4, #8
 8011490:	6027      	str	r7, [r4, #0]
 8011492:	f77f aebc 	ble.w	801120e <_svfprintf_r+0xd66>
 8011496:	3210      	adds	r2, #16
 8011498:	2b07      	cmp	r3, #7
 801149a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801149e:	f8c4 8004 	str.w	r8, [r4, #4]
 80114a2:	dd08      	ble.n	80114b6 <_svfprintf_r+0x100e>
 80114a4:	9803      	ldr	r0, [sp, #12]
 80114a6:	aa26      	add	r2, sp, #152	@ 0x98
 80114a8:	4659      	mov	r1, fp
 80114aa:	f002 f8f8 	bl	801369e <__ssprint_r>
 80114ae:	2800      	cmp	r0, #0
 80114b0:	f040 8175 	bne.w	801179e <_svfprintf_r+0x12f6>
 80114b4:	a929      	add	r1, sp, #164	@ 0xa4
 80114b6:	3e10      	subs	r6, #16
 80114b8:	460c      	mov	r4, r1
 80114ba:	e7e2      	b.n	8011482 <_svfprintf_r+0xfda>
 80114bc:	9803      	ldr	r0, [sp, #12]
 80114be:	aa26      	add	r2, sp, #152	@ 0x98
 80114c0:	4659      	mov	r1, fp
 80114c2:	f002 f8ec 	bl	801369e <__ssprint_r>
 80114c6:	2800      	cmp	r0, #0
 80114c8:	f040 8169 	bne.w	801179e <_svfprintf_r+0x12f6>
 80114cc:	ac29      	add	r4, sp, #164	@ 0xa4
 80114ce:	e76d      	b.n	80113ac <_svfprintf_r+0xf04>
 80114d0:	2010      	movs	r0, #16
 80114d2:	4403      	add	r3, r0
 80114d4:	2a07      	cmp	r2, #7
 80114d6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80114da:	6060      	str	r0, [r4, #4]
 80114dc:	dd08      	ble.n	80114f0 <_svfprintf_r+0x1048>
 80114de:	9803      	ldr	r0, [sp, #12]
 80114e0:	aa26      	add	r2, sp, #152	@ 0x98
 80114e2:	4659      	mov	r1, fp
 80114e4:	f002 f8db 	bl	801369e <__ssprint_r>
 80114e8:	2800      	cmp	r0, #0
 80114ea:	f040 8158 	bne.w	801179e <_svfprintf_r+0x12f6>
 80114ee:	a929      	add	r1, sp, #164	@ 0xa4
 80114f0:	f1a8 0810 	sub.w	r8, r8, #16
 80114f4:	460c      	mov	r4, r1
 80114f6:	e762      	b.n	80113be <_svfprintf_r+0xf16>
 80114f8:	460c      	mov	r4, r1
 80114fa:	e77c      	b.n	80113f6 <_svfprintf_r+0xf4e>
 80114fc:	2f00      	cmp	r7, #0
 80114fe:	d04a      	beq.n	8011596 <_svfprintf_r+0x10ee>
 8011500:	3f01      	subs	r7, #1
 8011502:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011504:	6023      	str	r3, [r4, #0]
 8011506:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011508:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801150a:	6063      	str	r3, [r4, #4]
 801150c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801150e:	4413      	add	r3, r2
 8011510:	9328      	str	r3, [sp, #160]	@ 0xa0
 8011512:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011514:	3301      	adds	r3, #1
 8011516:	2b07      	cmp	r3, #7
 8011518:	9327      	str	r3, [sp, #156]	@ 0x9c
 801151a:	dc43      	bgt.n	80115a4 <_svfprintf_r+0x10fc>
 801151c:	3408      	adds	r4, #8
 801151e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011520:	781a      	ldrb	r2, [r3, #0]
 8011522:	9b06      	ldr	r3, [sp, #24]
 8011524:	eba3 0308 	sub.w	r3, r3, r8
 8011528:	429a      	cmp	r2, r3
 801152a:	bfa8      	it	ge
 801152c:	461a      	movge	r2, r3
 801152e:	2a00      	cmp	r2, #0
 8011530:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011532:	4691      	mov	r9, r2
 8011534:	dd09      	ble.n	801154a <_svfprintf_r+0x10a2>
 8011536:	4413      	add	r3, r2
 8011538:	9328      	str	r3, [sp, #160]	@ 0xa0
 801153a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801153c:	3301      	adds	r3, #1
 801153e:	2b07      	cmp	r3, #7
 8011540:	e9c4 8200 	strd	r8, r2, [r4]
 8011544:	9327      	str	r3, [sp, #156]	@ 0x9c
 8011546:	dc37      	bgt.n	80115b8 <_svfprintf_r+0x1110>
 8011548:	3408      	adds	r4, #8
 801154a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801154c:	781e      	ldrb	r6, [r3, #0]
 801154e:	f1b9 0f00 	cmp.w	r9, #0
 8011552:	bfa8      	it	ge
 8011554:	eba6 0609 	subge.w	r6, r6, r9
 8011558:	2e00      	cmp	r6, #0
 801155a:	dd18      	ble.n	801158e <_svfprintf_r+0x10e6>
 801155c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8011560:	482f      	ldr	r0, [pc, #188]	@ (8011620 <_svfprintf_r+0x1178>)
 8011562:	6020      	str	r0, [r4, #0]
 8011564:	2e10      	cmp	r6, #16
 8011566:	f103 0301 	add.w	r3, r3, #1
 801156a:	f104 0108 	add.w	r1, r4, #8
 801156e:	dc2d      	bgt.n	80115cc <_svfprintf_r+0x1124>
 8011570:	6066      	str	r6, [r4, #4]
 8011572:	2b07      	cmp	r3, #7
 8011574:	4416      	add	r6, r2
 8011576:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 801157a:	dd3a      	ble.n	80115f2 <_svfprintf_r+0x114a>
 801157c:	9803      	ldr	r0, [sp, #12]
 801157e:	aa26      	add	r2, sp, #152	@ 0x98
 8011580:	4659      	mov	r1, fp
 8011582:	f002 f88c 	bl	801369e <__ssprint_r>
 8011586:	2800      	cmp	r0, #0
 8011588:	f040 8109 	bne.w	801179e <_svfprintf_r+0x12f6>
 801158c:	ac29      	add	r4, sp, #164	@ 0xa4
 801158e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	4498      	add	r8, r3
 8011594:	e733      	b.n	80113fe <_svfprintf_r+0xf56>
 8011596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011598:	3b01      	subs	r3, #1
 801159a:	9309      	str	r3, [sp, #36]	@ 0x24
 801159c:	9b08      	ldr	r3, [sp, #32]
 801159e:	3b01      	subs	r3, #1
 80115a0:	9308      	str	r3, [sp, #32]
 80115a2:	e7ae      	b.n	8011502 <_svfprintf_r+0x105a>
 80115a4:	9803      	ldr	r0, [sp, #12]
 80115a6:	aa26      	add	r2, sp, #152	@ 0x98
 80115a8:	4659      	mov	r1, fp
 80115aa:	f002 f878 	bl	801369e <__ssprint_r>
 80115ae:	2800      	cmp	r0, #0
 80115b0:	f040 80f5 	bne.w	801179e <_svfprintf_r+0x12f6>
 80115b4:	ac29      	add	r4, sp, #164	@ 0xa4
 80115b6:	e7b2      	b.n	801151e <_svfprintf_r+0x1076>
 80115b8:	9803      	ldr	r0, [sp, #12]
 80115ba:	aa26      	add	r2, sp, #152	@ 0x98
 80115bc:	4659      	mov	r1, fp
 80115be:	f002 f86e 	bl	801369e <__ssprint_r>
 80115c2:	2800      	cmp	r0, #0
 80115c4:	f040 80eb 	bne.w	801179e <_svfprintf_r+0x12f6>
 80115c8:	ac29      	add	r4, sp, #164	@ 0xa4
 80115ca:	e7be      	b.n	801154a <_svfprintf_r+0x10a2>
 80115cc:	2010      	movs	r0, #16
 80115ce:	4402      	add	r2, r0
 80115d0:	2b07      	cmp	r3, #7
 80115d2:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80115d6:	6060      	str	r0, [r4, #4]
 80115d8:	dd08      	ble.n	80115ec <_svfprintf_r+0x1144>
 80115da:	9803      	ldr	r0, [sp, #12]
 80115dc:	aa26      	add	r2, sp, #152	@ 0x98
 80115de:	4659      	mov	r1, fp
 80115e0:	f002 f85d 	bl	801369e <__ssprint_r>
 80115e4:	2800      	cmp	r0, #0
 80115e6:	f040 80da 	bne.w	801179e <_svfprintf_r+0x12f6>
 80115ea:	a929      	add	r1, sp, #164	@ 0xa4
 80115ec:	3e10      	subs	r6, #16
 80115ee:	460c      	mov	r4, r1
 80115f0:	e7b4      	b.n	801155c <_svfprintf_r+0x10b4>
 80115f2:	460c      	mov	r4, r1
 80115f4:	e7cb      	b.n	801158e <_svfprintf_r+0x10e6>
 80115f6:	9803      	ldr	r0, [sp, #12]
 80115f8:	aa26      	add	r2, sp, #152	@ 0x98
 80115fa:	4659      	mov	r1, fp
 80115fc:	f002 f84f 	bl	801369e <__ssprint_r>
 8011600:	2800      	cmp	r0, #0
 8011602:	f040 80cc 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011606:	ac29      	add	r4, sp, #164	@ 0xa4
 8011608:	e717      	b.n	801143a <_svfprintf_r+0xf92>
 801160a:	9803      	ldr	r0, [sp, #12]
 801160c:	aa26      	add	r2, sp, #152	@ 0x98
 801160e:	4659      	mov	r1, fp
 8011610:	f002 f845 	bl	801369e <__ssprint_r>
 8011614:	2800      	cmp	r0, #0
 8011616:	f040 80c2 	bne.w	801179e <_svfprintf_r+0x12f6>
 801161a:	ac29      	add	r4, sp, #164	@ 0xa4
 801161c:	e724      	b.n	8011468 <_svfprintf_r+0xfc0>
 801161e:	bf00      	nop
 8011620:	080156d0 	.word	0x080156d0
 8011624:	9904      	ldr	r1, [sp, #16]
 8011626:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011628:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 801162a:	2901      	cmp	r1, #1
 801162c:	f103 0301 	add.w	r3, r3, #1
 8011630:	f102 0201 	add.w	r2, r2, #1
 8011634:	f104 0608 	add.w	r6, r4, #8
 8011638:	dc02      	bgt.n	8011640 <_svfprintf_r+0x1198>
 801163a:	07e9      	lsls	r1, r5, #31
 801163c:	f140 8083 	bpl.w	8011746 <_svfprintf_r+0x129e>
 8011640:	2101      	movs	r1, #1
 8011642:	2a07      	cmp	r2, #7
 8011644:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8011648:	f8c4 9000 	str.w	r9, [r4]
 801164c:	6061      	str	r1, [r4, #4]
 801164e:	dd08      	ble.n	8011662 <_svfprintf_r+0x11ba>
 8011650:	9803      	ldr	r0, [sp, #12]
 8011652:	aa26      	add	r2, sp, #152	@ 0x98
 8011654:	4659      	mov	r1, fp
 8011656:	f002 f822 	bl	801369e <__ssprint_r>
 801165a:	2800      	cmp	r0, #0
 801165c:	f040 809f 	bne.w	801179e <_svfprintf_r+0x12f6>
 8011660:	ae29      	add	r6, sp, #164	@ 0xa4
 8011662:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011664:	6033      	str	r3, [r6, #0]
 8011666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011668:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801166a:	6073      	str	r3, [r6, #4]
 801166c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801166e:	4413      	add	r3, r2
 8011670:	9328      	str	r3, [sp, #160]	@ 0xa0
 8011672:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8011674:	3301      	adds	r3, #1
 8011676:	2b07      	cmp	r3, #7
 8011678:	9327      	str	r3, [sp, #156]	@ 0x9c
 801167a:	dc33      	bgt.n	80116e4 <_svfprintf_r+0x123c>
 801167c:	3608      	adds	r6, #8
 801167e:	9b04      	ldr	r3, [sp, #16]
 8011680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011684:	1e5c      	subs	r4, r3, #1
 8011686:	2200      	movs	r2, #0
 8011688:	2300      	movs	r3, #0
 801168a:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 801168e:	f7ef fa43 	bl	8000b18 <__aeabi_dcmpeq>
 8011692:	2800      	cmp	r0, #0
 8011694:	d12f      	bne.n	80116f6 <_svfprintf_r+0x124e>
 8011696:	f109 0201 	add.w	r2, r9, #1
 801169a:	e9c6 2400 	strd	r2, r4, [r6]
 801169e:	9a04      	ldr	r2, [sp, #16]
 80116a0:	f108 0301 	add.w	r3, r8, #1
 80116a4:	3f01      	subs	r7, #1
 80116a6:	4417      	add	r7, r2
 80116a8:	2b07      	cmp	r3, #7
 80116aa:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 80116ae:	dd53      	ble.n	8011758 <_svfprintf_r+0x12b0>
 80116b0:	9803      	ldr	r0, [sp, #12]
 80116b2:	aa26      	add	r2, sp, #152	@ 0x98
 80116b4:	4659      	mov	r1, fp
 80116b6:	f001 fff2 	bl	801369e <__ssprint_r>
 80116ba:	2800      	cmp	r0, #0
 80116bc:	d16f      	bne.n	801179e <_svfprintf_r+0x12f6>
 80116be:	ae29      	add	r6, sp, #164	@ 0xa4
 80116c0:	ab22      	add	r3, sp, #136	@ 0x88
 80116c2:	6033      	str	r3, [r6, #0]
 80116c4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80116c6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80116c8:	6073      	str	r3, [r6, #4]
 80116ca:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80116cc:	4413      	add	r3, r2
 80116ce:	9328      	str	r3, [sp, #160]	@ 0xa0
 80116d0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80116d2:	3301      	adds	r3, #1
 80116d4:	2b07      	cmp	r3, #7
 80116d6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80116d8:	f73f ada0 	bgt.w	801121c <_svfprintf_r+0xd74>
 80116dc:	f106 0408 	add.w	r4, r6, #8
 80116e0:	f7ff baec 	b.w	8010cbc <_svfprintf_r+0x814>
 80116e4:	9803      	ldr	r0, [sp, #12]
 80116e6:	aa26      	add	r2, sp, #152	@ 0x98
 80116e8:	4659      	mov	r1, fp
 80116ea:	f001 ffd8 	bl	801369e <__ssprint_r>
 80116ee:	2800      	cmp	r0, #0
 80116f0:	d155      	bne.n	801179e <_svfprintf_r+0x12f6>
 80116f2:	ae29      	add	r6, sp, #164	@ 0xa4
 80116f4:	e7c3      	b.n	801167e <_svfprintf_r+0x11d6>
 80116f6:	9b04      	ldr	r3, [sp, #16]
 80116f8:	2b01      	cmp	r3, #1
 80116fa:	dde1      	ble.n	80116c0 <_svfprintf_r+0x1218>
 80116fc:	4f57      	ldr	r7, [pc, #348]	@ (801185c <_svfprintf_r+0x13b4>)
 80116fe:	f04f 0810 	mov.w	r8, #16
 8011702:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8011706:	2c10      	cmp	r4, #16
 8011708:	f103 0301 	add.w	r3, r3, #1
 801170c:	f106 0108 	add.w	r1, r6, #8
 8011710:	6037      	str	r7, [r6, #0]
 8011712:	dc07      	bgt.n	8011724 <_svfprintf_r+0x127c>
 8011714:	6074      	str	r4, [r6, #4]
 8011716:	2b07      	cmp	r3, #7
 8011718:	4414      	add	r4, r2
 801171a:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 801171e:	dcc7      	bgt.n	80116b0 <_svfprintf_r+0x1208>
 8011720:	460e      	mov	r6, r1
 8011722:	e7cd      	b.n	80116c0 <_svfprintf_r+0x1218>
 8011724:	3210      	adds	r2, #16
 8011726:	2b07      	cmp	r3, #7
 8011728:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801172c:	f8c6 8004 	str.w	r8, [r6, #4]
 8011730:	dd06      	ble.n	8011740 <_svfprintf_r+0x1298>
 8011732:	9803      	ldr	r0, [sp, #12]
 8011734:	aa26      	add	r2, sp, #152	@ 0x98
 8011736:	4659      	mov	r1, fp
 8011738:	f001 ffb1 	bl	801369e <__ssprint_r>
 801173c:	bb78      	cbnz	r0, 801179e <_svfprintf_r+0x12f6>
 801173e:	a929      	add	r1, sp, #164	@ 0xa4
 8011740:	3c10      	subs	r4, #16
 8011742:	460e      	mov	r6, r1
 8011744:	e7dd      	b.n	8011702 <_svfprintf_r+0x125a>
 8011746:	2101      	movs	r1, #1
 8011748:	2a07      	cmp	r2, #7
 801174a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801174e:	f8c4 9000 	str.w	r9, [r4]
 8011752:	6061      	str	r1, [r4, #4]
 8011754:	ddb4      	ble.n	80116c0 <_svfprintf_r+0x1218>
 8011756:	e7ab      	b.n	80116b0 <_svfprintf_r+0x1208>
 8011758:	3608      	adds	r6, #8
 801175a:	e7b1      	b.n	80116c0 <_svfprintf_r+0x1218>
 801175c:	460c      	mov	r4, r1
 801175e:	f7ff baad 	b.w	8010cbc <_svfprintf_r+0x814>
 8011762:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011764:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011766:	1a9d      	subs	r5, r3, r2
 8011768:	2d00      	cmp	r5, #0
 801176a:	f77f aaaa 	ble.w	8010cc2 <_svfprintf_r+0x81a>
 801176e:	4e3c      	ldr	r6, [pc, #240]	@ (8011860 <_svfprintf_r+0x13b8>)
 8011770:	2710      	movs	r7, #16
 8011772:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8011776:	2d10      	cmp	r5, #16
 8011778:	f103 0301 	add.w	r3, r3, #1
 801177c:	6026      	str	r6, [r4, #0]
 801177e:	dc18      	bgt.n	80117b2 <_svfprintf_r+0x130a>
 8011780:	442a      	add	r2, r5
 8011782:	2b07      	cmp	r3, #7
 8011784:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8011788:	6065      	str	r5, [r4, #4]
 801178a:	f77f aa9a 	ble.w	8010cc2 <_svfprintf_r+0x81a>
 801178e:	9803      	ldr	r0, [sp, #12]
 8011790:	aa26      	add	r2, sp, #152	@ 0x98
 8011792:	4659      	mov	r1, fp
 8011794:	f001 ff83 	bl	801369e <__ssprint_r>
 8011798:	2800      	cmp	r0, #0
 801179a:	f43f aa92 	beq.w	8010cc2 <_svfprintf_r+0x81a>
 801179e:	f1ba 0f00 	cmp.w	sl, #0
 80117a2:	f43f a89a 	beq.w	80108da <_svfprintf_r+0x432>
 80117a6:	9803      	ldr	r0, [sp, #12]
 80117a8:	4651      	mov	r1, sl
 80117aa:	f7fe fdbb 	bl	8010324 <_free_r>
 80117ae:	f7ff b894 	b.w	80108da <_svfprintf_r+0x432>
 80117b2:	3210      	adds	r2, #16
 80117b4:	2b07      	cmp	r3, #7
 80117b6:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80117ba:	6067      	str	r7, [r4, #4]
 80117bc:	dc02      	bgt.n	80117c4 <_svfprintf_r+0x131c>
 80117be:	3408      	adds	r4, #8
 80117c0:	3d10      	subs	r5, #16
 80117c2:	e7d6      	b.n	8011772 <_svfprintf_r+0x12ca>
 80117c4:	9803      	ldr	r0, [sp, #12]
 80117c6:	aa26      	add	r2, sp, #152	@ 0x98
 80117c8:	4659      	mov	r1, fp
 80117ca:	f001 ff68 	bl	801369e <__ssprint_r>
 80117ce:	2800      	cmp	r0, #0
 80117d0:	d1e5      	bne.n	801179e <_svfprintf_r+0x12f6>
 80117d2:	ac29      	add	r4, sp, #164	@ 0xa4
 80117d4:	e7f4      	b.n	80117c0 <_svfprintf_r+0x1318>
 80117d6:	9803      	ldr	r0, [sp, #12]
 80117d8:	4651      	mov	r1, sl
 80117da:	f7fe fda3 	bl	8010324 <_free_r>
 80117de:	f7ff ba88 	b.w	8010cf2 <_svfprintf_r+0x84a>
 80117e2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	f43f a878 	beq.w	80108da <_svfprintf_r+0x432>
 80117ea:	9803      	ldr	r0, [sp, #12]
 80117ec:	aa26      	add	r2, sp, #152	@ 0x98
 80117ee:	4659      	mov	r1, fp
 80117f0:	f001 ff55 	bl	801369e <__ssprint_r>
 80117f4:	f7ff b871 	b.w	80108da <_svfprintf_r+0x432>
 80117f8:	ea56 0207 	orrs.w	r2, r6, r7
 80117fc:	9508      	str	r5, [sp, #32]
 80117fe:	f43f ab7a 	beq.w	8010ef6 <_svfprintf_r+0xa4e>
 8011802:	2b01      	cmp	r3, #1
 8011804:	f43f abfb 	beq.w	8010ffe <_svfprintf_r+0xb56>
 8011808:	2b02      	cmp	r3, #2
 801180a:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 801180e:	f43f ac3f 	beq.w	8011090 <_svfprintf_r+0xbe8>
 8011812:	f006 0307 	and.w	r3, r6, #7
 8011816:	08f6      	lsrs	r6, r6, #3
 8011818:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 801181c:	08ff      	lsrs	r7, r7, #3
 801181e:	3330      	adds	r3, #48	@ 0x30
 8011820:	ea56 0107 	orrs.w	r1, r6, r7
 8011824:	464a      	mov	r2, r9
 8011826:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801182a:	d1f2      	bne.n	8011812 <_svfprintf_r+0x136a>
 801182c:	9908      	ldr	r1, [sp, #32]
 801182e:	07c8      	lsls	r0, r1, #31
 8011830:	d506      	bpl.n	8011840 <_svfprintf_r+0x1398>
 8011832:	2b30      	cmp	r3, #48	@ 0x30
 8011834:	d004      	beq.n	8011840 <_svfprintf_r+0x1398>
 8011836:	2330      	movs	r3, #48	@ 0x30
 8011838:	f809 3c01 	strb.w	r3, [r9, #-1]
 801183c:	f1a2 0902 	sub.w	r9, r2, #2
 8011840:	ab52      	add	r3, sp, #328	@ 0x148
 8011842:	9d08      	ldr	r5, [sp, #32]
 8011844:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 8011848:	f04f 0a00 	mov.w	sl, #0
 801184c:	eba3 0809 	sub.w	r8, r3, r9
 8011850:	4657      	mov	r7, sl
 8011852:	f8cd a020 	str.w	sl, [sp, #32]
 8011856:	4656      	mov	r6, sl
 8011858:	f7ff b97c 	b.w	8010b54 <_svfprintf_r+0x6ac>
 801185c:	080156d0 	.word	0x080156d0
 8011860:	080156e0 	.word	0x080156e0

08011864 <_fclose_r>:
 8011864:	b570      	push	{r4, r5, r6, lr}
 8011866:	4605      	mov	r5, r0
 8011868:	460c      	mov	r4, r1
 801186a:	b1b1      	cbz	r1, 801189a <_fclose_r+0x36>
 801186c:	b118      	cbz	r0, 8011876 <_fclose_r+0x12>
 801186e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8011870:	b90b      	cbnz	r3, 8011876 <_fclose_r+0x12>
 8011872:	f7fe fa7d 	bl	800fd70 <__sinit>
 8011876:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011878:	07de      	lsls	r6, r3, #31
 801187a:	d405      	bmi.n	8011888 <_fclose_r+0x24>
 801187c:	89a3      	ldrh	r3, [r4, #12]
 801187e:	0598      	lsls	r0, r3, #22
 8011880:	d402      	bmi.n	8011888 <_fclose_r+0x24>
 8011882:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011884:	f7fe fccc 	bl	8010220 <__retarget_lock_acquire_recursive>
 8011888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801188c:	b943      	cbnz	r3, 80118a0 <_fclose_r+0x3c>
 801188e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011890:	07d9      	lsls	r1, r3, #31
 8011892:	d402      	bmi.n	801189a <_fclose_r+0x36>
 8011894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011896:	f7fe fcc4 	bl	8010222 <__retarget_lock_release_recursive>
 801189a:	2600      	movs	r6, #0
 801189c:	4630      	mov	r0, r6
 801189e:	bd70      	pop	{r4, r5, r6, pc}
 80118a0:	4621      	mov	r1, r4
 80118a2:	4628      	mov	r0, r5
 80118a4:	f000 f834 	bl	8011910 <__sflush_r>
 80118a8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80118aa:	4606      	mov	r6, r0
 80118ac:	b133      	cbz	r3, 80118bc <_fclose_r+0x58>
 80118ae:	69e1      	ldr	r1, [r4, #28]
 80118b0:	4628      	mov	r0, r5
 80118b2:	4798      	blx	r3
 80118b4:	2800      	cmp	r0, #0
 80118b6:	bfb8      	it	lt
 80118b8:	f04f 36ff 	movlt.w	r6, #4294967295
 80118bc:	89a3      	ldrh	r3, [r4, #12]
 80118be:	061a      	lsls	r2, r3, #24
 80118c0:	d503      	bpl.n	80118ca <_fclose_r+0x66>
 80118c2:	6921      	ldr	r1, [r4, #16]
 80118c4:	4628      	mov	r0, r5
 80118c6:	f7fe fd2d 	bl	8010324 <_free_r>
 80118ca:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80118cc:	b141      	cbz	r1, 80118e0 <_fclose_r+0x7c>
 80118ce:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80118d2:	4299      	cmp	r1, r3
 80118d4:	d002      	beq.n	80118dc <_fclose_r+0x78>
 80118d6:	4628      	mov	r0, r5
 80118d8:	f7fe fd24 	bl	8010324 <_free_r>
 80118dc:	2300      	movs	r3, #0
 80118de:	6323      	str	r3, [r4, #48]	@ 0x30
 80118e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80118e2:	b121      	cbz	r1, 80118ee <_fclose_r+0x8a>
 80118e4:	4628      	mov	r0, r5
 80118e6:	f7fe fd1d 	bl	8010324 <_free_r>
 80118ea:	2300      	movs	r3, #0
 80118ec:	6463      	str	r3, [r4, #68]	@ 0x44
 80118ee:	f7fe fa33 	bl	800fd58 <__sfp_lock_acquire>
 80118f2:	2300      	movs	r3, #0
 80118f4:	81a3      	strh	r3, [r4, #12]
 80118f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80118f8:	07db      	lsls	r3, r3, #31
 80118fa:	d402      	bmi.n	8011902 <_fclose_r+0x9e>
 80118fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80118fe:	f7fe fc90 	bl	8010222 <__retarget_lock_release_recursive>
 8011902:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011904:	f7fe fc8b 	bl	801021e <__retarget_lock_close_recursive>
 8011908:	f7fe fa2c 	bl	800fd64 <__sfp_lock_release>
 801190c:	e7c6      	b.n	801189c <_fclose_r+0x38>
	...

08011910 <__sflush_r>:
 8011910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011914:	4605      	mov	r5, r0
 8011916:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 801191a:	0706      	lsls	r6, r0, #28
 801191c:	460c      	mov	r4, r1
 801191e:	d457      	bmi.n	80119d0 <__sflush_r+0xc0>
 8011920:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8011924:	818b      	strh	r3, [r1, #12]
 8011926:	684b      	ldr	r3, [r1, #4]
 8011928:	2b00      	cmp	r3, #0
 801192a:	dc02      	bgt.n	8011932 <__sflush_r+0x22>
 801192c:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 801192e:	2b00      	cmp	r3, #0
 8011930:	dd4c      	ble.n	80119cc <__sflush_r+0xbc>
 8011932:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011934:	2e00      	cmp	r6, #0
 8011936:	d049      	beq.n	80119cc <__sflush_r+0xbc>
 8011938:	2300      	movs	r3, #0
 801193a:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 801193e:	682f      	ldr	r7, [r5, #0]
 8011940:	69e1      	ldr	r1, [r4, #28]
 8011942:	602b      	str	r3, [r5, #0]
 8011944:	d034      	beq.n	80119b0 <__sflush_r+0xa0>
 8011946:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8011948:	89a3      	ldrh	r3, [r4, #12]
 801194a:	0759      	lsls	r1, r3, #29
 801194c:	d505      	bpl.n	801195a <__sflush_r+0x4a>
 801194e:	6863      	ldr	r3, [r4, #4]
 8011950:	1ad2      	subs	r2, r2, r3
 8011952:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8011954:	b10b      	cbz	r3, 801195a <__sflush_r+0x4a>
 8011956:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8011958:	1ad2      	subs	r2, r2, r3
 801195a:	2300      	movs	r3, #0
 801195c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801195e:	69e1      	ldr	r1, [r4, #28]
 8011960:	4628      	mov	r0, r5
 8011962:	47b0      	blx	r6
 8011964:	1c43      	adds	r3, r0, #1
 8011966:	d106      	bne.n	8011976 <__sflush_r+0x66>
 8011968:	682a      	ldr	r2, [r5, #0]
 801196a:	2a1d      	cmp	r2, #29
 801196c:	d848      	bhi.n	8011a00 <__sflush_r+0xf0>
 801196e:	4b2b      	ldr	r3, [pc, #172]	@ (8011a1c <__sflush_r+0x10c>)
 8011970:	4113      	asrs	r3, r2
 8011972:	07de      	lsls	r6, r3, #31
 8011974:	d444      	bmi.n	8011a00 <__sflush_r+0xf0>
 8011976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801197a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801197e:	81a2      	strh	r2, [r4, #12]
 8011980:	2200      	movs	r2, #0
 8011982:	6062      	str	r2, [r4, #4]
 8011984:	04d9      	lsls	r1, r3, #19
 8011986:	6922      	ldr	r2, [r4, #16]
 8011988:	6022      	str	r2, [r4, #0]
 801198a:	d504      	bpl.n	8011996 <__sflush_r+0x86>
 801198c:	1c42      	adds	r2, r0, #1
 801198e:	d101      	bne.n	8011994 <__sflush_r+0x84>
 8011990:	682b      	ldr	r3, [r5, #0]
 8011992:	b903      	cbnz	r3, 8011996 <__sflush_r+0x86>
 8011994:	6520      	str	r0, [r4, #80]	@ 0x50
 8011996:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011998:	602f      	str	r7, [r5, #0]
 801199a:	b1b9      	cbz	r1, 80119cc <__sflush_r+0xbc>
 801199c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80119a0:	4299      	cmp	r1, r3
 80119a2:	d002      	beq.n	80119aa <__sflush_r+0x9a>
 80119a4:	4628      	mov	r0, r5
 80119a6:	f7fe fcbd 	bl	8010324 <_free_r>
 80119aa:	2300      	movs	r3, #0
 80119ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80119ae:	e00d      	b.n	80119cc <__sflush_r+0xbc>
 80119b0:	2301      	movs	r3, #1
 80119b2:	4628      	mov	r0, r5
 80119b4:	47b0      	blx	r6
 80119b6:	4602      	mov	r2, r0
 80119b8:	1c50      	adds	r0, r2, #1
 80119ba:	d1c5      	bne.n	8011948 <__sflush_r+0x38>
 80119bc:	682b      	ldr	r3, [r5, #0]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d0c2      	beq.n	8011948 <__sflush_r+0x38>
 80119c2:	2b1d      	cmp	r3, #29
 80119c4:	d001      	beq.n	80119ca <__sflush_r+0xba>
 80119c6:	2b16      	cmp	r3, #22
 80119c8:	d11a      	bne.n	8011a00 <__sflush_r+0xf0>
 80119ca:	602f      	str	r7, [r5, #0]
 80119cc:	2000      	movs	r0, #0
 80119ce:	e01e      	b.n	8011a0e <__sflush_r+0xfe>
 80119d0:	690f      	ldr	r7, [r1, #16]
 80119d2:	2f00      	cmp	r7, #0
 80119d4:	d0fa      	beq.n	80119cc <__sflush_r+0xbc>
 80119d6:	0783      	lsls	r3, r0, #30
 80119d8:	680e      	ldr	r6, [r1, #0]
 80119da:	bf08      	it	eq
 80119dc:	694b      	ldreq	r3, [r1, #20]
 80119de:	600f      	str	r7, [r1, #0]
 80119e0:	bf18      	it	ne
 80119e2:	2300      	movne	r3, #0
 80119e4:	eba6 0807 	sub.w	r8, r6, r7
 80119e8:	608b      	str	r3, [r1, #8]
 80119ea:	f1b8 0f00 	cmp.w	r8, #0
 80119ee:	dded      	ble.n	80119cc <__sflush_r+0xbc>
 80119f0:	69e1      	ldr	r1, [r4, #28]
 80119f2:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80119f4:	4643      	mov	r3, r8
 80119f6:	463a      	mov	r2, r7
 80119f8:	4628      	mov	r0, r5
 80119fa:	47b0      	blx	r6
 80119fc:	2800      	cmp	r0, #0
 80119fe:	dc08      	bgt.n	8011a12 <__sflush_r+0x102>
 8011a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a08:	81a3      	strh	r3, [r4, #12]
 8011a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8011a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a12:	4407      	add	r7, r0
 8011a14:	eba8 0800 	sub.w	r8, r8, r0
 8011a18:	e7e7      	b.n	80119ea <__sflush_r+0xda>
 8011a1a:	bf00      	nop
 8011a1c:	dfbffffe 	.word	0xdfbffffe

08011a20 <_fflush_r>:
 8011a20:	b538      	push	{r3, r4, r5, lr}
 8011a22:	460c      	mov	r4, r1
 8011a24:	4605      	mov	r5, r0
 8011a26:	b118      	cbz	r0, 8011a30 <_fflush_r+0x10>
 8011a28:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8011a2a:	b90b      	cbnz	r3, 8011a30 <_fflush_r+0x10>
 8011a2c:	f7fe f9a0 	bl	800fd70 <__sinit>
 8011a30:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8011a34:	b1b8      	cbz	r0, 8011a66 <_fflush_r+0x46>
 8011a36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a38:	07db      	lsls	r3, r3, #31
 8011a3a:	d404      	bmi.n	8011a46 <_fflush_r+0x26>
 8011a3c:	0581      	lsls	r1, r0, #22
 8011a3e:	d402      	bmi.n	8011a46 <_fflush_r+0x26>
 8011a40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a42:	f7fe fbed 	bl	8010220 <__retarget_lock_acquire_recursive>
 8011a46:	4628      	mov	r0, r5
 8011a48:	4621      	mov	r1, r4
 8011a4a:	f7ff ff61 	bl	8011910 <__sflush_r>
 8011a4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a50:	07da      	lsls	r2, r3, #31
 8011a52:	4605      	mov	r5, r0
 8011a54:	d405      	bmi.n	8011a62 <_fflush_r+0x42>
 8011a56:	89a3      	ldrh	r3, [r4, #12]
 8011a58:	059b      	lsls	r3, r3, #22
 8011a5a:	d402      	bmi.n	8011a62 <_fflush_r+0x42>
 8011a5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a5e:	f7fe fbe0 	bl	8010222 <__retarget_lock_release_recursive>
 8011a62:	4628      	mov	r0, r5
 8011a64:	bd38      	pop	{r3, r4, r5, pc}
 8011a66:	4605      	mov	r5, r0
 8011a68:	e7fb      	b.n	8011a62 <_fflush_r+0x42>
	...

08011a6c <__sfvwrite_r>:
 8011a6c:	6893      	ldr	r3, [r2, #8]
 8011a6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a72:	4606      	mov	r6, r0
 8011a74:	460c      	mov	r4, r1
 8011a76:	4691      	mov	r9, r2
 8011a78:	b91b      	cbnz	r3, 8011a82 <__sfvwrite_r+0x16>
 8011a7a:	2000      	movs	r0, #0
 8011a7c:	b003      	add	sp, #12
 8011a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a82:	898b      	ldrh	r3, [r1, #12]
 8011a84:	0718      	lsls	r0, r3, #28
 8011a86:	d550      	bpl.n	8011b2a <__sfvwrite_r+0xbe>
 8011a88:	690b      	ldr	r3, [r1, #16]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d04d      	beq.n	8011b2a <__sfvwrite_r+0xbe>
 8011a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a92:	f8d9 8000 	ldr.w	r8, [r9]
 8011a96:	f013 0702 	ands.w	r7, r3, #2
 8011a9a:	d16b      	bne.n	8011b74 <__sfvwrite_r+0x108>
 8011a9c:	f013 0301 	ands.w	r3, r3, #1
 8011aa0:	f000 809c 	beq.w	8011bdc <__sfvwrite_r+0x170>
 8011aa4:	4638      	mov	r0, r7
 8011aa6:	46ba      	mov	sl, r7
 8011aa8:	46bb      	mov	fp, r7
 8011aaa:	f1bb 0f00 	cmp.w	fp, #0
 8011aae:	f000 8103 	beq.w	8011cb8 <__sfvwrite_r+0x24c>
 8011ab2:	b950      	cbnz	r0, 8011aca <__sfvwrite_r+0x5e>
 8011ab4:	465a      	mov	r2, fp
 8011ab6:	210a      	movs	r1, #10
 8011ab8:	4650      	mov	r0, sl
 8011aba:	f7ee fbb9 	bl	8000230 <memchr>
 8011abe:	2800      	cmp	r0, #0
 8011ac0:	f000 8100 	beq.w	8011cc4 <__sfvwrite_r+0x258>
 8011ac4:	3001      	adds	r0, #1
 8011ac6:	eba0 070a 	sub.w	r7, r0, sl
 8011aca:	6820      	ldr	r0, [r4, #0]
 8011acc:	6921      	ldr	r1, [r4, #16]
 8011ace:	68a5      	ldr	r5, [r4, #8]
 8011ad0:	6963      	ldr	r3, [r4, #20]
 8011ad2:	455f      	cmp	r7, fp
 8011ad4:	463a      	mov	r2, r7
 8011ad6:	bf28      	it	cs
 8011ad8:	465a      	movcs	r2, fp
 8011ada:	4288      	cmp	r0, r1
 8011adc:	f240 80f5 	bls.w	8011cca <__sfvwrite_r+0x25e>
 8011ae0:	441d      	add	r5, r3
 8011ae2:	42aa      	cmp	r2, r5
 8011ae4:	f340 80f1 	ble.w	8011cca <__sfvwrite_r+0x25e>
 8011ae8:	4651      	mov	r1, sl
 8011aea:	462a      	mov	r2, r5
 8011aec:	f000 f9c4 	bl	8011e78 <memmove>
 8011af0:	6823      	ldr	r3, [r4, #0]
 8011af2:	442b      	add	r3, r5
 8011af4:	6023      	str	r3, [r4, #0]
 8011af6:	4621      	mov	r1, r4
 8011af8:	4630      	mov	r0, r6
 8011afa:	f7ff ff91 	bl	8011a20 <_fflush_r>
 8011afe:	2800      	cmp	r0, #0
 8011b00:	d167      	bne.n	8011bd2 <__sfvwrite_r+0x166>
 8011b02:	1b7f      	subs	r7, r7, r5
 8011b04:	f040 80f9 	bne.w	8011cfa <__sfvwrite_r+0x28e>
 8011b08:	4621      	mov	r1, r4
 8011b0a:	4630      	mov	r0, r6
 8011b0c:	f7ff ff88 	bl	8011a20 <_fflush_r>
 8011b10:	2800      	cmp	r0, #0
 8011b12:	d15e      	bne.n	8011bd2 <__sfvwrite_r+0x166>
 8011b14:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011b18:	1b5b      	subs	r3, r3, r5
 8011b1a:	44aa      	add	sl, r5
 8011b1c:	ebab 0b05 	sub.w	fp, fp, r5
 8011b20:	f8c9 3008 	str.w	r3, [r9, #8]
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d1c0      	bne.n	8011aaa <__sfvwrite_r+0x3e>
 8011b28:	e7a7      	b.n	8011a7a <__sfvwrite_r+0xe>
 8011b2a:	4621      	mov	r1, r4
 8011b2c:	4630      	mov	r0, r6
 8011b2e:	f000 f94d 	bl	8011dcc <__swsetup_r>
 8011b32:	2800      	cmp	r0, #0
 8011b34:	d0ab      	beq.n	8011a8e <__sfvwrite_r+0x22>
 8011b36:	f04f 30ff 	mov.w	r0, #4294967295
 8011b3a:	e79f      	b.n	8011a7c <__sfvwrite_r+0x10>
 8011b3c:	e9d8 a500 	ldrd	sl, r5, [r8]
 8011b40:	f108 0808 	add.w	r8, r8, #8
 8011b44:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8011b48:	69e1      	ldr	r1, [r4, #28]
 8011b4a:	2d00      	cmp	r5, #0
 8011b4c:	d0f6      	beq.n	8011b3c <__sfvwrite_r+0xd0>
 8011b4e:	42bd      	cmp	r5, r7
 8011b50:	462b      	mov	r3, r5
 8011b52:	4652      	mov	r2, sl
 8011b54:	bf28      	it	cs
 8011b56:	463b      	movcs	r3, r7
 8011b58:	4630      	mov	r0, r6
 8011b5a:	47d8      	blx	fp
 8011b5c:	2800      	cmp	r0, #0
 8011b5e:	dd38      	ble.n	8011bd2 <__sfvwrite_r+0x166>
 8011b60:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011b64:	1a1b      	subs	r3, r3, r0
 8011b66:	4482      	add	sl, r0
 8011b68:	1a2d      	subs	r5, r5, r0
 8011b6a:	f8c9 3008 	str.w	r3, [r9, #8]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d1e8      	bne.n	8011b44 <__sfvwrite_r+0xd8>
 8011b72:	e782      	b.n	8011a7a <__sfvwrite_r+0xe>
 8011b74:	f04f 0a00 	mov.w	sl, #0
 8011b78:	4f61      	ldr	r7, [pc, #388]	@ (8011d00 <__sfvwrite_r+0x294>)
 8011b7a:	4655      	mov	r5, sl
 8011b7c:	e7e2      	b.n	8011b44 <__sfvwrite_r+0xd8>
 8011b7e:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8011b82:	f108 0808 	add.w	r8, r8, #8
 8011b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b8a:	6820      	ldr	r0, [r4, #0]
 8011b8c:	68a2      	ldr	r2, [r4, #8]
 8011b8e:	f1ba 0f00 	cmp.w	sl, #0
 8011b92:	d0f4      	beq.n	8011b7e <__sfvwrite_r+0x112>
 8011b94:	0599      	lsls	r1, r3, #22
 8011b96:	d563      	bpl.n	8011c60 <__sfvwrite_r+0x1f4>
 8011b98:	4552      	cmp	r2, sl
 8011b9a:	d836      	bhi.n	8011c0a <__sfvwrite_r+0x19e>
 8011b9c:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8011ba0:	d033      	beq.n	8011c0a <__sfvwrite_r+0x19e>
 8011ba2:	6921      	ldr	r1, [r4, #16]
 8011ba4:	6965      	ldr	r5, [r4, #20]
 8011ba6:	eba0 0b01 	sub.w	fp, r0, r1
 8011baa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011bae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011bb2:	f10b 0201 	add.w	r2, fp, #1
 8011bb6:	106d      	asrs	r5, r5, #1
 8011bb8:	4452      	add	r2, sl
 8011bba:	4295      	cmp	r5, r2
 8011bbc:	bf38      	it	cc
 8011bbe:	4615      	movcc	r5, r2
 8011bc0:	055b      	lsls	r3, r3, #21
 8011bc2:	d53d      	bpl.n	8011c40 <__sfvwrite_r+0x1d4>
 8011bc4:	4629      	mov	r1, r5
 8011bc6:	4630      	mov	r0, r6
 8011bc8:	f7fd fe00 	bl	800f7cc <_malloc_r>
 8011bcc:	b948      	cbnz	r0, 8011be2 <__sfvwrite_r+0x176>
 8011bce:	230c      	movs	r3, #12
 8011bd0:	6033      	str	r3, [r6, #0]
 8011bd2:	89a3      	ldrh	r3, [r4, #12]
 8011bd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011bd8:	81a3      	strh	r3, [r4, #12]
 8011bda:	e7ac      	b.n	8011b36 <__sfvwrite_r+0xca>
 8011bdc:	461f      	mov	r7, r3
 8011bde:	469a      	mov	sl, r3
 8011be0:	e7d1      	b.n	8011b86 <__sfvwrite_r+0x11a>
 8011be2:	465a      	mov	r2, fp
 8011be4:	6921      	ldr	r1, [r4, #16]
 8011be6:	9001      	str	r0, [sp, #4]
 8011be8:	f7fe fb28 	bl	801023c <memcpy>
 8011bec:	89a2      	ldrh	r2, [r4, #12]
 8011bee:	9b01      	ldr	r3, [sp, #4]
 8011bf0:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8011bf4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8011bf8:	81a2      	strh	r2, [r4, #12]
 8011bfa:	6123      	str	r3, [r4, #16]
 8011bfc:	6165      	str	r5, [r4, #20]
 8011bfe:	445b      	add	r3, fp
 8011c00:	eba5 050b 	sub.w	r5, r5, fp
 8011c04:	6023      	str	r3, [r4, #0]
 8011c06:	4652      	mov	r2, sl
 8011c08:	60a5      	str	r5, [r4, #8]
 8011c0a:	4552      	cmp	r2, sl
 8011c0c:	bf28      	it	cs
 8011c0e:	4652      	movcs	r2, sl
 8011c10:	6820      	ldr	r0, [r4, #0]
 8011c12:	9201      	str	r2, [sp, #4]
 8011c14:	4639      	mov	r1, r7
 8011c16:	f000 f92f 	bl	8011e78 <memmove>
 8011c1a:	68a3      	ldr	r3, [r4, #8]
 8011c1c:	9a01      	ldr	r2, [sp, #4]
 8011c1e:	1a9b      	subs	r3, r3, r2
 8011c20:	60a3      	str	r3, [r4, #8]
 8011c22:	6823      	ldr	r3, [r4, #0]
 8011c24:	4413      	add	r3, r2
 8011c26:	4655      	mov	r5, sl
 8011c28:	6023      	str	r3, [r4, #0]
 8011c2a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011c2e:	1b5b      	subs	r3, r3, r5
 8011c30:	442f      	add	r7, r5
 8011c32:	ebaa 0a05 	sub.w	sl, sl, r5
 8011c36:	f8c9 3008 	str.w	r3, [r9, #8]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d1a3      	bne.n	8011b86 <__sfvwrite_r+0x11a>
 8011c3e:	e71c      	b.n	8011a7a <__sfvwrite_r+0xe>
 8011c40:	462a      	mov	r2, r5
 8011c42:	4630      	mov	r0, r6
 8011c44:	f001 fb76 	bl	8013334 <_realloc_r>
 8011c48:	4603      	mov	r3, r0
 8011c4a:	2800      	cmp	r0, #0
 8011c4c:	d1d5      	bne.n	8011bfa <__sfvwrite_r+0x18e>
 8011c4e:	6921      	ldr	r1, [r4, #16]
 8011c50:	4630      	mov	r0, r6
 8011c52:	f7fe fb67 	bl	8010324 <_free_r>
 8011c56:	89a3      	ldrh	r3, [r4, #12]
 8011c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011c5c:	81a3      	strh	r3, [r4, #12]
 8011c5e:	e7b6      	b.n	8011bce <__sfvwrite_r+0x162>
 8011c60:	6923      	ldr	r3, [r4, #16]
 8011c62:	4283      	cmp	r3, r0
 8011c64:	d302      	bcc.n	8011c6c <__sfvwrite_r+0x200>
 8011c66:	6961      	ldr	r1, [r4, #20]
 8011c68:	4551      	cmp	r1, sl
 8011c6a:	d915      	bls.n	8011c98 <__sfvwrite_r+0x22c>
 8011c6c:	4552      	cmp	r2, sl
 8011c6e:	bf28      	it	cs
 8011c70:	4652      	movcs	r2, sl
 8011c72:	4639      	mov	r1, r7
 8011c74:	4615      	mov	r5, r2
 8011c76:	f000 f8ff 	bl	8011e78 <memmove>
 8011c7a:	68a3      	ldr	r3, [r4, #8]
 8011c7c:	6822      	ldr	r2, [r4, #0]
 8011c7e:	1b5b      	subs	r3, r3, r5
 8011c80:	442a      	add	r2, r5
 8011c82:	60a3      	str	r3, [r4, #8]
 8011c84:	6022      	str	r2, [r4, #0]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d1cf      	bne.n	8011c2a <__sfvwrite_r+0x1be>
 8011c8a:	4621      	mov	r1, r4
 8011c8c:	4630      	mov	r0, r6
 8011c8e:	f7ff fec7 	bl	8011a20 <_fflush_r>
 8011c92:	2800      	cmp	r0, #0
 8011c94:	d0c9      	beq.n	8011c2a <__sfvwrite_r+0x1be>
 8011c96:	e79c      	b.n	8011bd2 <__sfvwrite_r+0x166>
 8011c98:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011c9c:	4553      	cmp	r3, sl
 8011c9e:	bf28      	it	cs
 8011ca0:	4653      	movcs	r3, sl
 8011ca2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8011ca4:	fb93 f3f1 	sdiv	r3, r3, r1
 8011ca8:	463a      	mov	r2, r7
 8011caa:	434b      	muls	r3, r1
 8011cac:	4630      	mov	r0, r6
 8011cae:	69e1      	ldr	r1, [r4, #28]
 8011cb0:	47a8      	blx	r5
 8011cb2:	1e05      	subs	r5, r0, #0
 8011cb4:	dcb9      	bgt.n	8011c2a <__sfvwrite_r+0x1be>
 8011cb6:	e78c      	b.n	8011bd2 <__sfvwrite_r+0x166>
 8011cb8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8011cbc:	2000      	movs	r0, #0
 8011cbe:	f108 0808 	add.w	r8, r8, #8
 8011cc2:	e6f2      	b.n	8011aaa <__sfvwrite_r+0x3e>
 8011cc4:	f10b 0701 	add.w	r7, fp, #1
 8011cc8:	e6ff      	b.n	8011aca <__sfvwrite_r+0x5e>
 8011cca:	4293      	cmp	r3, r2
 8011ccc:	dc08      	bgt.n	8011ce0 <__sfvwrite_r+0x274>
 8011cce:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8011cd0:	69e1      	ldr	r1, [r4, #28]
 8011cd2:	4652      	mov	r2, sl
 8011cd4:	4630      	mov	r0, r6
 8011cd6:	47a8      	blx	r5
 8011cd8:	1e05      	subs	r5, r0, #0
 8011cda:	f73f af12 	bgt.w	8011b02 <__sfvwrite_r+0x96>
 8011cde:	e778      	b.n	8011bd2 <__sfvwrite_r+0x166>
 8011ce0:	4651      	mov	r1, sl
 8011ce2:	9201      	str	r2, [sp, #4]
 8011ce4:	f000 f8c8 	bl	8011e78 <memmove>
 8011ce8:	9a01      	ldr	r2, [sp, #4]
 8011cea:	68a3      	ldr	r3, [r4, #8]
 8011cec:	1a9b      	subs	r3, r3, r2
 8011cee:	60a3      	str	r3, [r4, #8]
 8011cf0:	6823      	ldr	r3, [r4, #0]
 8011cf2:	4413      	add	r3, r2
 8011cf4:	6023      	str	r3, [r4, #0]
 8011cf6:	4615      	mov	r5, r2
 8011cf8:	e703      	b.n	8011b02 <__sfvwrite_r+0x96>
 8011cfa:	2001      	movs	r0, #1
 8011cfc:	e70a      	b.n	8011b14 <__sfvwrite_r+0xa8>
 8011cfe:	bf00      	nop
 8011d00:	7ffffc00 	.word	0x7ffffc00

08011d04 <__swhatbuf_r>:
 8011d04:	b570      	push	{r4, r5, r6, lr}
 8011d06:	460c      	mov	r4, r1
 8011d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d0c:	2900      	cmp	r1, #0
 8011d0e:	b096      	sub	sp, #88	@ 0x58
 8011d10:	4615      	mov	r5, r2
 8011d12:	461e      	mov	r6, r3
 8011d14:	da07      	bge.n	8011d26 <__swhatbuf_r+0x22>
 8011d16:	89a1      	ldrh	r1, [r4, #12]
 8011d18:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8011d1c:	d117      	bne.n	8011d4e <__swhatbuf_r+0x4a>
 8011d1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d22:	4608      	mov	r0, r1
 8011d24:	e00f      	b.n	8011d46 <__swhatbuf_r+0x42>
 8011d26:	466a      	mov	r2, sp
 8011d28:	f000 f8de 	bl	8011ee8 <_fstat_r>
 8011d2c:	2800      	cmp	r0, #0
 8011d2e:	dbf2      	blt.n	8011d16 <__swhatbuf_r+0x12>
 8011d30:	9901      	ldr	r1, [sp, #4]
 8011d32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011d36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011d3a:	4259      	negs	r1, r3
 8011d3c:	4159      	adcs	r1, r3
 8011d3e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8011d42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d46:	6031      	str	r1, [r6, #0]
 8011d48:	602b      	str	r3, [r5, #0]
 8011d4a:	b016      	add	sp, #88	@ 0x58
 8011d4c:	bd70      	pop	{r4, r5, r6, pc}
 8011d4e:	2100      	movs	r1, #0
 8011d50:	2340      	movs	r3, #64	@ 0x40
 8011d52:	e7e6      	b.n	8011d22 <__swhatbuf_r+0x1e>

08011d54 <__smakebuf_r>:
 8011d54:	898b      	ldrh	r3, [r1, #12]
 8011d56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d58:	079d      	lsls	r5, r3, #30
 8011d5a:	4606      	mov	r6, r0
 8011d5c:	460c      	mov	r4, r1
 8011d5e:	d507      	bpl.n	8011d70 <__smakebuf_r+0x1c>
 8011d60:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8011d64:	6023      	str	r3, [r4, #0]
 8011d66:	6123      	str	r3, [r4, #16]
 8011d68:	2301      	movs	r3, #1
 8011d6a:	6163      	str	r3, [r4, #20]
 8011d6c:	b003      	add	sp, #12
 8011d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d70:	ab01      	add	r3, sp, #4
 8011d72:	466a      	mov	r2, sp
 8011d74:	f7ff ffc6 	bl	8011d04 <__swhatbuf_r>
 8011d78:	9f00      	ldr	r7, [sp, #0]
 8011d7a:	4605      	mov	r5, r0
 8011d7c:	4639      	mov	r1, r7
 8011d7e:	4630      	mov	r0, r6
 8011d80:	f7fd fd24 	bl	800f7cc <_malloc_r>
 8011d84:	b948      	cbnz	r0, 8011d9a <__smakebuf_r+0x46>
 8011d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d8a:	059a      	lsls	r2, r3, #22
 8011d8c:	d4ee      	bmi.n	8011d6c <__smakebuf_r+0x18>
 8011d8e:	f023 0303 	bic.w	r3, r3, #3
 8011d92:	f043 0302 	orr.w	r3, r3, #2
 8011d96:	81a3      	strh	r3, [r4, #12]
 8011d98:	e7e2      	b.n	8011d60 <__smakebuf_r+0xc>
 8011d9a:	89a3      	ldrh	r3, [r4, #12]
 8011d9c:	6020      	str	r0, [r4, #0]
 8011d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011da2:	81a3      	strh	r3, [r4, #12]
 8011da4:	9b01      	ldr	r3, [sp, #4]
 8011da6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011daa:	b15b      	cbz	r3, 8011dc4 <__smakebuf_r+0x70>
 8011dac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011db0:	4630      	mov	r0, r6
 8011db2:	f000 f8ab 	bl	8011f0c <_isatty_r>
 8011db6:	b128      	cbz	r0, 8011dc4 <__smakebuf_r+0x70>
 8011db8:	89a3      	ldrh	r3, [r4, #12]
 8011dba:	f023 0303 	bic.w	r3, r3, #3
 8011dbe:	f043 0301 	orr.w	r3, r3, #1
 8011dc2:	81a3      	strh	r3, [r4, #12]
 8011dc4:	89a3      	ldrh	r3, [r4, #12]
 8011dc6:	431d      	orrs	r5, r3
 8011dc8:	81a5      	strh	r5, [r4, #12]
 8011dca:	e7cf      	b.n	8011d6c <__smakebuf_r+0x18>

08011dcc <__swsetup_r>:
 8011dcc:	b538      	push	{r3, r4, r5, lr}
 8011dce:	4b29      	ldr	r3, [pc, #164]	@ (8011e74 <__swsetup_r+0xa8>)
 8011dd0:	4605      	mov	r5, r0
 8011dd2:	6818      	ldr	r0, [r3, #0]
 8011dd4:	460c      	mov	r4, r1
 8011dd6:	b118      	cbz	r0, 8011de0 <__swsetup_r+0x14>
 8011dd8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8011dda:	b90b      	cbnz	r3, 8011de0 <__swsetup_r+0x14>
 8011ddc:	f7fd ffc8 	bl	800fd70 <__sinit>
 8011de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011de4:	0719      	lsls	r1, r3, #28
 8011de6:	d422      	bmi.n	8011e2e <__swsetup_r+0x62>
 8011de8:	06da      	lsls	r2, r3, #27
 8011dea:	d407      	bmi.n	8011dfc <__swsetup_r+0x30>
 8011dec:	2209      	movs	r2, #9
 8011dee:	602a      	str	r2, [r5, #0]
 8011df0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011df4:	81a3      	strh	r3, [r4, #12]
 8011df6:	f04f 30ff 	mov.w	r0, #4294967295
 8011dfa:	e033      	b.n	8011e64 <__swsetup_r+0x98>
 8011dfc:	0758      	lsls	r0, r3, #29
 8011dfe:	d512      	bpl.n	8011e26 <__swsetup_r+0x5a>
 8011e00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011e02:	b141      	cbz	r1, 8011e16 <__swsetup_r+0x4a>
 8011e04:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8011e08:	4299      	cmp	r1, r3
 8011e0a:	d002      	beq.n	8011e12 <__swsetup_r+0x46>
 8011e0c:	4628      	mov	r0, r5
 8011e0e:	f7fe fa89 	bl	8010324 <_free_r>
 8011e12:	2300      	movs	r3, #0
 8011e14:	6323      	str	r3, [r4, #48]	@ 0x30
 8011e16:	89a3      	ldrh	r3, [r4, #12]
 8011e18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011e1c:	81a3      	strh	r3, [r4, #12]
 8011e1e:	2300      	movs	r3, #0
 8011e20:	6063      	str	r3, [r4, #4]
 8011e22:	6923      	ldr	r3, [r4, #16]
 8011e24:	6023      	str	r3, [r4, #0]
 8011e26:	89a3      	ldrh	r3, [r4, #12]
 8011e28:	f043 0308 	orr.w	r3, r3, #8
 8011e2c:	81a3      	strh	r3, [r4, #12]
 8011e2e:	6923      	ldr	r3, [r4, #16]
 8011e30:	b94b      	cbnz	r3, 8011e46 <__swsetup_r+0x7a>
 8011e32:	89a3      	ldrh	r3, [r4, #12]
 8011e34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011e3c:	d003      	beq.n	8011e46 <__swsetup_r+0x7a>
 8011e3e:	4621      	mov	r1, r4
 8011e40:	4628      	mov	r0, r5
 8011e42:	f7ff ff87 	bl	8011d54 <__smakebuf_r>
 8011e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e4a:	f013 0201 	ands.w	r2, r3, #1
 8011e4e:	d00a      	beq.n	8011e66 <__swsetup_r+0x9a>
 8011e50:	2200      	movs	r2, #0
 8011e52:	60a2      	str	r2, [r4, #8]
 8011e54:	6962      	ldr	r2, [r4, #20]
 8011e56:	4252      	negs	r2, r2
 8011e58:	61a2      	str	r2, [r4, #24]
 8011e5a:	6922      	ldr	r2, [r4, #16]
 8011e5c:	b942      	cbnz	r2, 8011e70 <__swsetup_r+0xa4>
 8011e5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011e62:	d1c5      	bne.n	8011df0 <__swsetup_r+0x24>
 8011e64:	bd38      	pop	{r3, r4, r5, pc}
 8011e66:	0799      	lsls	r1, r3, #30
 8011e68:	bf58      	it	pl
 8011e6a:	6962      	ldrpl	r2, [r4, #20]
 8011e6c:	60a2      	str	r2, [r4, #8]
 8011e6e:	e7f4      	b.n	8011e5a <__swsetup_r+0x8e>
 8011e70:	2000      	movs	r0, #0
 8011e72:	e7f7      	b.n	8011e64 <__swsetup_r+0x98>
 8011e74:	20000434 	.word	0x20000434

08011e78 <memmove>:
 8011e78:	4288      	cmp	r0, r1
 8011e7a:	b510      	push	{r4, lr}
 8011e7c:	eb01 0402 	add.w	r4, r1, r2
 8011e80:	d902      	bls.n	8011e88 <memmove+0x10>
 8011e82:	4284      	cmp	r4, r0
 8011e84:	4623      	mov	r3, r4
 8011e86:	d807      	bhi.n	8011e98 <memmove+0x20>
 8011e88:	1e43      	subs	r3, r0, #1
 8011e8a:	42a1      	cmp	r1, r4
 8011e8c:	d008      	beq.n	8011ea0 <memmove+0x28>
 8011e8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011e96:	e7f8      	b.n	8011e8a <memmove+0x12>
 8011e98:	4402      	add	r2, r0
 8011e9a:	4601      	mov	r1, r0
 8011e9c:	428a      	cmp	r2, r1
 8011e9e:	d100      	bne.n	8011ea2 <memmove+0x2a>
 8011ea0:	bd10      	pop	{r4, pc}
 8011ea2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ea6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011eaa:	e7f7      	b.n	8011e9c <memmove+0x24>

08011eac <strncpy>:
 8011eac:	b510      	push	{r4, lr}
 8011eae:	3901      	subs	r1, #1
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	b132      	cbz	r2, 8011ec2 <strncpy+0x16>
 8011eb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011eb8:	f803 4b01 	strb.w	r4, [r3], #1
 8011ebc:	3a01      	subs	r2, #1
 8011ebe:	2c00      	cmp	r4, #0
 8011ec0:	d1f7      	bne.n	8011eb2 <strncpy+0x6>
 8011ec2:	441a      	add	r2, r3
 8011ec4:	2100      	movs	r1, #0
 8011ec6:	4293      	cmp	r3, r2
 8011ec8:	d100      	bne.n	8011ecc <strncpy+0x20>
 8011eca:	bd10      	pop	{r4, pc}
 8011ecc:	f803 1b01 	strb.w	r1, [r3], #1
 8011ed0:	e7f9      	b.n	8011ec6 <strncpy+0x1a>
	...

08011ed4 <__locale_mb_cur_max>:
 8011ed4:	4b01      	ldr	r3, [pc, #4]	@ (8011edc <__locale_mb_cur_max+0x8>)
 8011ed6:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8011eda:	4770      	bx	lr
 8011edc:	2000055c 	.word	0x2000055c

08011ee0 <_localeconv_r>:
 8011ee0:	4800      	ldr	r0, [pc, #0]	@ (8011ee4 <_localeconv_r+0x4>)
 8011ee2:	4770      	bx	lr
 8011ee4:	2000064c 	.word	0x2000064c

08011ee8 <_fstat_r>:
 8011ee8:	b538      	push	{r3, r4, r5, lr}
 8011eea:	4d07      	ldr	r5, [pc, #28]	@ (8011f08 <_fstat_r+0x20>)
 8011eec:	2300      	movs	r3, #0
 8011eee:	4604      	mov	r4, r0
 8011ef0:	4608      	mov	r0, r1
 8011ef2:	4611      	mov	r1, r2
 8011ef4:	602b      	str	r3, [r5, #0]
 8011ef6:	f7f0 fe7d 	bl	8002bf4 <_fstat>
 8011efa:	1c43      	adds	r3, r0, #1
 8011efc:	d102      	bne.n	8011f04 <_fstat_r+0x1c>
 8011efe:	682b      	ldr	r3, [r5, #0]
 8011f00:	b103      	cbz	r3, 8011f04 <_fstat_r+0x1c>
 8011f02:	6023      	str	r3, [r4, #0]
 8011f04:	bd38      	pop	{r3, r4, r5, pc}
 8011f06:	bf00      	nop
 8011f08:	20003248 	.word	0x20003248

08011f0c <_isatty_r>:
 8011f0c:	b538      	push	{r3, r4, r5, lr}
 8011f0e:	4d06      	ldr	r5, [pc, #24]	@ (8011f28 <_isatty_r+0x1c>)
 8011f10:	2300      	movs	r3, #0
 8011f12:	4604      	mov	r4, r0
 8011f14:	4608      	mov	r0, r1
 8011f16:	602b      	str	r3, [r5, #0]
 8011f18:	f7f0 fe7c 	bl	8002c14 <_isatty>
 8011f1c:	1c43      	adds	r3, r0, #1
 8011f1e:	d102      	bne.n	8011f26 <_isatty_r+0x1a>
 8011f20:	682b      	ldr	r3, [r5, #0]
 8011f22:	b103      	cbz	r3, 8011f26 <_isatty_r+0x1a>
 8011f24:	6023      	str	r3, [r4, #0]
 8011f26:	bd38      	pop	{r3, r4, r5, pc}
 8011f28:	20003248 	.word	0x20003248

08011f2c <__libc_fini_array>:
 8011f2c:	b538      	push	{r3, r4, r5, lr}
 8011f2e:	4d07      	ldr	r5, [pc, #28]	@ (8011f4c <__libc_fini_array+0x20>)
 8011f30:	4c07      	ldr	r4, [pc, #28]	@ (8011f50 <__libc_fini_array+0x24>)
 8011f32:	1b64      	subs	r4, r4, r5
 8011f34:	10a4      	asrs	r4, r4, #2
 8011f36:	b91c      	cbnz	r4, 8011f40 <__libc_fini_array+0x14>
 8011f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f3c:	f003 bafe 	b.w	801553c <_fini>
 8011f40:	3c01      	subs	r4, #1
 8011f42:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8011f46:	4798      	blx	r3
 8011f48:	e7f5      	b.n	8011f36 <__libc_fini_array+0xa>
 8011f4a:	bf00      	nop
 8011f4c:	08015c10 	.word	0x08015c10
 8011f50:	08015c14 	.word	0x08015c14

08011f54 <frexp>:
 8011f54:	b570      	push	{r4, r5, r6, lr}
 8011f56:	2100      	movs	r1, #0
 8011f58:	ec55 4b10 	vmov	r4, r5, d0
 8011f5c:	6001      	str	r1, [r0, #0]
 8011f5e:	4915      	ldr	r1, [pc, #84]	@ (8011fb4 <frexp+0x60>)
 8011f60:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8011f64:	428a      	cmp	r2, r1
 8011f66:	4606      	mov	r6, r0
 8011f68:	462b      	mov	r3, r5
 8011f6a:	d820      	bhi.n	8011fae <frexp+0x5a>
 8011f6c:	4621      	mov	r1, r4
 8011f6e:	4311      	orrs	r1, r2
 8011f70:	d01d      	beq.n	8011fae <frexp+0x5a>
 8011f72:	4911      	ldr	r1, [pc, #68]	@ (8011fb8 <frexp+0x64>)
 8011f74:	4029      	ands	r1, r5
 8011f76:	b961      	cbnz	r1, 8011f92 <frexp+0x3e>
 8011f78:	4b10      	ldr	r3, [pc, #64]	@ (8011fbc <frexp+0x68>)
 8011f7a:	2200      	movs	r2, #0
 8011f7c:	4620      	mov	r0, r4
 8011f7e:	4629      	mov	r1, r5
 8011f80:	f7ee fb62 	bl	8000648 <__aeabi_dmul>
 8011f84:	460b      	mov	r3, r1
 8011f86:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8011f8a:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8011f8e:	4604      	mov	r4, r0
 8011f90:	6031      	str	r1, [r6, #0]
 8011f92:	6831      	ldr	r1, [r6, #0]
 8011f94:	1512      	asrs	r2, r2, #20
 8011f96:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011f9a:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 8011f9e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011fa2:	4411      	add	r1, r2
 8011fa4:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8011fa8:	6031      	str	r1, [r6, #0]
 8011faa:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 8011fae:	ec45 4b10 	vmov	d0, r4, r5
 8011fb2:	bd70      	pop	{r4, r5, r6, pc}
 8011fb4:	7fefffff 	.word	0x7fefffff
 8011fb8:	7ff00000 	.word	0x7ff00000
 8011fbc:	43500000 	.word	0x43500000

08011fc0 <__register_exitproc>:
 8011fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011fc4:	f8df a074 	ldr.w	sl, [pc, #116]	@ 801203c <__register_exitproc+0x7c>
 8011fc8:	4606      	mov	r6, r0
 8011fca:	f8da 0000 	ldr.w	r0, [sl]
 8011fce:	4698      	mov	r8, r3
 8011fd0:	460f      	mov	r7, r1
 8011fd2:	4691      	mov	r9, r2
 8011fd4:	f7fe f924 	bl	8010220 <__retarget_lock_acquire_recursive>
 8011fd8:	4b16      	ldr	r3, [pc, #88]	@ (8012034 <__register_exitproc+0x74>)
 8011fda:	681c      	ldr	r4, [r3, #0]
 8011fdc:	b90c      	cbnz	r4, 8011fe2 <__register_exitproc+0x22>
 8011fde:	4c16      	ldr	r4, [pc, #88]	@ (8012038 <__register_exitproc+0x78>)
 8011fe0:	601c      	str	r4, [r3, #0]
 8011fe2:	6865      	ldr	r5, [r4, #4]
 8011fe4:	f8da 0000 	ldr.w	r0, [sl]
 8011fe8:	2d1f      	cmp	r5, #31
 8011fea:	dd05      	ble.n	8011ff8 <__register_exitproc+0x38>
 8011fec:	f7fe f919 	bl	8010222 <__retarget_lock_release_recursive>
 8011ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8011ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ff8:	b19e      	cbz	r6, 8012022 <__register_exitproc+0x62>
 8011ffa:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8011ffe:	2201      	movs	r2, #1
 8012000:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8012004:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8012008:	40aa      	lsls	r2, r5
 801200a:	4313      	orrs	r3, r2
 801200c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8012010:	2e02      	cmp	r6, #2
 8012012:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8012016:	bf02      	ittt	eq
 8012018:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 801201c:	4313      	orreq	r3, r2
 801201e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8012022:	1c6b      	adds	r3, r5, #1
 8012024:	3502      	adds	r5, #2
 8012026:	6063      	str	r3, [r4, #4]
 8012028:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 801202c:	f7fe f8f9 	bl	8010222 <__retarget_lock_release_recursive>
 8012030:	2000      	movs	r0, #0
 8012032:	e7df      	b.n	8011ff4 <__register_exitproc+0x34>
 8012034:	20003250 	.word	0x20003250
 8012038:	20003254 	.word	0x20003254
 801203c:	20000558 	.word	0x20000558

08012040 <quorem>:
 8012040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012044:	6903      	ldr	r3, [r0, #16]
 8012046:	690c      	ldr	r4, [r1, #16]
 8012048:	42a3      	cmp	r3, r4
 801204a:	4607      	mov	r7, r0
 801204c:	db7e      	blt.n	801214c <quorem+0x10c>
 801204e:	3c01      	subs	r4, #1
 8012050:	f101 0814 	add.w	r8, r1, #20
 8012054:	00a3      	lsls	r3, r4, #2
 8012056:	f100 0514 	add.w	r5, r0, #20
 801205a:	9300      	str	r3, [sp, #0]
 801205c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012060:	9301      	str	r3, [sp, #4]
 8012062:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012066:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801206a:	3301      	adds	r3, #1
 801206c:	429a      	cmp	r2, r3
 801206e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012072:	fbb2 f6f3 	udiv	r6, r2, r3
 8012076:	d32e      	bcc.n	80120d6 <quorem+0x96>
 8012078:	f04f 0a00 	mov.w	sl, #0
 801207c:	46c4      	mov	ip, r8
 801207e:	46ae      	mov	lr, r5
 8012080:	46d3      	mov	fp, sl
 8012082:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012086:	b298      	uxth	r0, r3
 8012088:	fb06 a000 	mla	r0, r6, r0, sl
 801208c:	0c02      	lsrs	r2, r0, #16
 801208e:	0c1b      	lsrs	r3, r3, #16
 8012090:	fb06 2303 	mla	r3, r6, r3, r2
 8012094:	f8de 2000 	ldr.w	r2, [lr]
 8012098:	b280      	uxth	r0, r0
 801209a:	b292      	uxth	r2, r2
 801209c:	1a12      	subs	r2, r2, r0
 801209e:	445a      	add	r2, fp
 80120a0:	f8de 0000 	ldr.w	r0, [lr]
 80120a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80120a8:	b29b      	uxth	r3, r3
 80120aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80120ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80120b2:	b292      	uxth	r2, r2
 80120b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80120b8:	45e1      	cmp	r9, ip
 80120ba:	f84e 2b04 	str.w	r2, [lr], #4
 80120be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80120c2:	d2de      	bcs.n	8012082 <quorem+0x42>
 80120c4:	9b00      	ldr	r3, [sp, #0]
 80120c6:	58eb      	ldr	r3, [r5, r3]
 80120c8:	b92b      	cbnz	r3, 80120d6 <quorem+0x96>
 80120ca:	9b01      	ldr	r3, [sp, #4]
 80120cc:	3b04      	subs	r3, #4
 80120ce:	429d      	cmp	r5, r3
 80120d0:	461a      	mov	r2, r3
 80120d2:	d32f      	bcc.n	8012134 <quorem+0xf4>
 80120d4:	613c      	str	r4, [r7, #16]
 80120d6:	4638      	mov	r0, r7
 80120d8:	f001 f824 	bl	8013124 <__mcmp>
 80120dc:	2800      	cmp	r0, #0
 80120de:	db25      	blt.n	801212c <quorem+0xec>
 80120e0:	4629      	mov	r1, r5
 80120e2:	2000      	movs	r0, #0
 80120e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80120e8:	f8d1 c000 	ldr.w	ip, [r1]
 80120ec:	fa1f fe82 	uxth.w	lr, r2
 80120f0:	fa1f f38c 	uxth.w	r3, ip
 80120f4:	eba3 030e 	sub.w	r3, r3, lr
 80120f8:	4403      	add	r3, r0
 80120fa:	0c12      	lsrs	r2, r2, #16
 80120fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012100:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012104:	b29b      	uxth	r3, r3
 8012106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801210a:	45c1      	cmp	r9, r8
 801210c:	f841 3b04 	str.w	r3, [r1], #4
 8012110:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012114:	d2e6      	bcs.n	80120e4 <quorem+0xa4>
 8012116:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801211a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801211e:	b922      	cbnz	r2, 801212a <quorem+0xea>
 8012120:	3b04      	subs	r3, #4
 8012122:	429d      	cmp	r5, r3
 8012124:	461a      	mov	r2, r3
 8012126:	d30b      	bcc.n	8012140 <quorem+0x100>
 8012128:	613c      	str	r4, [r7, #16]
 801212a:	3601      	adds	r6, #1
 801212c:	4630      	mov	r0, r6
 801212e:	b003      	add	sp, #12
 8012130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012134:	6812      	ldr	r2, [r2, #0]
 8012136:	3b04      	subs	r3, #4
 8012138:	2a00      	cmp	r2, #0
 801213a:	d1cb      	bne.n	80120d4 <quorem+0x94>
 801213c:	3c01      	subs	r4, #1
 801213e:	e7c6      	b.n	80120ce <quorem+0x8e>
 8012140:	6812      	ldr	r2, [r2, #0]
 8012142:	3b04      	subs	r3, #4
 8012144:	2a00      	cmp	r2, #0
 8012146:	d1ef      	bne.n	8012128 <quorem+0xe8>
 8012148:	3c01      	subs	r4, #1
 801214a:	e7ea      	b.n	8012122 <quorem+0xe2>
 801214c:	2000      	movs	r0, #0
 801214e:	e7ee      	b.n	801212e <quorem+0xee>

08012150 <_dtoa_r>:
 8012150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012154:	b099      	sub	sp, #100	@ 0x64
 8012156:	ed8d 0b02 	vstr	d0, [sp, #8]
 801215a:	9109      	str	r1, [sp, #36]	@ 0x24
 801215c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 801215e:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012160:	920e      	str	r2, [sp, #56]	@ 0x38
 8012162:	ec55 4b10 	vmov	r4, r5, d0
 8012166:	4683      	mov	fp, r0
 8012168:	9313      	str	r3, [sp, #76]	@ 0x4c
 801216a:	b149      	cbz	r1, 8012180 <_dtoa_r+0x30>
 801216c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801216e:	604a      	str	r2, [r1, #4]
 8012170:	2301      	movs	r3, #1
 8012172:	4093      	lsls	r3, r2
 8012174:	608b      	str	r3, [r1, #8]
 8012176:	f000 fdce 	bl	8012d16 <_Bfree>
 801217a:	2300      	movs	r3, #0
 801217c:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8012180:	1e2b      	subs	r3, r5, #0
 8012182:	bfb9      	ittee	lt
 8012184:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012188:	9303      	strlt	r3, [sp, #12]
 801218a:	2300      	movge	r3, #0
 801218c:	6033      	strge	r3, [r6, #0]
 801218e:	9f03      	ldr	r7, [sp, #12]
 8012190:	4b97      	ldr	r3, [pc, #604]	@ (80123f0 <_dtoa_r+0x2a0>)
 8012192:	bfbc      	itt	lt
 8012194:	2201      	movlt	r2, #1
 8012196:	6032      	strlt	r2, [r6, #0]
 8012198:	43bb      	bics	r3, r7
 801219a:	d114      	bne.n	80121c6 <_dtoa_r+0x76>
 801219c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801219e:	f242 730f 	movw	r3, #9999	@ 0x270f
 80121a2:	6013      	str	r3, [r2, #0]
 80121a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80121a8:	4323      	orrs	r3, r4
 80121aa:	f000 854c 	beq.w	8012c46 <_dtoa_r+0xaf6>
 80121ae:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80121b0:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8012408 <_dtoa_r+0x2b8>
 80121b4:	b11b      	cbz	r3, 80121be <_dtoa_r+0x6e>
 80121b6:	f10a 0303 	add.w	r3, sl, #3
 80121ba:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80121bc:	6013      	str	r3, [r2, #0]
 80121be:	4650      	mov	r0, sl
 80121c0:	b019      	add	sp, #100	@ 0x64
 80121c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80121ca:	2200      	movs	r2, #0
 80121cc:	ec51 0b17 	vmov	r0, r1, d7
 80121d0:	2300      	movs	r3, #0
 80121d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80121d6:	f7ee fc9f 	bl	8000b18 <__aeabi_dcmpeq>
 80121da:	4680      	mov	r8, r0
 80121dc:	b150      	cbz	r0, 80121f4 <_dtoa_r+0xa4>
 80121de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80121e0:	2301      	movs	r3, #1
 80121e2:	6013      	str	r3, [r2, #0]
 80121e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80121e6:	b113      	cbz	r3, 80121ee <_dtoa_r+0x9e>
 80121e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80121ea:	4b82      	ldr	r3, [pc, #520]	@ (80123f4 <_dtoa_r+0x2a4>)
 80121ec:	6013      	str	r3, [r2, #0]
 80121ee:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 801240c <_dtoa_r+0x2bc>
 80121f2:	e7e4      	b.n	80121be <_dtoa_r+0x6e>
 80121f4:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80121f8:	aa16      	add	r2, sp, #88	@ 0x58
 80121fa:	a917      	add	r1, sp, #92	@ 0x5c
 80121fc:	4658      	mov	r0, fp
 80121fe:	f001 f841 	bl	8013284 <__d2b>
 8012202:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012206:	4681      	mov	r9, r0
 8012208:	2e00      	cmp	r6, #0
 801220a:	d077      	beq.n	80122fc <_dtoa_r+0x1ac>
 801220c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801220e:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012212:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012216:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801221a:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801221e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012222:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012226:	4619      	mov	r1, r3
 8012228:	2200      	movs	r2, #0
 801222a:	4b73      	ldr	r3, [pc, #460]	@ (80123f8 <_dtoa_r+0x2a8>)
 801222c:	f7ee f854 	bl	80002d8 <__aeabi_dsub>
 8012230:	a369      	add	r3, pc, #420	@ (adr r3, 80123d8 <_dtoa_r+0x288>)
 8012232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012236:	f7ee fa07 	bl	8000648 <__aeabi_dmul>
 801223a:	a369      	add	r3, pc, #420	@ (adr r3, 80123e0 <_dtoa_r+0x290>)
 801223c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012240:	f7ee f84c 	bl	80002dc <__adddf3>
 8012244:	4604      	mov	r4, r0
 8012246:	4630      	mov	r0, r6
 8012248:	460d      	mov	r5, r1
 801224a:	f7ee f993 	bl	8000574 <__aeabi_i2d>
 801224e:	a366      	add	r3, pc, #408	@ (adr r3, 80123e8 <_dtoa_r+0x298>)
 8012250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012254:	f7ee f9f8 	bl	8000648 <__aeabi_dmul>
 8012258:	4602      	mov	r2, r0
 801225a:	460b      	mov	r3, r1
 801225c:	4620      	mov	r0, r4
 801225e:	4629      	mov	r1, r5
 8012260:	f7ee f83c 	bl	80002dc <__adddf3>
 8012264:	4604      	mov	r4, r0
 8012266:	460d      	mov	r5, r1
 8012268:	f7ee fc9e 	bl	8000ba8 <__aeabi_d2iz>
 801226c:	2200      	movs	r2, #0
 801226e:	4607      	mov	r7, r0
 8012270:	2300      	movs	r3, #0
 8012272:	4620      	mov	r0, r4
 8012274:	4629      	mov	r1, r5
 8012276:	f7ee fc59 	bl	8000b2c <__aeabi_dcmplt>
 801227a:	b140      	cbz	r0, 801228e <_dtoa_r+0x13e>
 801227c:	4638      	mov	r0, r7
 801227e:	f7ee f979 	bl	8000574 <__aeabi_i2d>
 8012282:	4622      	mov	r2, r4
 8012284:	462b      	mov	r3, r5
 8012286:	f7ee fc47 	bl	8000b18 <__aeabi_dcmpeq>
 801228a:	b900      	cbnz	r0, 801228e <_dtoa_r+0x13e>
 801228c:	3f01      	subs	r7, #1
 801228e:	2f16      	cmp	r7, #22
 8012290:	d851      	bhi.n	8012336 <_dtoa_r+0x1e6>
 8012292:	4b5a      	ldr	r3, [pc, #360]	@ (80123fc <_dtoa_r+0x2ac>)
 8012294:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801229c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80122a0:	f7ee fc44 	bl	8000b2c <__aeabi_dcmplt>
 80122a4:	2800      	cmp	r0, #0
 80122a6:	d048      	beq.n	801233a <_dtoa_r+0x1ea>
 80122a8:	3f01      	subs	r7, #1
 80122aa:	2300      	movs	r3, #0
 80122ac:	9312      	str	r3, [sp, #72]	@ 0x48
 80122ae:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80122b0:	1b9b      	subs	r3, r3, r6
 80122b2:	1e5a      	subs	r2, r3, #1
 80122b4:	bf44      	itt	mi
 80122b6:	f1c3 0801 	rsbmi	r8, r3, #1
 80122ba:	2300      	movmi	r3, #0
 80122bc:	9208      	str	r2, [sp, #32]
 80122be:	bf54      	ite	pl
 80122c0:	f04f 0800 	movpl.w	r8, #0
 80122c4:	9308      	strmi	r3, [sp, #32]
 80122c6:	2f00      	cmp	r7, #0
 80122c8:	db39      	blt.n	801233e <_dtoa_r+0x1ee>
 80122ca:	9b08      	ldr	r3, [sp, #32]
 80122cc:	970f      	str	r7, [sp, #60]	@ 0x3c
 80122ce:	443b      	add	r3, r7
 80122d0:	9308      	str	r3, [sp, #32]
 80122d2:	2300      	movs	r3, #0
 80122d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80122d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122d8:	2b09      	cmp	r3, #9
 80122da:	d865      	bhi.n	80123a8 <_dtoa_r+0x258>
 80122dc:	2b05      	cmp	r3, #5
 80122de:	bfc4      	itt	gt
 80122e0:	3b04      	subgt	r3, #4
 80122e2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80122e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122e6:	f1a3 0302 	sub.w	r3, r3, #2
 80122ea:	bfcc      	ite	gt
 80122ec:	2400      	movgt	r4, #0
 80122ee:	2401      	movle	r4, #1
 80122f0:	2b03      	cmp	r3, #3
 80122f2:	d864      	bhi.n	80123be <_dtoa_r+0x26e>
 80122f4:	e8df f003 	tbb	[pc, r3]
 80122f8:	5635372a 	.word	0x5635372a
 80122fc:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012300:	441e      	add	r6, r3
 8012302:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012306:	2b20      	cmp	r3, #32
 8012308:	bfc1      	itttt	gt
 801230a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801230e:	409f      	lslgt	r7, r3
 8012310:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012314:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012318:	bfd6      	itet	le
 801231a:	f1c3 0320 	rsble	r3, r3, #32
 801231e:	ea47 0003 	orrgt.w	r0, r7, r3
 8012322:	fa04 f003 	lslle.w	r0, r4, r3
 8012326:	f7ee f915 	bl	8000554 <__aeabi_ui2d>
 801232a:	2201      	movs	r2, #1
 801232c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012330:	3e01      	subs	r6, #1
 8012332:	9214      	str	r2, [sp, #80]	@ 0x50
 8012334:	e777      	b.n	8012226 <_dtoa_r+0xd6>
 8012336:	2301      	movs	r3, #1
 8012338:	e7b8      	b.n	80122ac <_dtoa_r+0x15c>
 801233a:	9012      	str	r0, [sp, #72]	@ 0x48
 801233c:	e7b7      	b.n	80122ae <_dtoa_r+0x15e>
 801233e:	427b      	negs	r3, r7
 8012340:	930a      	str	r3, [sp, #40]	@ 0x28
 8012342:	2300      	movs	r3, #0
 8012344:	eba8 0807 	sub.w	r8, r8, r7
 8012348:	930f      	str	r3, [sp, #60]	@ 0x3c
 801234a:	e7c4      	b.n	80122d6 <_dtoa_r+0x186>
 801234c:	2300      	movs	r3, #0
 801234e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012352:	2b00      	cmp	r3, #0
 8012354:	dc36      	bgt.n	80123c4 <_dtoa_r+0x274>
 8012356:	2301      	movs	r3, #1
 8012358:	9300      	str	r3, [sp, #0]
 801235a:	9307      	str	r3, [sp, #28]
 801235c:	461a      	mov	r2, r3
 801235e:	920e      	str	r2, [sp, #56]	@ 0x38
 8012360:	e00b      	b.n	801237a <_dtoa_r+0x22a>
 8012362:	2301      	movs	r3, #1
 8012364:	e7f3      	b.n	801234e <_dtoa_r+0x1fe>
 8012366:	2300      	movs	r3, #0
 8012368:	930b      	str	r3, [sp, #44]	@ 0x2c
 801236a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801236c:	18fb      	adds	r3, r7, r3
 801236e:	9300      	str	r3, [sp, #0]
 8012370:	3301      	adds	r3, #1
 8012372:	2b01      	cmp	r3, #1
 8012374:	9307      	str	r3, [sp, #28]
 8012376:	bfb8      	it	lt
 8012378:	2301      	movlt	r3, #1
 801237a:	2100      	movs	r1, #0
 801237c:	2204      	movs	r2, #4
 801237e:	f102 0014 	add.w	r0, r2, #20
 8012382:	4298      	cmp	r0, r3
 8012384:	d922      	bls.n	80123cc <_dtoa_r+0x27c>
 8012386:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 801238a:	4658      	mov	r0, fp
 801238c:	f000 fc9e 	bl	8012ccc <_Balloc>
 8012390:	4682      	mov	sl, r0
 8012392:	2800      	cmp	r0, #0
 8012394:	d13c      	bne.n	8012410 <_dtoa_r+0x2c0>
 8012396:	4b1a      	ldr	r3, [pc, #104]	@ (8012400 <_dtoa_r+0x2b0>)
 8012398:	4602      	mov	r2, r0
 801239a:	f240 11af 	movw	r1, #431	@ 0x1af
 801239e:	4819      	ldr	r0, [pc, #100]	@ (8012404 <_dtoa_r+0x2b4>)
 80123a0:	f001 f9fa 	bl	8013798 <__assert_func>
 80123a4:	2301      	movs	r3, #1
 80123a6:	e7df      	b.n	8012368 <_dtoa_r+0x218>
 80123a8:	2401      	movs	r4, #1
 80123aa:	2300      	movs	r3, #0
 80123ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80123ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 80123b0:	f04f 33ff 	mov.w	r3, #4294967295
 80123b4:	9300      	str	r3, [sp, #0]
 80123b6:	9307      	str	r3, [sp, #28]
 80123b8:	2200      	movs	r2, #0
 80123ba:	2312      	movs	r3, #18
 80123bc:	e7cf      	b.n	801235e <_dtoa_r+0x20e>
 80123be:	2301      	movs	r3, #1
 80123c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80123c2:	e7f5      	b.n	80123b0 <_dtoa_r+0x260>
 80123c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123c6:	9300      	str	r3, [sp, #0]
 80123c8:	9307      	str	r3, [sp, #28]
 80123ca:	e7d6      	b.n	801237a <_dtoa_r+0x22a>
 80123cc:	3101      	adds	r1, #1
 80123ce:	0052      	lsls	r2, r2, #1
 80123d0:	e7d5      	b.n	801237e <_dtoa_r+0x22e>
 80123d2:	bf00      	nop
 80123d4:	f3af 8000 	nop.w
 80123d8:	636f4361 	.word	0x636f4361
 80123dc:	3fd287a7 	.word	0x3fd287a7
 80123e0:	8b60c8b3 	.word	0x8b60c8b3
 80123e4:	3fc68a28 	.word	0x3fc68a28
 80123e8:	509f79fb 	.word	0x509f79fb
 80123ec:	3fd34413 	.word	0x3fd34413
 80123f0:	7ff00000 	.word	0x7ff00000
 80123f4:	080156cf 	.word	0x080156cf
 80123f8:	3ff80000 	.word	0x3ff80000
 80123fc:	08015800 	.word	0x08015800
 8012400:	08015707 	.word	0x08015707
 8012404:	08015718 	.word	0x08015718
 8012408:	08015703 	.word	0x08015703
 801240c:	080156ce 	.word	0x080156ce
 8012410:	9b07      	ldr	r3, [sp, #28]
 8012412:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8012416:	2b0e      	cmp	r3, #14
 8012418:	f200 80a4 	bhi.w	8012564 <_dtoa_r+0x414>
 801241c:	2c00      	cmp	r4, #0
 801241e:	f000 80a1 	beq.w	8012564 <_dtoa_r+0x414>
 8012422:	2f00      	cmp	r7, #0
 8012424:	dd33      	ble.n	801248e <_dtoa_r+0x33e>
 8012426:	4bae      	ldr	r3, [pc, #696]	@ (80126e0 <_dtoa_r+0x590>)
 8012428:	f007 020f 	and.w	r2, r7, #15
 801242c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012430:	ed93 7b00 	vldr	d7, [r3]
 8012434:	05f8      	lsls	r0, r7, #23
 8012436:	ed8d 7b04 	vstr	d7, [sp, #16]
 801243a:	ea4f 1427 	mov.w	r4, r7, asr #4
 801243e:	d516      	bpl.n	801246e <_dtoa_r+0x31e>
 8012440:	4ba8      	ldr	r3, [pc, #672]	@ (80126e4 <_dtoa_r+0x594>)
 8012442:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012446:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801244a:	f7ee fa27 	bl	800089c <__aeabi_ddiv>
 801244e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012452:	f004 040f 	and.w	r4, r4, #15
 8012456:	2603      	movs	r6, #3
 8012458:	4da2      	ldr	r5, [pc, #648]	@ (80126e4 <_dtoa_r+0x594>)
 801245a:	b954      	cbnz	r4, 8012472 <_dtoa_r+0x322>
 801245c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012460:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012464:	f7ee fa1a 	bl	800089c <__aeabi_ddiv>
 8012468:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801246c:	e028      	b.n	80124c0 <_dtoa_r+0x370>
 801246e:	2602      	movs	r6, #2
 8012470:	e7f2      	b.n	8012458 <_dtoa_r+0x308>
 8012472:	07e1      	lsls	r1, r4, #31
 8012474:	d508      	bpl.n	8012488 <_dtoa_r+0x338>
 8012476:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801247a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801247e:	f7ee f8e3 	bl	8000648 <__aeabi_dmul>
 8012482:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012486:	3601      	adds	r6, #1
 8012488:	1064      	asrs	r4, r4, #1
 801248a:	3508      	adds	r5, #8
 801248c:	e7e5      	b.n	801245a <_dtoa_r+0x30a>
 801248e:	f000 80d2 	beq.w	8012636 <_dtoa_r+0x4e6>
 8012492:	427c      	negs	r4, r7
 8012494:	4b92      	ldr	r3, [pc, #584]	@ (80126e0 <_dtoa_r+0x590>)
 8012496:	4d93      	ldr	r5, [pc, #588]	@ (80126e4 <_dtoa_r+0x594>)
 8012498:	f004 020f 	and.w	r2, r4, #15
 801249c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80124a8:	f7ee f8ce 	bl	8000648 <__aeabi_dmul>
 80124ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124b0:	1124      	asrs	r4, r4, #4
 80124b2:	2300      	movs	r3, #0
 80124b4:	2602      	movs	r6, #2
 80124b6:	2c00      	cmp	r4, #0
 80124b8:	f040 80b2 	bne.w	8012620 <_dtoa_r+0x4d0>
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d1d3      	bne.n	8012468 <_dtoa_r+0x318>
 80124c0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80124c2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	f000 80b7 	beq.w	801263a <_dtoa_r+0x4ea>
 80124cc:	4b86      	ldr	r3, [pc, #536]	@ (80126e8 <_dtoa_r+0x598>)
 80124ce:	2200      	movs	r2, #0
 80124d0:	4620      	mov	r0, r4
 80124d2:	4629      	mov	r1, r5
 80124d4:	f7ee fb2a 	bl	8000b2c <__aeabi_dcmplt>
 80124d8:	2800      	cmp	r0, #0
 80124da:	f000 80ae 	beq.w	801263a <_dtoa_r+0x4ea>
 80124de:	9b07      	ldr	r3, [sp, #28]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	f000 80aa 	beq.w	801263a <_dtoa_r+0x4ea>
 80124e6:	9b00      	ldr	r3, [sp, #0]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	dd37      	ble.n	801255c <_dtoa_r+0x40c>
 80124ec:	1e7b      	subs	r3, r7, #1
 80124ee:	9304      	str	r3, [sp, #16]
 80124f0:	4620      	mov	r0, r4
 80124f2:	4b7e      	ldr	r3, [pc, #504]	@ (80126ec <_dtoa_r+0x59c>)
 80124f4:	2200      	movs	r2, #0
 80124f6:	4629      	mov	r1, r5
 80124f8:	f7ee f8a6 	bl	8000648 <__aeabi_dmul>
 80124fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012500:	9c00      	ldr	r4, [sp, #0]
 8012502:	3601      	adds	r6, #1
 8012504:	4630      	mov	r0, r6
 8012506:	f7ee f835 	bl	8000574 <__aeabi_i2d>
 801250a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801250e:	f7ee f89b 	bl	8000648 <__aeabi_dmul>
 8012512:	4b77      	ldr	r3, [pc, #476]	@ (80126f0 <_dtoa_r+0x5a0>)
 8012514:	2200      	movs	r2, #0
 8012516:	f7ed fee1 	bl	80002dc <__adddf3>
 801251a:	4605      	mov	r5, r0
 801251c:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012520:	2c00      	cmp	r4, #0
 8012522:	f040 808d 	bne.w	8012640 <_dtoa_r+0x4f0>
 8012526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801252a:	4b72      	ldr	r3, [pc, #456]	@ (80126f4 <_dtoa_r+0x5a4>)
 801252c:	2200      	movs	r2, #0
 801252e:	f7ed fed3 	bl	80002d8 <__aeabi_dsub>
 8012532:	4602      	mov	r2, r0
 8012534:	460b      	mov	r3, r1
 8012536:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801253a:	462a      	mov	r2, r5
 801253c:	4633      	mov	r3, r6
 801253e:	f7ee fb13 	bl	8000b68 <__aeabi_dcmpgt>
 8012542:	2800      	cmp	r0, #0
 8012544:	f040 828c 	bne.w	8012a60 <_dtoa_r+0x910>
 8012548:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801254c:	462a      	mov	r2, r5
 801254e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012552:	f7ee faeb 	bl	8000b2c <__aeabi_dcmplt>
 8012556:	2800      	cmp	r0, #0
 8012558:	f040 8129 	bne.w	80127ae <_dtoa_r+0x65e>
 801255c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8012560:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012564:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012566:	2b00      	cmp	r3, #0
 8012568:	f2c0 815b 	blt.w	8012822 <_dtoa_r+0x6d2>
 801256c:	2f0e      	cmp	r7, #14
 801256e:	f300 8158 	bgt.w	8012822 <_dtoa_r+0x6d2>
 8012572:	4b5b      	ldr	r3, [pc, #364]	@ (80126e0 <_dtoa_r+0x590>)
 8012574:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012578:	ed93 7b00 	vldr	d7, [r3]
 801257c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801257e:	2b00      	cmp	r3, #0
 8012580:	ed8d 7b00 	vstr	d7, [sp]
 8012584:	da03      	bge.n	801258e <_dtoa_r+0x43e>
 8012586:	9b07      	ldr	r3, [sp, #28]
 8012588:	2b00      	cmp	r3, #0
 801258a:	f340 8102 	ble.w	8012792 <_dtoa_r+0x642>
 801258e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012592:	4656      	mov	r6, sl
 8012594:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012598:	4620      	mov	r0, r4
 801259a:	4629      	mov	r1, r5
 801259c:	f7ee f97e 	bl	800089c <__aeabi_ddiv>
 80125a0:	f7ee fb02 	bl	8000ba8 <__aeabi_d2iz>
 80125a4:	4680      	mov	r8, r0
 80125a6:	f7ed ffe5 	bl	8000574 <__aeabi_i2d>
 80125aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125ae:	f7ee f84b 	bl	8000648 <__aeabi_dmul>
 80125b2:	4602      	mov	r2, r0
 80125b4:	460b      	mov	r3, r1
 80125b6:	4620      	mov	r0, r4
 80125b8:	4629      	mov	r1, r5
 80125ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80125be:	f7ed fe8b 	bl	80002d8 <__aeabi_dsub>
 80125c2:	f806 4b01 	strb.w	r4, [r6], #1
 80125c6:	9d07      	ldr	r5, [sp, #28]
 80125c8:	eba6 040a 	sub.w	r4, r6, sl
 80125cc:	42a5      	cmp	r5, r4
 80125ce:	4602      	mov	r2, r0
 80125d0:	460b      	mov	r3, r1
 80125d2:	f040 8118 	bne.w	8012806 <_dtoa_r+0x6b6>
 80125d6:	f7ed fe81 	bl	80002dc <__adddf3>
 80125da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125de:	4604      	mov	r4, r0
 80125e0:	460d      	mov	r5, r1
 80125e2:	f7ee fac1 	bl	8000b68 <__aeabi_dcmpgt>
 80125e6:	2800      	cmp	r0, #0
 80125e8:	f040 80fa 	bne.w	80127e0 <_dtoa_r+0x690>
 80125ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125f0:	4620      	mov	r0, r4
 80125f2:	4629      	mov	r1, r5
 80125f4:	f7ee fa90 	bl	8000b18 <__aeabi_dcmpeq>
 80125f8:	b118      	cbz	r0, 8012602 <_dtoa_r+0x4b2>
 80125fa:	f018 0f01 	tst.w	r8, #1
 80125fe:	f040 80ef 	bne.w	80127e0 <_dtoa_r+0x690>
 8012602:	4649      	mov	r1, r9
 8012604:	4658      	mov	r0, fp
 8012606:	f000 fb86 	bl	8012d16 <_Bfree>
 801260a:	2300      	movs	r3, #0
 801260c:	7033      	strb	r3, [r6, #0]
 801260e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012610:	3701      	adds	r7, #1
 8012612:	601f      	str	r7, [r3, #0]
 8012614:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012616:	2b00      	cmp	r3, #0
 8012618:	f43f add1 	beq.w	80121be <_dtoa_r+0x6e>
 801261c:	601e      	str	r6, [r3, #0]
 801261e:	e5ce      	b.n	80121be <_dtoa_r+0x6e>
 8012620:	07e2      	lsls	r2, r4, #31
 8012622:	d505      	bpl.n	8012630 <_dtoa_r+0x4e0>
 8012624:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012628:	f7ee f80e 	bl	8000648 <__aeabi_dmul>
 801262c:	3601      	adds	r6, #1
 801262e:	2301      	movs	r3, #1
 8012630:	1064      	asrs	r4, r4, #1
 8012632:	3508      	adds	r5, #8
 8012634:	e73f      	b.n	80124b6 <_dtoa_r+0x366>
 8012636:	2602      	movs	r6, #2
 8012638:	e742      	b.n	80124c0 <_dtoa_r+0x370>
 801263a:	9c07      	ldr	r4, [sp, #28]
 801263c:	9704      	str	r7, [sp, #16]
 801263e:	e761      	b.n	8012504 <_dtoa_r+0x3b4>
 8012640:	4b27      	ldr	r3, [pc, #156]	@ (80126e0 <_dtoa_r+0x590>)
 8012642:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012644:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012648:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801264c:	4454      	add	r4, sl
 801264e:	2900      	cmp	r1, #0
 8012650:	d054      	beq.n	80126fc <_dtoa_r+0x5ac>
 8012652:	4929      	ldr	r1, [pc, #164]	@ (80126f8 <_dtoa_r+0x5a8>)
 8012654:	2000      	movs	r0, #0
 8012656:	f7ee f921 	bl	800089c <__aeabi_ddiv>
 801265a:	4633      	mov	r3, r6
 801265c:	462a      	mov	r2, r5
 801265e:	f7ed fe3b 	bl	80002d8 <__aeabi_dsub>
 8012662:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012666:	4656      	mov	r6, sl
 8012668:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801266c:	f7ee fa9c 	bl	8000ba8 <__aeabi_d2iz>
 8012670:	4605      	mov	r5, r0
 8012672:	f7ed ff7f 	bl	8000574 <__aeabi_i2d>
 8012676:	4602      	mov	r2, r0
 8012678:	460b      	mov	r3, r1
 801267a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801267e:	f7ed fe2b 	bl	80002d8 <__aeabi_dsub>
 8012682:	3530      	adds	r5, #48	@ 0x30
 8012684:	4602      	mov	r2, r0
 8012686:	460b      	mov	r3, r1
 8012688:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801268c:	f806 5b01 	strb.w	r5, [r6], #1
 8012690:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012694:	f7ee fa4a 	bl	8000b2c <__aeabi_dcmplt>
 8012698:	2800      	cmp	r0, #0
 801269a:	d172      	bne.n	8012782 <_dtoa_r+0x632>
 801269c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80126a0:	4911      	ldr	r1, [pc, #68]	@ (80126e8 <_dtoa_r+0x598>)
 80126a2:	2000      	movs	r0, #0
 80126a4:	f7ed fe18 	bl	80002d8 <__aeabi_dsub>
 80126a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80126ac:	f7ee fa3e 	bl	8000b2c <__aeabi_dcmplt>
 80126b0:	2800      	cmp	r0, #0
 80126b2:	f040 8096 	bne.w	80127e2 <_dtoa_r+0x692>
 80126b6:	42a6      	cmp	r6, r4
 80126b8:	f43f af50 	beq.w	801255c <_dtoa_r+0x40c>
 80126bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80126c0:	4b0a      	ldr	r3, [pc, #40]	@ (80126ec <_dtoa_r+0x59c>)
 80126c2:	2200      	movs	r2, #0
 80126c4:	f7ed ffc0 	bl	8000648 <__aeabi_dmul>
 80126c8:	4b08      	ldr	r3, [pc, #32]	@ (80126ec <_dtoa_r+0x59c>)
 80126ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80126ce:	2200      	movs	r2, #0
 80126d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126d4:	f7ed ffb8 	bl	8000648 <__aeabi_dmul>
 80126d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126dc:	e7c4      	b.n	8012668 <_dtoa_r+0x518>
 80126de:	bf00      	nop
 80126e0:	08015800 	.word	0x08015800
 80126e4:	080157d8 	.word	0x080157d8
 80126e8:	3ff00000 	.word	0x3ff00000
 80126ec:	40240000 	.word	0x40240000
 80126f0:	401c0000 	.word	0x401c0000
 80126f4:	40140000 	.word	0x40140000
 80126f8:	3fe00000 	.word	0x3fe00000
 80126fc:	4631      	mov	r1, r6
 80126fe:	4628      	mov	r0, r5
 8012700:	f7ed ffa2 	bl	8000648 <__aeabi_dmul>
 8012704:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012708:	9415      	str	r4, [sp, #84]	@ 0x54
 801270a:	4656      	mov	r6, sl
 801270c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012710:	f7ee fa4a 	bl	8000ba8 <__aeabi_d2iz>
 8012714:	4605      	mov	r5, r0
 8012716:	f7ed ff2d 	bl	8000574 <__aeabi_i2d>
 801271a:	4602      	mov	r2, r0
 801271c:	460b      	mov	r3, r1
 801271e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012722:	f7ed fdd9 	bl	80002d8 <__aeabi_dsub>
 8012726:	3530      	adds	r5, #48	@ 0x30
 8012728:	f806 5b01 	strb.w	r5, [r6], #1
 801272c:	4602      	mov	r2, r0
 801272e:	460b      	mov	r3, r1
 8012730:	42a6      	cmp	r6, r4
 8012732:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012736:	f04f 0200 	mov.w	r2, #0
 801273a:	d124      	bne.n	8012786 <_dtoa_r+0x636>
 801273c:	4bac      	ldr	r3, [pc, #688]	@ (80129f0 <_dtoa_r+0x8a0>)
 801273e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012742:	f7ed fdcb 	bl	80002dc <__adddf3>
 8012746:	4602      	mov	r2, r0
 8012748:	460b      	mov	r3, r1
 801274a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801274e:	f7ee fa0b 	bl	8000b68 <__aeabi_dcmpgt>
 8012752:	2800      	cmp	r0, #0
 8012754:	d145      	bne.n	80127e2 <_dtoa_r+0x692>
 8012756:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801275a:	49a5      	ldr	r1, [pc, #660]	@ (80129f0 <_dtoa_r+0x8a0>)
 801275c:	2000      	movs	r0, #0
 801275e:	f7ed fdbb 	bl	80002d8 <__aeabi_dsub>
 8012762:	4602      	mov	r2, r0
 8012764:	460b      	mov	r3, r1
 8012766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801276a:	f7ee f9df 	bl	8000b2c <__aeabi_dcmplt>
 801276e:	2800      	cmp	r0, #0
 8012770:	f43f aef4 	beq.w	801255c <_dtoa_r+0x40c>
 8012774:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8012776:	1e73      	subs	r3, r6, #1
 8012778:	9315      	str	r3, [sp, #84]	@ 0x54
 801277a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801277e:	2b30      	cmp	r3, #48	@ 0x30
 8012780:	d0f8      	beq.n	8012774 <_dtoa_r+0x624>
 8012782:	9f04      	ldr	r7, [sp, #16]
 8012784:	e73d      	b.n	8012602 <_dtoa_r+0x4b2>
 8012786:	4b9b      	ldr	r3, [pc, #620]	@ (80129f4 <_dtoa_r+0x8a4>)
 8012788:	f7ed ff5e 	bl	8000648 <__aeabi_dmul>
 801278c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012790:	e7bc      	b.n	801270c <_dtoa_r+0x5bc>
 8012792:	d10c      	bne.n	80127ae <_dtoa_r+0x65e>
 8012794:	4b98      	ldr	r3, [pc, #608]	@ (80129f8 <_dtoa_r+0x8a8>)
 8012796:	2200      	movs	r2, #0
 8012798:	e9dd 0100 	ldrd	r0, r1, [sp]
 801279c:	f7ed ff54 	bl	8000648 <__aeabi_dmul>
 80127a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80127a4:	f7ee f9d6 	bl	8000b54 <__aeabi_dcmpge>
 80127a8:	2800      	cmp	r0, #0
 80127aa:	f000 8157 	beq.w	8012a5c <_dtoa_r+0x90c>
 80127ae:	2400      	movs	r4, #0
 80127b0:	4625      	mov	r5, r4
 80127b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80127b4:	43db      	mvns	r3, r3
 80127b6:	9304      	str	r3, [sp, #16]
 80127b8:	4656      	mov	r6, sl
 80127ba:	2700      	movs	r7, #0
 80127bc:	4621      	mov	r1, r4
 80127be:	4658      	mov	r0, fp
 80127c0:	f000 faa9 	bl	8012d16 <_Bfree>
 80127c4:	2d00      	cmp	r5, #0
 80127c6:	d0dc      	beq.n	8012782 <_dtoa_r+0x632>
 80127c8:	b12f      	cbz	r7, 80127d6 <_dtoa_r+0x686>
 80127ca:	42af      	cmp	r7, r5
 80127cc:	d003      	beq.n	80127d6 <_dtoa_r+0x686>
 80127ce:	4639      	mov	r1, r7
 80127d0:	4658      	mov	r0, fp
 80127d2:	f000 faa0 	bl	8012d16 <_Bfree>
 80127d6:	4629      	mov	r1, r5
 80127d8:	4658      	mov	r0, fp
 80127da:	f000 fa9c 	bl	8012d16 <_Bfree>
 80127de:	e7d0      	b.n	8012782 <_dtoa_r+0x632>
 80127e0:	9704      	str	r7, [sp, #16]
 80127e2:	4633      	mov	r3, r6
 80127e4:	461e      	mov	r6, r3
 80127e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80127ea:	2a39      	cmp	r2, #57	@ 0x39
 80127ec:	d107      	bne.n	80127fe <_dtoa_r+0x6ae>
 80127ee:	459a      	cmp	sl, r3
 80127f0:	d1f8      	bne.n	80127e4 <_dtoa_r+0x694>
 80127f2:	9a04      	ldr	r2, [sp, #16]
 80127f4:	3201      	adds	r2, #1
 80127f6:	9204      	str	r2, [sp, #16]
 80127f8:	2230      	movs	r2, #48	@ 0x30
 80127fa:	f88a 2000 	strb.w	r2, [sl]
 80127fe:	781a      	ldrb	r2, [r3, #0]
 8012800:	3201      	adds	r2, #1
 8012802:	701a      	strb	r2, [r3, #0]
 8012804:	e7bd      	b.n	8012782 <_dtoa_r+0x632>
 8012806:	4b7b      	ldr	r3, [pc, #492]	@ (80129f4 <_dtoa_r+0x8a4>)
 8012808:	2200      	movs	r2, #0
 801280a:	f7ed ff1d 	bl	8000648 <__aeabi_dmul>
 801280e:	2200      	movs	r2, #0
 8012810:	2300      	movs	r3, #0
 8012812:	4604      	mov	r4, r0
 8012814:	460d      	mov	r5, r1
 8012816:	f7ee f97f 	bl	8000b18 <__aeabi_dcmpeq>
 801281a:	2800      	cmp	r0, #0
 801281c:	f43f aeba 	beq.w	8012594 <_dtoa_r+0x444>
 8012820:	e6ef      	b.n	8012602 <_dtoa_r+0x4b2>
 8012822:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012824:	2a00      	cmp	r2, #0
 8012826:	f000 80db 	beq.w	80129e0 <_dtoa_r+0x890>
 801282a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801282c:	2a01      	cmp	r2, #1
 801282e:	f300 80bf 	bgt.w	80129b0 <_dtoa_r+0x860>
 8012832:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012834:	2a00      	cmp	r2, #0
 8012836:	f000 80b7 	beq.w	80129a8 <_dtoa_r+0x858>
 801283a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801283e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012840:	4646      	mov	r6, r8
 8012842:	9a08      	ldr	r2, [sp, #32]
 8012844:	2101      	movs	r1, #1
 8012846:	441a      	add	r2, r3
 8012848:	4658      	mov	r0, fp
 801284a:	4498      	add	r8, r3
 801284c:	9208      	str	r2, [sp, #32]
 801284e:	f000 fafd 	bl	8012e4c <__i2b>
 8012852:	4605      	mov	r5, r0
 8012854:	b15e      	cbz	r6, 801286e <_dtoa_r+0x71e>
 8012856:	9b08      	ldr	r3, [sp, #32]
 8012858:	2b00      	cmp	r3, #0
 801285a:	dd08      	ble.n	801286e <_dtoa_r+0x71e>
 801285c:	42b3      	cmp	r3, r6
 801285e:	9a08      	ldr	r2, [sp, #32]
 8012860:	bfa8      	it	ge
 8012862:	4633      	movge	r3, r6
 8012864:	eba8 0803 	sub.w	r8, r8, r3
 8012868:	1af6      	subs	r6, r6, r3
 801286a:	1ad3      	subs	r3, r2, r3
 801286c:	9308      	str	r3, [sp, #32]
 801286e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012870:	b1f3      	cbz	r3, 80128b0 <_dtoa_r+0x760>
 8012872:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012874:	2b00      	cmp	r3, #0
 8012876:	f000 80b7 	beq.w	80129e8 <_dtoa_r+0x898>
 801287a:	b18c      	cbz	r4, 80128a0 <_dtoa_r+0x750>
 801287c:	4629      	mov	r1, r5
 801287e:	4622      	mov	r2, r4
 8012880:	4658      	mov	r0, fp
 8012882:	f000 fba3 	bl	8012fcc <__pow5mult>
 8012886:	464a      	mov	r2, r9
 8012888:	4601      	mov	r1, r0
 801288a:	4605      	mov	r5, r0
 801288c:	4658      	mov	r0, fp
 801288e:	f000 faf3 	bl	8012e78 <__multiply>
 8012892:	4649      	mov	r1, r9
 8012894:	9004      	str	r0, [sp, #16]
 8012896:	4658      	mov	r0, fp
 8012898:	f000 fa3d 	bl	8012d16 <_Bfree>
 801289c:	9b04      	ldr	r3, [sp, #16]
 801289e:	4699      	mov	r9, r3
 80128a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128a2:	1b1a      	subs	r2, r3, r4
 80128a4:	d004      	beq.n	80128b0 <_dtoa_r+0x760>
 80128a6:	4649      	mov	r1, r9
 80128a8:	4658      	mov	r0, fp
 80128aa:	f000 fb8f 	bl	8012fcc <__pow5mult>
 80128ae:	4681      	mov	r9, r0
 80128b0:	2101      	movs	r1, #1
 80128b2:	4658      	mov	r0, fp
 80128b4:	f000 faca 	bl	8012e4c <__i2b>
 80128b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80128ba:	4604      	mov	r4, r0
 80128bc:	2b00      	cmp	r3, #0
 80128be:	f000 81cc 	beq.w	8012c5a <_dtoa_r+0xb0a>
 80128c2:	461a      	mov	r2, r3
 80128c4:	4601      	mov	r1, r0
 80128c6:	4658      	mov	r0, fp
 80128c8:	f000 fb80 	bl	8012fcc <__pow5mult>
 80128cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128ce:	2b01      	cmp	r3, #1
 80128d0:	4604      	mov	r4, r0
 80128d2:	f300 8095 	bgt.w	8012a00 <_dtoa_r+0x8b0>
 80128d6:	9b02      	ldr	r3, [sp, #8]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	f040 8087 	bne.w	80129ec <_dtoa_r+0x89c>
 80128de:	9b03      	ldr	r3, [sp, #12]
 80128e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	f040 8089 	bne.w	80129fc <_dtoa_r+0x8ac>
 80128ea:	9b03      	ldr	r3, [sp, #12]
 80128ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80128f0:	0d1b      	lsrs	r3, r3, #20
 80128f2:	051b      	lsls	r3, r3, #20
 80128f4:	b12b      	cbz	r3, 8012902 <_dtoa_r+0x7b2>
 80128f6:	9b08      	ldr	r3, [sp, #32]
 80128f8:	3301      	adds	r3, #1
 80128fa:	9308      	str	r3, [sp, #32]
 80128fc:	f108 0801 	add.w	r8, r8, #1
 8012900:	2301      	movs	r3, #1
 8012902:	930a      	str	r3, [sp, #40]	@ 0x28
 8012904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012906:	2b00      	cmp	r3, #0
 8012908:	f000 81ad 	beq.w	8012c66 <_dtoa_r+0xb16>
 801290c:	6923      	ldr	r3, [r4, #16]
 801290e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012912:	6918      	ldr	r0, [r3, #16]
 8012914:	f000 fa4e 	bl	8012db4 <__hi0bits>
 8012918:	f1c0 0020 	rsb	r0, r0, #32
 801291c:	9b08      	ldr	r3, [sp, #32]
 801291e:	4418      	add	r0, r3
 8012920:	f010 001f 	ands.w	r0, r0, #31
 8012924:	d077      	beq.n	8012a16 <_dtoa_r+0x8c6>
 8012926:	f1c0 0320 	rsb	r3, r0, #32
 801292a:	2b04      	cmp	r3, #4
 801292c:	dd6b      	ble.n	8012a06 <_dtoa_r+0x8b6>
 801292e:	9b08      	ldr	r3, [sp, #32]
 8012930:	f1c0 001c 	rsb	r0, r0, #28
 8012934:	4403      	add	r3, r0
 8012936:	4480      	add	r8, r0
 8012938:	4406      	add	r6, r0
 801293a:	9308      	str	r3, [sp, #32]
 801293c:	f1b8 0f00 	cmp.w	r8, #0
 8012940:	dd05      	ble.n	801294e <_dtoa_r+0x7fe>
 8012942:	4649      	mov	r1, r9
 8012944:	4642      	mov	r2, r8
 8012946:	4658      	mov	r0, fp
 8012948:	f000 fb80 	bl	801304c <__lshift>
 801294c:	4681      	mov	r9, r0
 801294e:	9b08      	ldr	r3, [sp, #32]
 8012950:	2b00      	cmp	r3, #0
 8012952:	dd05      	ble.n	8012960 <_dtoa_r+0x810>
 8012954:	4621      	mov	r1, r4
 8012956:	461a      	mov	r2, r3
 8012958:	4658      	mov	r0, fp
 801295a:	f000 fb77 	bl	801304c <__lshift>
 801295e:	4604      	mov	r4, r0
 8012960:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012962:	2b00      	cmp	r3, #0
 8012964:	d059      	beq.n	8012a1a <_dtoa_r+0x8ca>
 8012966:	4621      	mov	r1, r4
 8012968:	4648      	mov	r0, r9
 801296a:	f000 fbdb 	bl	8013124 <__mcmp>
 801296e:	2800      	cmp	r0, #0
 8012970:	da53      	bge.n	8012a1a <_dtoa_r+0x8ca>
 8012972:	1e7b      	subs	r3, r7, #1
 8012974:	9304      	str	r3, [sp, #16]
 8012976:	4649      	mov	r1, r9
 8012978:	2300      	movs	r3, #0
 801297a:	220a      	movs	r2, #10
 801297c:	4658      	mov	r0, fp
 801297e:	f000 f9d3 	bl	8012d28 <__multadd>
 8012982:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012984:	4681      	mov	r9, r0
 8012986:	2b00      	cmp	r3, #0
 8012988:	f000 816f 	beq.w	8012c6a <_dtoa_r+0xb1a>
 801298c:	2300      	movs	r3, #0
 801298e:	4629      	mov	r1, r5
 8012990:	220a      	movs	r2, #10
 8012992:	4658      	mov	r0, fp
 8012994:	f000 f9c8 	bl	8012d28 <__multadd>
 8012998:	9b00      	ldr	r3, [sp, #0]
 801299a:	2b00      	cmp	r3, #0
 801299c:	4605      	mov	r5, r0
 801299e:	dc67      	bgt.n	8012a70 <_dtoa_r+0x920>
 80129a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129a2:	2b02      	cmp	r3, #2
 80129a4:	dc41      	bgt.n	8012a2a <_dtoa_r+0x8da>
 80129a6:	e063      	b.n	8012a70 <_dtoa_r+0x920>
 80129a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80129aa:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80129ae:	e746      	b.n	801283e <_dtoa_r+0x6ee>
 80129b0:	9b07      	ldr	r3, [sp, #28]
 80129b2:	1e5c      	subs	r4, r3, #1
 80129b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80129b6:	42a3      	cmp	r3, r4
 80129b8:	bfbf      	itttt	lt
 80129ba:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80129bc:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80129be:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80129c0:	1ae3      	sublt	r3, r4, r3
 80129c2:	bfb4      	ite	lt
 80129c4:	18d2      	addlt	r2, r2, r3
 80129c6:	1b1c      	subge	r4, r3, r4
 80129c8:	9b07      	ldr	r3, [sp, #28]
 80129ca:	bfbc      	itt	lt
 80129cc:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80129ce:	2400      	movlt	r4, #0
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	bfb5      	itete	lt
 80129d4:	eba8 0603 	sublt.w	r6, r8, r3
 80129d8:	9b07      	ldrge	r3, [sp, #28]
 80129da:	2300      	movlt	r3, #0
 80129dc:	4646      	movge	r6, r8
 80129de:	e730      	b.n	8012842 <_dtoa_r+0x6f2>
 80129e0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80129e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80129e4:	4646      	mov	r6, r8
 80129e6:	e735      	b.n	8012854 <_dtoa_r+0x704>
 80129e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80129ea:	e75c      	b.n	80128a6 <_dtoa_r+0x756>
 80129ec:	2300      	movs	r3, #0
 80129ee:	e788      	b.n	8012902 <_dtoa_r+0x7b2>
 80129f0:	3fe00000 	.word	0x3fe00000
 80129f4:	40240000 	.word	0x40240000
 80129f8:	40140000 	.word	0x40140000
 80129fc:	9b02      	ldr	r3, [sp, #8]
 80129fe:	e780      	b.n	8012902 <_dtoa_r+0x7b2>
 8012a00:	2300      	movs	r3, #0
 8012a02:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a04:	e782      	b.n	801290c <_dtoa_r+0x7bc>
 8012a06:	d099      	beq.n	801293c <_dtoa_r+0x7ec>
 8012a08:	9a08      	ldr	r2, [sp, #32]
 8012a0a:	331c      	adds	r3, #28
 8012a0c:	441a      	add	r2, r3
 8012a0e:	4498      	add	r8, r3
 8012a10:	441e      	add	r6, r3
 8012a12:	9208      	str	r2, [sp, #32]
 8012a14:	e792      	b.n	801293c <_dtoa_r+0x7ec>
 8012a16:	4603      	mov	r3, r0
 8012a18:	e7f6      	b.n	8012a08 <_dtoa_r+0x8b8>
 8012a1a:	9b07      	ldr	r3, [sp, #28]
 8012a1c:	9704      	str	r7, [sp, #16]
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	dc20      	bgt.n	8012a64 <_dtoa_r+0x914>
 8012a22:	9300      	str	r3, [sp, #0]
 8012a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a26:	2b02      	cmp	r3, #2
 8012a28:	dd1e      	ble.n	8012a68 <_dtoa_r+0x918>
 8012a2a:	9b00      	ldr	r3, [sp, #0]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	f47f aec0 	bne.w	80127b2 <_dtoa_r+0x662>
 8012a32:	4621      	mov	r1, r4
 8012a34:	2205      	movs	r2, #5
 8012a36:	4658      	mov	r0, fp
 8012a38:	f000 f976 	bl	8012d28 <__multadd>
 8012a3c:	4601      	mov	r1, r0
 8012a3e:	4604      	mov	r4, r0
 8012a40:	4648      	mov	r0, r9
 8012a42:	f000 fb6f 	bl	8013124 <__mcmp>
 8012a46:	2800      	cmp	r0, #0
 8012a48:	f77f aeb3 	ble.w	80127b2 <_dtoa_r+0x662>
 8012a4c:	4656      	mov	r6, sl
 8012a4e:	2331      	movs	r3, #49	@ 0x31
 8012a50:	f806 3b01 	strb.w	r3, [r6], #1
 8012a54:	9b04      	ldr	r3, [sp, #16]
 8012a56:	3301      	adds	r3, #1
 8012a58:	9304      	str	r3, [sp, #16]
 8012a5a:	e6ae      	b.n	80127ba <_dtoa_r+0x66a>
 8012a5c:	9c07      	ldr	r4, [sp, #28]
 8012a5e:	9704      	str	r7, [sp, #16]
 8012a60:	4625      	mov	r5, r4
 8012a62:	e7f3      	b.n	8012a4c <_dtoa_r+0x8fc>
 8012a64:	9b07      	ldr	r3, [sp, #28]
 8012a66:	9300      	str	r3, [sp, #0]
 8012a68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	f000 8101 	beq.w	8012c72 <_dtoa_r+0xb22>
 8012a70:	2e00      	cmp	r6, #0
 8012a72:	dd05      	ble.n	8012a80 <_dtoa_r+0x930>
 8012a74:	4629      	mov	r1, r5
 8012a76:	4632      	mov	r2, r6
 8012a78:	4658      	mov	r0, fp
 8012a7a:	f000 fae7 	bl	801304c <__lshift>
 8012a7e:	4605      	mov	r5, r0
 8012a80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d059      	beq.n	8012b3a <_dtoa_r+0x9ea>
 8012a86:	6869      	ldr	r1, [r5, #4]
 8012a88:	4658      	mov	r0, fp
 8012a8a:	f000 f91f 	bl	8012ccc <_Balloc>
 8012a8e:	4606      	mov	r6, r0
 8012a90:	b920      	cbnz	r0, 8012a9c <_dtoa_r+0x94c>
 8012a92:	4b83      	ldr	r3, [pc, #524]	@ (8012ca0 <_dtoa_r+0xb50>)
 8012a94:	4602      	mov	r2, r0
 8012a96:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012a9a:	e480      	b.n	801239e <_dtoa_r+0x24e>
 8012a9c:	692a      	ldr	r2, [r5, #16]
 8012a9e:	3202      	adds	r2, #2
 8012aa0:	0092      	lsls	r2, r2, #2
 8012aa2:	f105 010c 	add.w	r1, r5, #12
 8012aa6:	300c      	adds	r0, #12
 8012aa8:	f7fd fbc8 	bl	801023c <memcpy>
 8012aac:	2201      	movs	r2, #1
 8012aae:	4631      	mov	r1, r6
 8012ab0:	4658      	mov	r0, fp
 8012ab2:	f000 facb 	bl	801304c <__lshift>
 8012ab6:	f10a 0301 	add.w	r3, sl, #1
 8012aba:	9307      	str	r3, [sp, #28]
 8012abc:	9b00      	ldr	r3, [sp, #0]
 8012abe:	4453      	add	r3, sl
 8012ac0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012ac2:	9b02      	ldr	r3, [sp, #8]
 8012ac4:	f003 0301 	and.w	r3, r3, #1
 8012ac8:	462f      	mov	r7, r5
 8012aca:	930a      	str	r3, [sp, #40]	@ 0x28
 8012acc:	4605      	mov	r5, r0
 8012ace:	9b07      	ldr	r3, [sp, #28]
 8012ad0:	4621      	mov	r1, r4
 8012ad2:	3b01      	subs	r3, #1
 8012ad4:	4648      	mov	r0, r9
 8012ad6:	9300      	str	r3, [sp, #0]
 8012ad8:	f7ff fab2 	bl	8012040 <quorem>
 8012adc:	4639      	mov	r1, r7
 8012ade:	9002      	str	r0, [sp, #8]
 8012ae0:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012ae4:	4648      	mov	r0, r9
 8012ae6:	f000 fb1d 	bl	8013124 <__mcmp>
 8012aea:	462a      	mov	r2, r5
 8012aec:	9008      	str	r0, [sp, #32]
 8012aee:	4621      	mov	r1, r4
 8012af0:	4658      	mov	r0, fp
 8012af2:	f000 fb33 	bl	801315c <__mdiff>
 8012af6:	68c2      	ldr	r2, [r0, #12]
 8012af8:	4606      	mov	r6, r0
 8012afa:	bb02      	cbnz	r2, 8012b3e <_dtoa_r+0x9ee>
 8012afc:	4601      	mov	r1, r0
 8012afe:	4648      	mov	r0, r9
 8012b00:	f000 fb10 	bl	8013124 <__mcmp>
 8012b04:	4602      	mov	r2, r0
 8012b06:	4631      	mov	r1, r6
 8012b08:	4658      	mov	r0, fp
 8012b0a:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b0c:	f000 f903 	bl	8012d16 <_Bfree>
 8012b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b14:	9e07      	ldr	r6, [sp, #28]
 8012b16:	ea43 0102 	orr.w	r1, r3, r2
 8012b1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012b1c:	4319      	orrs	r1, r3
 8012b1e:	d110      	bne.n	8012b42 <_dtoa_r+0x9f2>
 8012b20:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b24:	d029      	beq.n	8012b7a <_dtoa_r+0xa2a>
 8012b26:	9b08      	ldr	r3, [sp, #32]
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	dd02      	ble.n	8012b32 <_dtoa_r+0x9e2>
 8012b2c:	9b02      	ldr	r3, [sp, #8]
 8012b2e:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012b32:	9b00      	ldr	r3, [sp, #0]
 8012b34:	f883 8000 	strb.w	r8, [r3]
 8012b38:	e640      	b.n	80127bc <_dtoa_r+0x66c>
 8012b3a:	4628      	mov	r0, r5
 8012b3c:	e7bb      	b.n	8012ab6 <_dtoa_r+0x966>
 8012b3e:	2201      	movs	r2, #1
 8012b40:	e7e1      	b.n	8012b06 <_dtoa_r+0x9b6>
 8012b42:	9b08      	ldr	r3, [sp, #32]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	db04      	blt.n	8012b52 <_dtoa_r+0xa02>
 8012b48:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012b4a:	430b      	orrs	r3, r1
 8012b4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012b4e:	430b      	orrs	r3, r1
 8012b50:	d120      	bne.n	8012b94 <_dtoa_r+0xa44>
 8012b52:	2a00      	cmp	r2, #0
 8012b54:	dded      	ble.n	8012b32 <_dtoa_r+0x9e2>
 8012b56:	4649      	mov	r1, r9
 8012b58:	2201      	movs	r2, #1
 8012b5a:	4658      	mov	r0, fp
 8012b5c:	f000 fa76 	bl	801304c <__lshift>
 8012b60:	4621      	mov	r1, r4
 8012b62:	4681      	mov	r9, r0
 8012b64:	f000 fade 	bl	8013124 <__mcmp>
 8012b68:	2800      	cmp	r0, #0
 8012b6a:	dc03      	bgt.n	8012b74 <_dtoa_r+0xa24>
 8012b6c:	d1e1      	bne.n	8012b32 <_dtoa_r+0x9e2>
 8012b6e:	f018 0f01 	tst.w	r8, #1
 8012b72:	d0de      	beq.n	8012b32 <_dtoa_r+0x9e2>
 8012b74:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b78:	d1d8      	bne.n	8012b2c <_dtoa_r+0x9dc>
 8012b7a:	9a00      	ldr	r2, [sp, #0]
 8012b7c:	2339      	movs	r3, #57	@ 0x39
 8012b7e:	7013      	strb	r3, [r2, #0]
 8012b80:	4633      	mov	r3, r6
 8012b82:	461e      	mov	r6, r3
 8012b84:	3b01      	subs	r3, #1
 8012b86:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012b8a:	2a39      	cmp	r2, #57	@ 0x39
 8012b8c:	d052      	beq.n	8012c34 <_dtoa_r+0xae4>
 8012b8e:	3201      	adds	r2, #1
 8012b90:	701a      	strb	r2, [r3, #0]
 8012b92:	e613      	b.n	80127bc <_dtoa_r+0x66c>
 8012b94:	2a00      	cmp	r2, #0
 8012b96:	dd07      	ble.n	8012ba8 <_dtoa_r+0xa58>
 8012b98:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b9c:	d0ed      	beq.n	8012b7a <_dtoa_r+0xa2a>
 8012b9e:	9a00      	ldr	r2, [sp, #0]
 8012ba0:	f108 0301 	add.w	r3, r8, #1
 8012ba4:	7013      	strb	r3, [r2, #0]
 8012ba6:	e609      	b.n	80127bc <_dtoa_r+0x66c>
 8012ba8:	9b07      	ldr	r3, [sp, #28]
 8012baa:	9a07      	ldr	r2, [sp, #28]
 8012bac:	f803 8c01 	strb.w	r8, [r3, #-1]
 8012bb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012bb2:	4293      	cmp	r3, r2
 8012bb4:	d028      	beq.n	8012c08 <_dtoa_r+0xab8>
 8012bb6:	4649      	mov	r1, r9
 8012bb8:	2300      	movs	r3, #0
 8012bba:	220a      	movs	r2, #10
 8012bbc:	4658      	mov	r0, fp
 8012bbe:	f000 f8b3 	bl	8012d28 <__multadd>
 8012bc2:	42af      	cmp	r7, r5
 8012bc4:	4681      	mov	r9, r0
 8012bc6:	f04f 0300 	mov.w	r3, #0
 8012bca:	f04f 020a 	mov.w	r2, #10
 8012bce:	4639      	mov	r1, r7
 8012bd0:	4658      	mov	r0, fp
 8012bd2:	d107      	bne.n	8012be4 <_dtoa_r+0xa94>
 8012bd4:	f000 f8a8 	bl	8012d28 <__multadd>
 8012bd8:	4607      	mov	r7, r0
 8012bda:	4605      	mov	r5, r0
 8012bdc:	9b07      	ldr	r3, [sp, #28]
 8012bde:	3301      	adds	r3, #1
 8012be0:	9307      	str	r3, [sp, #28]
 8012be2:	e774      	b.n	8012ace <_dtoa_r+0x97e>
 8012be4:	f000 f8a0 	bl	8012d28 <__multadd>
 8012be8:	4629      	mov	r1, r5
 8012bea:	4607      	mov	r7, r0
 8012bec:	2300      	movs	r3, #0
 8012bee:	220a      	movs	r2, #10
 8012bf0:	4658      	mov	r0, fp
 8012bf2:	f000 f899 	bl	8012d28 <__multadd>
 8012bf6:	4605      	mov	r5, r0
 8012bf8:	e7f0      	b.n	8012bdc <_dtoa_r+0xa8c>
 8012bfa:	9b00      	ldr	r3, [sp, #0]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	bfcc      	ite	gt
 8012c00:	461e      	movgt	r6, r3
 8012c02:	2601      	movle	r6, #1
 8012c04:	4456      	add	r6, sl
 8012c06:	2700      	movs	r7, #0
 8012c08:	4649      	mov	r1, r9
 8012c0a:	2201      	movs	r2, #1
 8012c0c:	4658      	mov	r0, fp
 8012c0e:	f000 fa1d 	bl	801304c <__lshift>
 8012c12:	4621      	mov	r1, r4
 8012c14:	4681      	mov	r9, r0
 8012c16:	f000 fa85 	bl	8013124 <__mcmp>
 8012c1a:	2800      	cmp	r0, #0
 8012c1c:	dcb0      	bgt.n	8012b80 <_dtoa_r+0xa30>
 8012c1e:	d102      	bne.n	8012c26 <_dtoa_r+0xad6>
 8012c20:	f018 0f01 	tst.w	r8, #1
 8012c24:	d1ac      	bne.n	8012b80 <_dtoa_r+0xa30>
 8012c26:	4633      	mov	r3, r6
 8012c28:	461e      	mov	r6, r3
 8012c2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c2e:	2a30      	cmp	r2, #48	@ 0x30
 8012c30:	d0fa      	beq.n	8012c28 <_dtoa_r+0xad8>
 8012c32:	e5c3      	b.n	80127bc <_dtoa_r+0x66c>
 8012c34:	459a      	cmp	sl, r3
 8012c36:	d1a4      	bne.n	8012b82 <_dtoa_r+0xa32>
 8012c38:	9b04      	ldr	r3, [sp, #16]
 8012c3a:	3301      	adds	r3, #1
 8012c3c:	9304      	str	r3, [sp, #16]
 8012c3e:	2331      	movs	r3, #49	@ 0x31
 8012c40:	f88a 3000 	strb.w	r3, [sl]
 8012c44:	e5ba      	b.n	80127bc <_dtoa_r+0x66c>
 8012c46:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012c48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012ca4 <_dtoa_r+0xb54>
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	f43f aab6 	beq.w	80121be <_dtoa_r+0x6e>
 8012c52:	f10a 0308 	add.w	r3, sl, #8
 8012c56:	f7ff bab0 	b.w	80121ba <_dtoa_r+0x6a>
 8012c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c5c:	2b01      	cmp	r3, #1
 8012c5e:	f77f ae3a 	ble.w	80128d6 <_dtoa_r+0x786>
 8012c62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c64:	930a      	str	r3, [sp, #40]	@ 0x28
 8012c66:	2001      	movs	r0, #1
 8012c68:	e658      	b.n	801291c <_dtoa_r+0x7cc>
 8012c6a:	9b00      	ldr	r3, [sp, #0]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	f77f aed9 	ble.w	8012a24 <_dtoa_r+0x8d4>
 8012c72:	4656      	mov	r6, sl
 8012c74:	4621      	mov	r1, r4
 8012c76:	4648      	mov	r0, r9
 8012c78:	f7ff f9e2 	bl	8012040 <quorem>
 8012c7c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012c80:	f806 8b01 	strb.w	r8, [r6], #1
 8012c84:	9b00      	ldr	r3, [sp, #0]
 8012c86:	eba6 020a 	sub.w	r2, r6, sl
 8012c8a:	4293      	cmp	r3, r2
 8012c8c:	ddb5      	ble.n	8012bfa <_dtoa_r+0xaaa>
 8012c8e:	4649      	mov	r1, r9
 8012c90:	2300      	movs	r3, #0
 8012c92:	220a      	movs	r2, #10
 8012c94:	4658      	mov	r0, fp
 8012c96:	f000 f847 	bl	8012d28 <__multadd>
 8012c9a:	4681      	mov	r9, r0
 8012c9c:	e7ea      	b.n	8012c74 <_dtoa_r+0xb24>
 8012c9e:	bf00      	nop
 8012ca0:	08015707 	.word	0x08015707
 8012ca4:	080156fa 	.word	0x080156fa

08012ca8 <__ascii_mbtowc>:
 8012ca8:	b082      	sub	sp, #8
 8012caa:	b901      	cbnz	r1, 8012cae <__ascii_mbtowc+0x6>
 8012cac:	a901      	add	r1, sp, #4
 8012cae:	b142      	cbz	r2, 8012cc2 <__ascii_mbtowc+0x1a>
 8012cb0:	b14b      	cbz	r3, 8012cc6 <__ascii_mbtowc+0x1e>
 8012cb2:	7813      	ldrb	r3, [r2, #0]
 8012cb4:	600b      	str	r3, [r1, #0]
 8012cb6:	7812      	ldrb	r2, [r2, #0]
 8012cb8:	1e10      	subs	r0, r2, #0
 8012cba:	bf18      	it	ne
 8012cbc:	2001      	movne	r0, #1
 8012cbe:	b002      	add	sp, #8
 8012cc0:	4770      	bx	lr
 8012cc2:	4610      	mov	r0, r2
 8012cc4:	e7fb      	b.n	8012cbe <__ascii_mbtowc+0x16>
 8012cc6:	f06f 0001 	mvn.w	r0, #1
 8012cca:	e7f8      	b.n	8012cbe <__ascii_mbtowc+0x16>

08012ccc <_Balloc>:
 8012ccc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8012cce:	b570      	push	{r4, r5, r6, lr}
 8012cd0:	4605      	mov	r5, r0
 8012cd2:	460c      	mov	r4, r1
 8012cd4:	b17b      	cbz	r3, 8012cf6 <_Balloc+0x2a>
 8012cd6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8012cd8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8012cdc:	b9a0      	cbnz	r0, 8012d08 <_Balloc+0x3c>
 8012cde:	2101      	movs	r1, #1
 8012ce0:	fa01 f604 	lsl.w	r6, r1, r4
 8012ce4:	1d72      	adds	r2, r6, #5
 8012ce6:	0092      	lsls	r2, r2, #2
 8012ce8:	4628      	mov	r0, r5
 8012cea:	f000 fd73 	bl	80137d4 <_calloc_r>
 8012cee:	b148      	cbz	r0, 8012d04 <_Balloc+0x38>
 8012cf0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8012cf4:	e00b      	b.n	8012d0e <_Balloc+0x42>
 8012cf6:	2221      	movs	r2, #33	@ 0x21
 8012cf8:	2104      	movs	r1, #4
 8012cfa:	f000 fd6b 	bl	80137d4 <_calloc_r>
 8012cfe:	6468      	str	r0, [r5, #68]	@ 0x44
 8012d00:	2800      	cmp	r0, #0
 8012d02:	d1e8      	bne.n	8012cd6 <_Balloc+0xa>
 8012d04:	2000      	movs	r0, #0
 8012d06:	bd70      	pop	{r4, r5, r6, pc}
 8012d08:	6802      	ldr	r2, [r0, #0]
 8012d0a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8012d0e:	2300      	movs	r3, #0
 8012d10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012d14:	e7f7      	b.n	8012d06 <_Balloc+0x3a>

08012d16 <_Bfree>:
 8012d16:	b131      	cbz	r1, 8012d26 <_Bfree+0x10>
 8012d18:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8012d1a:	684a      	ldr	r2, [r1, #4]
 8012d1c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012d20:	6008      	str	r0, [r1, #0]
 8012d22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8012d26:	4770      	bx	lr

08012d28 <__multadd>:
 8012d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d2c:	690d      	ldr	r5, [r1, #16]
 8012d2e:	4607      	mov	r7, r0
 8012d30:	460c      	mov	r4, r1
 8012d32:	461e      	mov	r6, r3
 8012d34:	f101 0c14 	add.w	ip, r1, #20
 8012d38:	2000      	movs	r0, #0
 8012d3a:	f8dc 3000 	ldr.w	r3, [ip]
 8012d3e:	b299      	uxth	r1, r3
 8012d40:	fb02 6101 	mla	r1, r2, r1, r6
 8012d44:	0c1e      	lsrs	r6, r3, #16
 8012d46:	0c0b      	lsrs	r3, r1, #16
 8012d48:	fb02 3306 	mla	r3, r2, r6, r3
 8012d4c:	b289      	uxth	r1, r1
 8012d4e:	3001      	adds	r0, #1
 8012d50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012d54:	4285      	cmp	r5, r0
 8012d56:	f84c 1b04 	str.w	r1, [ip], #4
 8012d5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012d5e:	dcec      	bgt.n	8012d3a <__multadd+0x12>
 8012d60:	b30e      	cbz	r6, 8012da6 <__multadd+0x7e>
 8012d62:	68a3      	ldr	r3, [r4, #8]
 8012d64:	42ab      	cmp	r3, r5
 8012d66:	dc19      	bgt.n	8012d9c <__multadd+0x74>
 8012d68:	6861      	ldr	r1, [r4, #4]
 8012d6a:	4638      	mov	r0, r7
 8012d6c:	3101      	adds	r1, #1
 8012d6e:	f7ff ffad 	bl	8012ccc <_Balloc>
 8012d72:	4680      	mov	r8, r0
 8012d74:	b928      	cbnz	r0, 8012d82 <__multadd+0x5a>
 8012d76:	4602      	mov	r2, r0
 8012d78:	4b0c      	ldr	r3, [pc, #48]	@ (8012dac <__multadd+0x84>)
 8012d7a:	480d      	ldr	r0, [pc, #52]	@ (8012db0 <__multadd+0x88>)
 8012d7c:	21ba      	movs	r1, #186	@ 0xba
 8012d7e:	f000 fd0b 	bl	8013798 <__assert_func>
 8012d82:	6922      	ldr	r2, [r4, #16]
 8012d84:	3202      	adds	r2, #2
 8012d86:	f104 010c 	add.w	r1, r4, #12
 8012d8a:	0092      	lsls	r2, r2, #2
 8012d8c:	300c      	adds	r0, #12
 8012d8e:	f7fd fa55 	bl	801023c <memcpy>
 8012d92:	4621      	mov	r1, r4
 8012d94:	4638      	mov	r0, r7
 8012d96:	f7ff ffbe 	bl	8012d16 <_Bfree>
 8012d9a:	4644      	mov	r4, r8
 8012d9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012da0:	3501      	adds	r5, #1
 8012da2:	615e      	str	r6, [r3, #20]
 8012da4:	6125      	str	r5, [r4, #16]
 8012da6:	4620      	mov	r0, r4
 8012da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dac:	08015707 	.word	0x08015707
 8012db0:	08015770 	.word	0x08015770

08012db4 <__hi0bits>:
 8012db4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012db8:	4603      	mov	r3, r0
 8012dba:	bf36      	itet	cc
 8012dbc:	0403      	lslcc	r3, r0, #16
 8012dbe:	2000      	movcs	r0, #0
 8012dc0:	2010      	movcc	r0, #16
 8012dc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012dc6:	bf3c      	itt	cc
 8012dc8:	021b      	lslcc	r3, r3, #8
 8012dca:	3008      	addcc	r0, #8
 8012dcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012dd0:	bf3c      	itt	cc
 8012dd2:	011b      	lslcc	r3, r3, #4
 8012dd4:	3004      	addcc	r0, #4
 8012dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012dda:	bf3c      	itt	cc
 8012ddc:	009b      	lslcc	r3, r3, #2
 8012dde:	3002      	addcc	r0, #2
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	db05      	blt.n	8012df0 <__hi0bits+0x3c>
 8012de4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012de8:	f100 0001 	add.w	r0, r0, #1
 8012dec:	bf08      	it	eq
 8012dee:	2020      	moveq	r0, #32
 8012df0:	4770      	bx	lr

08012df2 <__lo0bits>:
 8012df2:	6803      	ldr	r3, [r0, #0]
 8012df4:	4602      	mov	r2, r0
 8012df6:	f013 0007 	ands.w	r0, r3, #7
 8012dfa:	d00b      	beq.n	8012e14 <__lo0bits+0x22>
 8012dfc:	07d9      	lsls	r1, r3, #31
 8012dfe:	d421      	bmi.n	8012e44 <__lo0bits+0x52>
 8012e00:	0798      	lsls	r0, r3, #30
 8012e02:	bf49      	itett	mi
 8012e04:	085b      	lsrmi	r3, r3, #1
 8012e06:	089b      	lsrpl	r3, r3, #2
 8012e08:	2001      	movmi	r0, #1
 8012e0a:	6013      	strmi	r3, [r2, #0]
 8012e0c:	bf5c      	itt	pl
 8012e0e:	6013      	strpl	r3, [r2, #0]
 8012e10:	2002      	movpl	r0, #2
 8012e12:	4770      	bx	lr
 8012e14:	b299      	uxth	r1, r3
 8012e16:	b909      	cbnz	r1, 8012e1c <__lo0bits+0x2a>
 8012e18:	0c1b      	lsrs	r3, r3, #16
 8012e1a:	2010      	movs	r0, #16
 8012e1c:	b2d9      	uxtb	r1, r3
 8012e1e:	b909      	cbnz	r1, 8012e24 <__lo0bits+0x32>
 8012e20:	3008      	adds	r0, #8
 8012e22:	0a1b      	lsrs	r3, r3, #8
 8012e24:	0719      	lsls	r1, r3, #28
 8012e26:	bf04      	itt	eq
 8012e28:	091b      	lsreq	r3, r3, #4
 8012e2a:	3004      	addeq	r0, #4
 8012e2c:	0799      	lsls	r1, r3, #30
 8012e2e:	bf04      	itt	eq
 8012e30:	089b      	lsreq	r3, r3, #2
 8012e32:	3002      	addeq	r0, #2
 8012e34:	07d9      	lsls	r1, r3, #31
 8012e36:	d403      	bmi.n	8012e40 <__lo0bits+0x4e>
 8012e38:	085b      	lsrs	r3, r3, #1
 8012e3a:	f100 0001 	add.w	r0, r0, #1
 8012e3e:	d003      	beq.n	8012e48 <__lo0bits+0x56>
 8012e40:	6013      	str	r3, [r2, #0]
 8012e42:	4770      	bx	lr
 8012e44:	2000      	movs	r0, #0
 8012e46:	4770      	bx	lr
 8012e48:	2020      	movs	r0, #32
 8012e4a:	4770      	bx	lr

08012e4c <__i2b>:
 8012e4c:	b510      	push	{r4, lr}
 8012e4e:	460c      	mov	r4, r1
 8012e50:	2101      	movs	r1, #1
 8012e52:	f7ff ff3b 	bl	8012ccc <_Balloc>
 8012e56:	4602      	mov	r2, r0
 8012e58:	b928      	cbnz	r0, 8012e66 <__i2b+0x1a>
 8012e5a:	4b05      	ldr	r3, [pc, #20]	@ (8012e70 <__i2b+0x24>)
 8012e5c:	4805      	ldr	r0, [pc, #20]	@ (8012e74 <__i2b+0x28>)
 8012e5e:	f240 1145 	movw	r1, #325	@ 0x145
 8012e62:	f000 fc99 	bl	8013798 <__assert_func>
 8012e66:	2301      	movs	r3, #1
 8012e68:	6144      	str	r4, [r0, #20]
 8012e6a:	6103      	str	r3, [r0, #16]
 8012e6c:	bd10      	pop	{r4, pc}
 8012e6e:	bf00      	nop
 8012e70:	08015707 	.word	0x08015707
 8012e74:	08015770 	.word	0x08015770

08012e78 <__multiply>:
 8012e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e7c:	4614      	mov	r4, r2
 8012e7e:	690a      	ldr	r2, [r1, #16]
 8012e80:	6923      	ldr	r3, [r4, #16]
 8012e82:	429a      	cmp	r2, r3
 8012e84:	bfa8      	it	ge
 8012e86:	4623      	movge	r3, r4
 8012e88:	460f      	mov	r7, r1
 8012e8a:	bfa4      	itt	ge
 8012e8c:	460c      	movge	r4, r1
 8012e8e:	461f      	movge	r7, r3
 8012e90:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8012e94:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8012e98:	68a3      	ldr	r3, [r4, #8]
 8012e9a:	6861      	ldr	r1, [r4, #4]
 8012e9c:	eb0a 0609 	add.w	r6, sl, r9
 8012ea0:	42b3      	cmp	r3, r6
 8012ea2:	b085      	sub	sp, #20
 8012ea4:	bfb8      	it	lt
 8012ea6:	3101      	addlt	r1, #1
 8012ea8:	f7ff ff10 	bl	8012ccc <_Balloc>
 8012eac:	b930      	cbnz	r0, 8012ebc <__multiply+0x44>
 8012eae:	4602      	mov	r2, r0
 8012eb0:	4b44      	ldr	r3, [pc, #272]	@ (8012fc4 <__multiply+0x14c>)
 8012eb2:	4845      	ldr	r0, [pc, #276]	@ (8012fc8 <__multiply+0x150>)
 8012eb4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012eb8:	f000 fc6e 	bl	8013798 <__assert_func>
 8012ebc:	f100 0514 	add.w	r5, r0, #20
 8012ec0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012ec4:	462b      	mov	r3, r5
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	4543      	cmp	r3, r8
 8012eca:	d321      	bcc.n	8012f10 <__multiply+0x98>
 8012ecc:	f107 0114 	add.w	r1, r7, #20
 8012ed0:	f104 0214 	add.w	r2, r4, #20
 8012ed4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8012ed8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8012edc:	9302      	str	r3, [sp, #8]
 8012ede:	1b13      	subs	r3, r2, r4
 8012ee0:	3b15      	subs	r3, #21
 8012ee2:	f023 0303 	bic.w	r3, r3, #3
 8012ee6:	3304      	adds	r3, #4
 8012ee8:	f104 0715 	add.w	r7, r4, #21
 8012eec:	42ba      	cmp	r2, r7
 8012eee:	bf38      	it	cc
 8012ef0:	2304      	movcc	r3, #4
 8012ef2:	9301      	str	r3, [sp, #4]
 8012ef4:	9b02      	ldr	r3, [sp, #8]
 8012ef6:	9103      	str	r1, [sp, #12]
 8012ef8:	428b      	cmp	r3, r1
 8012efa:	d80c      	bhi.n	8012f16 <__multiply+0x9e>
 8012efc:	2e00      	cmp	r6, #0
 8012efe:	dd03      	ble.n	8012f08 <__multiply+0x90>
 8012f00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d05b      	beq.n	8012fc0 <__multiply+0x148>
 8012f08:	6106      	str	r6, [r0, #16]
 8012f0a:	b005      	add	sp, #20
 8012f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f10:	f843 2b04 	str.w	r2, [r3], #4
 8012f14:	e7d8      	b.n	8012ec8 <__multiply+0x50>
 8012f16:	f8b1 a000 	ldrh.w	sl, [r1]
 8012f1a:	f1ba 0f00 	cmp.w	sl, #0
 8012f1e:	d024      	beq.n	8012f6a <__multiply+0xf2>
 8012f20:	f104 0e14 	add.w	lr, r4, #20
 8012f24:	46a9      	mov	r9, r5
 8012f26:	f04f 0c00 	mov.w	ip, #0
 8012f2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012f2e:	f8d9 3000 	ldr.w	r3, [r9]
 8012f32:	fa1f fb87 	uxth.w	fp, r7
 8012f36:	b29b      	uxth	r3, r3
 8012f38:	fb0a 330b 	mla	r3, sl, fp, r3
 8012f3c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8012f40:	f8d9 7000 	ldr.w	r7, [r9]
 8012f44:	4463      	add	r3, ip
 8012f46:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012f4a:	fb0a c70b 	mla	r7, sl, fp, ip
 8012f4e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8012f52:	b29b      	uxth	r3, r3
 8012f54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012f58:	4572      	cmp	r2, lr
 8012f5a:	f849 3b04 	str.w	r3, [r9], #4
 8012f5e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012f62:	d8e2      	bhi.n	8012f2a <__multiply+0xb2>
 8012f64:	9b01      	ldr	r3, [sp, #4]
 8012f66:	f845 c003 	str.w	ip, [r5, r3]
 8012f6a:	9b03      	ldr	r3, [sp, #12]
 8012f6c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012f70:	3104      	adds	r1, #4
 8012f72:	f1b9 0f00 	cmp.w	r9, #0
 8012f76:	d021      	beq.n	8012fbc <__multiply+0x144>
 8012f78:	682b      	ldr	r3, [r5, #0]
 8012f7a:	f104 0c14 	add.w	ip, r4, #20
 8012f7e:	46ae      	mov	lr, r5
 8012f80:	f04f 0a00 	mov.w	sl, #0
 8012f84:	f8bc b000 	ldrh.w	fp, [ip]
 8012f88:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8012f8c:	fb09 770b 	mla	r7, r9, fp, r7
 8012f90:	4457      	add	r7, sl
 8012f92:	b29b      	uxth	r3, r3
 8012f94:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012f98:	f84e 3b04 	str.w	r3, [lr], #4
 8012f9c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012fa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012fa4:	f8be 3000 	ldrh.w	r3, [lr]
 8012fa8:	fb09 330a 	mla	r3, r9, sl, r3
 8012fac:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8012fb0:	4562      	cmp	r2, ip
 8012fb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012fb6:	d8e5      	bhi.n	8012f84 <__multiply+0x10c>
 8012fb8:	9f01      	ldr	r7, [sp, #4]
 8012fba:	51eb      	str	r3, [r5, r7]
 8012fbc:	3504      	adds	r5, #4
 8012fbe:	e799      	b.n	8012ef4 <__multiply+0x7c>
 8012fc0:	3e01      	subs	r6, #1
 8012fc2:	e79b      	b.n	8012efc <__multiply+0x84>
 8012fc4:	08015707 	.word	0x08015707
 8012fc8:	08015770 	.word	0x08015770

08012fcc <__pow5mult>:
 8012fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fd0:	4615      	mov	r5, r2
 8012fd2:	f012 0203 	ands.w	r2, r2, #3
 8012fd6:	4607      	mov	r7, r0
 8012fd8:	460e      	mov	r6, r1
 8012fda:	d007      	beq.n	8012fec <__pow5mult+0x20>
 8012fdc:	4c1a      	ldr	r4, [pc, #104]	@ (8013048 <__pow5mult+0x7c>)
 8012fde:	3a01      	subs	r2, #1
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012fe6:	f7ff fe9f 	bl	8012d28 <__multadd>
 8012fea:	4606      	mov	r6, r0
 8012fec:	10ad      	asrs	r5, r5, #2
 8012fee:	d027      	beq.n	8013040 <__pow5mult+0x74>
 8012ff0:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8012ff2:	b944      	cbnz	r4, 8013006 <__pow5mult+0x3a>
 8012ff4:	f240 2171 	movw	r1, #625	@ 0x271
 8012ff8:	4638      	mov	r0, r7
 8012ffa:	f7ff ff27 	bl	8012e4c <__i2b>
 8012ffe:	2300      	movs	r3, #0
 8013000:	6438      	str	r0, [r7, #64]	@ 0x40
 8013002:	4604      	mov	r4, r0
 8013004:	6003      	str	r3, [r0, #0]
 8013006:	f04f 0900 	mov.w	r9, #0
 801300a:	07eb      	lsls	r3, r5, #31
 801300c:	d50a      	bpl.n	8013024 <__pow5mult+0x58>
 801300e:	4631      	mov	r1, r6
 8013010:	4622      	mov	r2, r4
 8013012:	4638      	mov	r0, r7
 8013014:	f7ff ff30 	bl	8012e78 <__multiply>
 8013018:	4631      	mov	r1, r6
 801301a:	4680      	mov	r8, r0
 801301c:	4638      	mov	r0, r7
 801301e:	f7ff fe7a 	bl	8012d16 <_Bfree>
 8013022:	4646      	mov	r6, r8
 8013024:	106d      	asrs	r5, r5, #1
 8013026:	d00b      	beq.n	8013040 <__pow5mult+0x74>
 8013028:	6820      	ldr	r0, [r4, #0]
 801302a:	b938      	cbnz	r0, 801303c <__pow5mult+0x70>
 801302c:	4622      	mov	r2, r4
 801302e:	4621      	mov	r1, r4
 8013030:	4638      	mov	r0, r7
 8013032:	f7ff ff21 	bl	8012e78 <__multiply>
 8013036:	6020      	str	r0, [r4, #0]
 8013038:	f8c0 9000 	str.w	r9, [r0]
 801303c:	4604      	mov	r4, r0
 801303e:	e7e4      	b.n	801300a <__pow5mult+0x3e>
 8013040:	4630      	mov	r0, r6
 8013042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013046:	bf00      	nop
 8013048:	080157cc 	.word	0x080157cc

0801304c <__lshift>:
 801304c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013050:	460c      	mov	r4, r1
 8013052:	6849      	ldr	r1, [r1, #4]
 8013054:	6923      	ldr	r3, [r4, #16]
 8013056:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801305a:	68a3      	ldr	r3, [r4, #8]
 801305c:	4607      	mov	r7, r0
 801305e:	4691      	mov	r9, r2
 8013060:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013064:	f108 0601 	add.w	r6, r8, #1
 8013068:	42b3      	cmp	r3, r6
 801306a:	db0b      	blt.n	8013084 <__lshift+0x38>
 801306c:	4638      	mov	r0, r7
 801306e:	f7ff fe2d 	bl	8012ccc <_Balloc>
 8013072:	4605      	mov	r5, r0
 8013074:	b948      	cbnz	r0, 801308a <__lshift+0x3e>
 8013076:	4602      	mov	r2, r0
 8013078:	4b28      	ldr	r3, [pc, #160]	@ (801311c <__lshift+0xd0>)
 801307a:	4829      	ldr	r0, [pc, #164]	@ (8013120 <__lshift+0xd4>)
 801307c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013080:	f000 fb8a 	bl	8013798 <__assert_func>
 8013084:	3101      	adds	r1, #1
 8013086:	005b      	lsls	r3, r3, #1
 8013088:	e7ee      	b.n	8013068 <__lshift+0x1c>
 801308a:	2300      	movs	r3, #0
 801308c:	f100 0114 	add.w	r1, r0, #20
 8013090:	f100 0210 	add.w	r2, r0, #16
 8013094:	4618      	mov	r0, r3
 8013096:	4553      	cmp	r3, sl
 8013098:	db33      	blt.n	8013102 <__lshift+0xb6>
 801309a:	6920      	ldr	r0, [r4, #16]
 801309c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80130a0:	f104 0314 	add.w	r3, r4, #20
 80130a4:	f019 091f 	ands.w	r9, r9, #31
 80130a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80130ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80130b0:	d02b      	beq.n	801310a <__lshift+0xbe>
 80130b2:	f1c9 0e20 	rsb	lr, r9, #32
 80130b6:	468a      	mov	sl, r1
 80130b8:	2200      	movs	r2, #0
 80130ba:	6818      	ldr	r0, [r3, #0]
 80130bc:	fa00 f009 	lsl.w	r0, r0, r9
 80130c0:	4310      	orrs	r0, r2
 80130c2:	f84a 0b04 	str.w	r0, [sl], #4
 80130c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80130ca:	459c      	cmp	ip, r3
 80130cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80130d0:	d8f3      	bhi.n	80130ba <__lshift+0x6e>
 80130d2:	ebac 0304 	sub.w	r3, ip, r4
 80130d6:	3b15      	subs	r3, #21
 80130d8:	f023 0303 	bic.w	r3, r3, #3
 80130dc:	3304      	adds	r3, #4
 80130de:	f104 0015 	add.w	r0, r4, #21
 80130e2:	4584      	cmp	ip, r0
 80130e4:	bf38      	it	cc
 80130e6:	2304      	movcc	r3, #4
 80130e8:	50ca      	str	r2, [r1, r3]
 80130ea:	b10a      	cbz	r2, 80130f0 <__lshift+0xa4>
 80130ec:	f108 0602 	add.w	r6, r8, #2
 80130f0:	3e01      	subs	r6, #1
 80130f2:	4638      	mov	r0, r7
 80130f4:	612e      	str	r6, [r5, #16]
 80130f6:	4621      	mov	r1, r4
 80130f8:	f7ff fe0d 	bl	8012d16 <_Bfree>
 80130fc:	4628      	mov	r0, r5
 80130fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013102:	f842 0f04 	str.w	r0, [r2, #4]!
 8013106:	3301      	adds	r3, #1
 8013108:	e7c5      	b.n	8013096 <__lshift+0x4a>
 801310a:	3904      	subs	r1, #4
 801310c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013110:	f841 2f04 	str.w	r2, [r1, #4]!
 8013114:	459c      	cmp	ip, r3
 8013116:	d8f9      	bhi.n	801310c <__lshift+0xc0>
 8013118:	e7ea      	b.n	80130f0 <__lshift+0xa4>
 801311a:	bf00      	nop
 801311c:	08015707 	.word	0x08015707
 8013120:	08015770 	.word	0x08015770

08013124 <__mcmp>:
 8013124:	690a      	ldr	r2, [r1, #16]
 8013126:	4603      	mov	r3, r0
 8013128:	6900      	ldr	r0, [r0, #16]
 801312a:	1a80      	subs	r0, r0, r2
 801312c:	b530      	push	{r4, r5, lr}
 801312e:	d10e      	bne.n	801314e <__mcmp+0x2a>
 8013130:	3314      	adds	r3, #20
 8013132:	3114      	adds	r1, #20
 8013134:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013138:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801313c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013140:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013144:	4295      	cmp	r5, r2
 8013146:	d003      	beq.n	8013150 <__mcmp+0x2c>
 8013148:	d205      	bcs.n	8013156 <__mcmp+0x32>
 801314a:	f04f 30ff 	mov.w	r0, #4294967295
 801314e:	bd30      	pop	{r4, r5, pc}
 8013150:	42a3      	cmp	r3, r4
 8013152:	d3f3      	bcc.n	801313c <__mcmp+0x18>
 8013154:	e7fb      	b.n	801314e <__mcmp+0x2a>
 8013156:	2001      	movs	r0, #1
 8013158:	e7f9      	b.n	801314e <__mcmp+0x2a>
	...

0801315c <__mdiff>:
 801315c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013160:	4689      	mov	r9, r1
 8013162:	4606      	mov	r6, r0
 8013164:	4611      	mov	r1, r2
 8013166:	4648      	mov	r0, r9
 8013168:	4614      	mov	r4, r2
 801316a:	f7ff ffdb 	bl	8013124 <__mcmp>
 801316e:	1e05      	subs	r5, r0, #0
 8013170:	d112      	bne.n	8013198 <__mdiff+0x3c>
 8013172:	4629      	mov	r1, r5
 8013174:	4630      	mov	r0, r6
 8013176:	f7ff fda9 	bl	8012ccc <_Balloc>
 801317a:	4602      	mov	r2, r0
 801317c:	b928      	cbnz	r0, 801318a <__mdiff+0x2e>
 801317e:	4b3f      	ldr	r3, [pc, #252]	@ (801327c <__mdiff+0x120>)
 8013180:	f240 2137 	movw	r1, #567	@ 0x237
 8013184:	483e      	ldr	r0, [pc, #248]	@ (8013280 <__mdiff+0x124>)
 8013186:	f000 fb07 	bl	8013798 <__assert_func>
 801318a:	2301      	movs	r3, #1
 801318c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013190:	4610      	mov	r0, r2
 8013192:	b003      	add	sp, #12
 8013194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013198:	bfbc      	itt	lt
 801319a:	464b      	movlt	r3, r9
 801319c:	46a1      	movlt	r9, r4
 801319e:	4630      	mov	r0, r6
 80131a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80131a4:	bfba      	itte	lt
 80131a6:	461c      	movlt	r4, r3
 80131a8:	2501      	movlt	r5, #1
 80131aa:	2500      	movge	r5, #0
 80131ac:	f7ff fd8e 	bl	8012ccc <_Balloc>
 80131b0:	4602      	mov	r2, r0
 80131b2:	b918      	cbnz	r0, 80131bc <__mdiff+0x60>
 80131b4:	4b31      	ldr	r3, [pc, #196]	@ (801327c <__mdiff+0x120>)
 80131b6:	f240 2145 	movw	r1, #581	@ 0x245
 80131ba:	e7e3      	b.n	8013184 <__mdiff+0x28>
 80131bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80131c0:	6926      	ldr	r6, [r4, #16]
 80131c2:	60c5      	str	r5, [r0, #12]
 80131c4:	f109 0310 	add.w	r3, r9, #16
 80131c8:	f109 0514 	add.w	r5, r9, #20
 80131cc:	f104 0e14 	add.w	lr, r4, #20
 80131d0:	f100 0b14 	add.w	fp, r0, #20
 80131d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80131d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80131dc:	9301      	str	r3, [sp, #4]
 80131de:	46d9      	mov	r9, fp
 80131e0:	f04f 0c00 	mov.w	ip, #0
 80131e4:	9b01      	ldr	r3, [sp, #4]
 80131e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80131ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80131ee:	9301      	str	r3, [sp, #4]
 80131f0:	fa1f f38a 	uxth.w	r3, sl
 80131f4:	4619      	mov	r1, r3
 80131f6:	b283      	uxth	r3, r0
 80131f8:	1acb      	subs	r3, r1, r3
 80131fa:	0c00      	lsrs	r0, r0, #16
 80131fc:	4463      	add	r3, ip
 80131fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013202:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013206:	b29b      	uxth	r3, r3
 8013208:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801320c:	4576      	cmp	r6, lr
 801320e:	f849 3b04 	str.w	r3, [r9], #4
 8013212:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013216:	d8e5      	bhi.n	80131e4 <__mdiff+0x88>
 8013218:	1b33      	subs	r3, r6, r4
 801321a:	3b15      	subs	r3, #21
 801321c:	f023 0303 	bic.w	r3, r3, #3
 8013220:	3415      	adds	r4, #21
 8013222:	3304      	adds	r3, #4
 8013224:	42a6      	cmp	r6, r4
 8013226:	bf38      	it	cc
 8013228:	2304      	movcc	r3, #4
 801322a:	441d      	add	r5, r3
 801322c:	445b      	add	r3, fp
 801322e:	461e      	mov	r6, r3
 8013230:	462c      	mov	r4, r5
 8013232:	4544      	cmp	r4, r8
 8013234:	d30e      	bcc.n	8013254 <__mdiff+0xf8>
 8013236:	f108 0103 	add.w	r1, r8, #3
 801323a:	1b49      	subs	r1, r1, r5
 801323c:	f021 0103 	bic.w	r1, r1, #3
 8013240:	3d03      	subs	r5, #3
 8013242:	45a8      	cmp	r8, r5
 8013244:	bf38      	it	cc
 8013246:	2100      	movcc	r1, #0
 8013248:	440b      	add	r3, r1
 801324a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801324e:	b191      	cbz	r1, 8013276 <__mdiff+0x11a>
 8013250:	6117      	str	r7, [r2, #16]
 8013252:	e79d      	b.n	8013190 <__mdiff+0x34>
 8013254:	f854 1b04 	ldr.w	r1, [r4], #4
 8013258:	46e6      	mov	lr, ip
 801325a:	0c08      	lsrs	r0, r1, #16
 801325c:	fa1c fc81 	uxtah	ip, ip, r1
 8013260:	4471      	add	r1, lr
 8013262:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013266:	b289      	uxth	r1, r1
 8013268:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801326c:	f846 1b04 	str.w	r1, [r6], #4
 8013270:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013274:	e7dd      	b.n	8013232 <__mdiff+0xd6>
 8013276:	3f01      	subs	r7, #1
 8013278:	e7e7      	b.n	801324a <__mdiff+0xee>
 801327a:	bf00      	nop
 801327c:	08015707 	.word	0x08015707
 8013280:	08015770 	.word	0x08015770

08013284 <__d2b>:
 8013284:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013288:	460f      	mov	r7, r1
 801328a:	2101      	movs	r1, #1
 801328c:	ec59 8b10 	vmov	r8, r9, d0
 8013290:	4616      	mov	r6, r2
 8013292:	f7ff fd1b 	bl	8012ccc <_Balloc>
 8013296:	4604      	mov	r4, r0
 8013298:	b930      	cbnz	r0, 80132a8 <__d2b+0x24>
 801329a:	4602      	mov	r2, r0
 801329c:	4b23      	ldr	r3, [pc, #140]	@ (801332c <__d2b+0xa8>)
 801329e:	4824      	ldr	r0, [pc, #144]	@ (8013330 <__d2b+0xac>)
 80132a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80132a4:	f000 fa78 	bl	8013798 <__assert_func>
 80132a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80132ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80132b0:	b10d      	cbz	r5, 80132b6 <__d2b+0x32>
 80132b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80132b6:	9301      	str	r3, [sp, #4]
 80132b8:	f1b8 0300 	subs.w	r3, r8, #0
 80132bc:	d023      	beq.n	8013306 <__d2b+0x82>
 80132be:	4668      	mov	r0, sp
 80132c0:	9300      	str	r3, [sp, #0]
 80132c2:	f7ff fd96 	bl	8012df2 <__lo0bits>
 80132c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80132ca:	b1d0      	cbz	r0, 8013302 <__d2b+0x7e>
 80132cc:	f1c0 0320 	rsb	r3, r0, #32
 80132d0:	fa02 f303 	lsl.w	r3, r2, r3
 80132d4:	430b      	orrs	r3, r1
 80132d6:	40c2      	lsrs	r2, r0
 80132d8:	6163      	str	r3, [r4, #20]
 80132da:	9201      	str	r2, [sp, #4]
 80132dc:	9b01      	ldr	r3, [sp, #4]
 80132de:	61a3      	str	r3, [r4, #24]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	bf0c      	ite	eq
 80132e4:	2201      	moveq	r2, #1
 80132e6:	2202      	movne	r2, #2
 80132e8:	6122      	str	r2, [r4, #16]
 80132ea:	b1a5      	cbz	r5, 8013316 <__d2b+0x92>
 80132ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80132f0:	4405      	add	r5, r0
 80132f2:	603d      	str	r5, [r7, #0]
 80132f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80132f8:	6030      	str	r0, [r6, #0]
 80132fa:	4620      	mov	r0, r4
 80132fc:	b003      	add	sp, #12
 80132fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013302:	6161      	str	r1, [r4, #20]
 8013304:	e7ea      	b.n	80132dc <__d2b+0x58>
 8013306:	a801      	add	r0, sp, #4
 8013308:	f7ff fd73 	bl	8012df2 <__lo0bits>
 801330c:	9b01      	ldr	r3, [sp, #4]
 801330e:	6163      	str	r3, [r4, #20]
 8013310:	3020      	adds	r0, #32
 8013312:	2201      	movs	r2, #1
 8013314:	e7e8      	b.n	80132e8 <__d2b+0x64>
 8013316:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801331a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801331e:	6038      	str	r0, [r7, #0]
 8013320:	6918      	ldr	r0, [r3, #16]
 8013322:	f7ff fd47 	bl	8012db4 <__hi0bits>
 8013326:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801332a:	e7e5      	b.n	80132f8 <__d2b+0x74>
 801332c:	08015707 	.word	0x08015707
 8013330:	08015770 	.word	0x08015770

08013334 <_realloc_r>:
 8013334:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013338:	4682      	mov	sl, r0
 801333a:	4693      	mov	fp, r2
 801333c:	460c      	mov	r4, r1
 801333e:	b929      	cbnz	r1, 801334c <_realloc_r+0x18>
 8013340:	4611      	mov	r1, r2
 8013342:	b003      	add	sp, #12
 8013344:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013348:	f7fc ba40 	b.w	800f7cc <_malloc_r>
 801334c:	f7fc fc78 	bl	800fc40 <__malloc_lock>
 8013350:	f10b 080b 	add.w	r8, fp, #11
 8013354:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8013358:	f1b8 0f16 	cmp.w	r8, #22
 801335c:	f1a4 0908 	sub.w	r9, r4, #8
 8013360:	f025 0603 	bic.w	r6, r5, #3
 8013364:	d908      	bls.n	8013378 <_realloc_r+0x44>
 8013366:	f038 0807 	bics.w	r8, r8, #7
 801336a:	d507      	bpl.n	801337c <_realloc_r+0x48>
 801336c:	230c      	movs	r3, #12
 801336e:	f8ca 3000 	str.w	r3, [sl]
 8013372:	f04f 0b00 	mov.w	fp, #0
 8013376:	e032      	b.n	80133de <_realloc_r+0xaa>
 8013378:	f04f 0810 	mov.w	r8, #16
 801337c:	45c3      	cmp	fp, r8
 801337e:	d8f5      	bhi.n	801336c <_realloc_r+0x38>
 8013380:	4546      	cmp	r6, r8
 8013382:	f280 8174 	bge.w	801366e <_realloc_r+0x33a>
 8013386:	4b9e      	ldr	r3, [pc, #632]	@ (8013600 <_realloc_r+0x2cc>)
 8013388:	f8d3 c008 	ldr.w	ip, [r3, #8]
 801338c:	eb09 0106 	add.w	r1, r9, r6
 8013390:	458c      	cmp	ip, r1
 8013392:	6848      	ldr	r0, [r1, #4]
 8013394:	d005      	beq.n	80133a2 <_realloc_r+0x6e>
 8013396:	f020 0201 	bic.w	r2, r0, #1
 801339a:	440a      	add	r2, r1
 801339c:	6852      	ldr	r2, [r2, #4]
 801339e:	07d7      	lsls	r7, r2, #31
 80133a0:	d449      	bmi.n	8013436 <_realloc_r+0x102>
 80133a2:	f020 0003 	bic.w	r0, r0, #3
 80133a6:	458c      	cmp	ip, r1
 80133a8:	eb06 0700 	add.w	r7, r6, r0
 80133ac:	d11b      	bne.n	80133e6 <_realloc_r+0xb2>
 80133ae:	f108 0210 	add.w	r2, r8, #16
 80133b2:	42ba      	cmp	r2, r7
 80133b4:	dc41      	bgt.n	801343a <_realloc_r+0x106>
 80133b6:	eb09 0208 	add.w	r2, r9, r8
 80133ba:	eba7 0708 	sub.w	r7, r7, r8
 80133be:	f047 0701 	orr.w	r7, r7, #1
 80133c2:	609a      	str	r2, [r3, #8]
 80133c4:	6057      	str	r7, [r2, #4]
 80133c6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80133ca:	f003 0301 	and.w	r3, r3, #1
 80133ce:	ea43 0308 	orr.w	r3, r3, r8
 80133d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80133d6:	4650      	mov	r0, sl
 80133d8:	f7fc fc38 	bl	800fc4c <__malloc_unlock>
 80133dc:	46a3      	mov	fp, r4
 80133de:	4658      	mov	r0, fp
 80133e0:	b003      	add	sp, #12
 80133e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133e6:	45b8      	cmp	r8, r7
 80133e8:	dc27      	bgt.n	801343a <_realloc_r+0x106>
 80133ea:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80133ee:	60d3      	str	r3, [r2, #12]
 80133f0:	609a      	str	r2, [r3, #8]
 80133f2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80133f6:	eba7 0008 	sub.w	r0, r7, r8
 80133fa:	280f      	cmp	r0, #15
 80133fc:	f003 0301 	and.w	r3, r3, #1
 8013400:	eb09 0207 	add.w	r2, r9, r7
 8013404:	f240 8135 	bls.w	8013672 <_realloc_r+0x33e>
 8013408:	eb09 0108 	add.w	r1, r9, r8
 801340c:	ea48 0303 	orr.w	r3, r8, r3
 8013410:	f040 0001 	orr.w	r0, r0, #1
 8013414:	f8c9 3004 	str.w	r3, [r9, #4]
 8013418:	6048      	str	r0, [r1, #4]
 801341a:	6853      	ldr	r3, [r2, #4]
 801341c:	f043 0301 	orr.w	r3, r3, #1
 8013420:	6053      	str	r3, [r2, #4]
 8013422:	3108      	adds	r1, #8
 8013424:	4650      	mov	r0, sl
 8013426:	f7fc ff7d 	bl	8010324 <_free_r>
 801342a:	4650      	mov	r0, sl
 801342c:	f7fc fc0e 	bl	800fc4c <__malloc_unlock>
 8013430:	f109 0b08 	add.w	fp, r9, #8
 8013434:	e7d3      	b.n	80133de <_realloc_r+0xaa>
 8013436:	2000      	movs	r0, #0
 8013438:	4601      	mov	r1, r0
 801343a:	07ea      	lsls	r2, r5, #31
 801343c:	f100 80c7 	bmi.w	80135ce <_realloc_r+0x29a>
 8013440:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8013444:	eba9 0505 	sub.w	r5, r9, r5
 8013448:	686a      	ldr	r2, [r5, #4]
 801344a:	f022 0203 	bic.w	r2, r2, #3
 801344e:	4432      	add	r2, r6
 8013450:	9201      	str	r2, [sp, #4]
 8013452:	2900      	cmp	r1, #0
 8013454:	f000 8086 	beq.w	8013564 <_realloc_r+0x230>
 8013458:	458c      	cmp	ip, r1
 801345a:	eb00 0702 	add.w	r7, r0, r2
 801345e:	d149      	bne.n	80134f4 <_realloc_r+0x1c0>
 8013460:	f108 0210 	add.w	r2, r8, #16
 8013464:	42ba      	cmp	r2, r7
 8013466:	dc7d      	bgt.n	8013564 <_realloc_r+0x230>
 8013468:	46ab      	mov	fp, r5
 801346a:	68ea      	ldr	r2, [r5, #12]
 801346c:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8013470:	60ca      	str	r2, [r1, #12]
 8013472:	6091      	str	r1, [r2, #8]
 8013474:	1f32      	subs	r2, r6, #4
 8013476:	2a24      	cmp	r2, #36	@ 0x24
 8013478:	d836      	bhi.n	80134e8 <_realloc_r+0x1b4>
 801347a:	2a13      	cmp	r2, #19
 801347c:	d932      	bls.n	80134e4 <_realloc_r+0x1b0>
 801347e:	6821      	ldr	r1, [r4, #0]
 8013480:	60a9      	str	r1, [r5, #8]
 8013482:	6861      	ldr	r1, [r4, #4]
 8013484:	60e9      	str	r1, [r5, #12]
 8013486:	2a1b      	cmp	r2, #27
 8013488:	d81a      	bhi.n	80134c0 <_realloc_r+0x18c>
 801348a:	3408      	adds	r4, #8
 801348c:	f105 0210 	add.w	r2, r5, #16
 8013490:	6821      	ldr	r1, [r4, #0]
 8013492:	6011      	str	r1, [r2, #0]
 8013494:	6861      	ldr	r1, [r4, #4]
 8013496:	6051      	str	r1, [r2, #4]
 8013498:	68a1      	ldr	r1, [r4, #8]
 801349a:	6091      	str	r1, [r2, #8]
 801349c:	eb05 0208 	add.w	r2, r5, r8
 80134a0:	eba7 0708 	sub.w	r7, r7, r8
 80134a4:	f047 0701 	orr.w	r7, r7, #1
 80134a8:	609a      	str	r2, [r3, #8]
 80134aa:	6057      	str	r7, [r2, #4]
 80134ac:	686b      	ldr	r3, [r5, #4]
 80134ae:	f003 0301 	and.w	r3, r3, #1
 80134b2:	ea43 0308 	orr.w	r3, r3, r8
 80134b6:	606b      	str	r3, [r5, #4]
 80134b8:	4650      	mov	r0, sl
 80134ba:	f7fc fbc7 	bl	800fc4c <__malloc_unlock>
 80134be:	e78e      	b.n	80133de <_realloc_r+0xaa>
 80134c0:	68a1      	ldr	r1, [r4, #8]
 80134c2:	6129      	str	r1, [r5, #16]
 80134c4:	68e1      	ldr	r1, [r4, #12]
 80134c6:	6169      	str	r1, [r5, #20]
 80134c8:	2a24      	cmp	r2, #36	@ 0x24
 80134ca:	bf01      	itttt	eq
 80134cc:	6922      	ldreq	r2, [r4, #16]
 80134ce:	61aa      	streq	r2, [r5, #24]
 80134d0:	6961      	ldreq	r1, [r4, #20]
 80134d2:	61e9      	streq	r1, [r5, #28]
 80134d4:	bf19      	ittee	ne
 80134d6:	3410      	addne	r4, #16
 80134d8:	f105 0218 	addne.w	r2, r5, #24
 80134dc:	f105 0220 	addeq.w	r2, r5, #32
 80134e0:	3418      	addeq	r4, #24
 80134e2:	e7d5      	b.n	8013490 <_realloc_r+0x15c>
 80134e4:	465a      	mov	r2, fp
 80134e6:	e7d3      	b.n	8013490 <_realloc_r+0x15c>
 80134e8:	4621      	mov	r1, r4
 80134ea:	4658      	mov	r0, fp
 80134ec:	f7fe fcc4 	bl	8011e78 <memmove>
 80134f0:	4b43      	ldr	r3, [pc, #268]	@ (8013600 <_realloc_r+0x2cc>)
 80134f2:	e7d3      	b.n	801349c <_realloc_r+0x168>
 80134f4:	45b8      	cmp	r8, r7
 80134f6:	dc35      	bgt.n	8013564 <_realloc_r+0x230>
 80134f8:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80134fc:	4628      	mov	r0, r5
 80134fe:	60d3      	str	r3, [r2, #12]
 8013500:	609a      	str	r2, [r3, #8]
 8013502:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8013506:	68eb      	ldr	r3, [r5, #12]
 8013508:	60d3      	str	r3, [r2, #12]
 801350a:	609a      	str	r2, [r3, #8]
 801350c:	1f32      	subs	r2, r6, #4
 801350e:	2a24      	cmp	r2, #36	@ 0x24
 8013510:	d824      	bhi.n	801355c <_realloc_r+0x228>
 8013512:	2a13      	cmp	r2, #19
 8013514:	d908      	bls.n	8013528 <_realloc_r+0x1f4>
 8013516:	6823      	ldr	r3, [r4, #0]
 8013518:	60ab      	str	r3, [r5, #8]
 801351a:	6863      	ldr	r3, [r4, #4]
 801351c:	60eb      	str	r3, [r5, #12]
 801351e:	2a1b      	cmp	r2, #27
 8013520:	d80a      	bhi.n	8013538 <_realloc_r+0x204>
 8013522:	3408      	adds	r4, #8
 8013524:	f105 0010 	add.w	r0, r5, #16
 8013528:	6823      	ldr	r3, [r4, #0]
 801352a:	6003      	str	r3, [r0, #0]
 801352c:	6863      	ldr	r3, [r4, #4]
 801352e:	6043      	str	r3, [r0, #4]
 8013530:	68a3      	ldr	r3, [r4, #8]
 8013532:	6083      	str	r3, [r0, #8]
 8013534:	46a9      	mov	r9, r5
 8013536:	e75c      	b.n	80133f2 <_realloc_r+0xbe>
 8013538:	68a3      	ldr	r3, [r4, #8]
 801353a:	612b      	str	r3, [r5, #16]
 801353c:	68e3      	ldr	r3, [r4, #12]
 801353e:	616b      	str	r3, [r5, #20]
 8013540:	2a24      	cmp	r2, #36	@ 0x24
 8013542:	bf01      	itttt	eq
 8013544:	6923      	ldreq	r3, [r4, #16]
 8013546:	61ab      	streq	r3, [r5, #24]
 8013548:	6963      	ldreq	r3, [r4, #20]
 801354a:	61eb      	streq	r3, [r5, #28]
 801354c:	bf19      	ittee	ne
 801354e:	3410      	addne	r4, #16
 8013550:	f105 0018 	addne.w	r0, r5, #24
 8013554:	f105 0020 	addeq.w	r0, r5, #32
 8013558:	3418      	addeq	r4, #24
 801355a:	e7e5      	b.n	8013528 <_realloc_r+0x1f4>
 801355c:	4621      	mov	r1, r4
 801355e:	f7fe fc8b 	bl	8011e78 <memmove>
 8013562:	e7e7      	b.n	8013534 <_realloc_r+0x200>
 8013564:	9b01      	ldr	r3, [sp, #4]
 8013566:	4598      	cmp	r8, r3
 8013568:	dc31      	bgt.n	80135ce <_realloc_r+0x29a>
 801356a:	4628      	mov	r0, r5
 801356c:	68eb      	ldr	r3, [r5, #12]
 801356e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8013572:	60d3      	str	r3, [r2, #12]
 8013574:	609a      	str	r2, [r3, #8]
 8013576:	1f32      	subs	r2, r6, #4
 8013578:	2a24      	cmp	r2, #36	@ 0x24
 801357a:	d824      	bhi.n	80135c6 <_realloc_r+0x292>
 801357c:	2a13      	cmp	r2, #19
 801357e:	d908      	bls.n	8013592 <_realloc_r+0x25e>
 8013580:	6823      	ldr	r3, [r4, #0]
 8013582:	60ab      	str	r3, [r5, #8]
 8013584:	6863      	ldr	r3, [r4, #4]
 8013586:	60eb      	str	r3, [r5, #12]
 8013588:	2a1b      	cmp	r2, #27
 801358a:	d80a      	bhi.n	80135a2 <_realloc_r+0x26e>
 801358c:	3408      	adds	r4, #8
 801358e:	f105 0010 	add.w	r0, r5, #16
 8013592:	6823      	ldr	r3, [r4, #0]
 8013594:	6003      	str	r3, [r0, #0]
 8013596:	6863      	ldr	r3, [r4, #4]
 8013598:	6043      	str	r3, [r0, #4]
 801359a:	68a3      	ldr	r3, [r4, #8]
 801359c:	6083      	str	r3, [r0, #8]
 801359e:	9f01      	ldr	r7, [sp, #4]
 80135a0:	e7c8      	b.n	8013534 <_realloc_r+0x200>
 80135a2:	68a3      	ldr	r3, [r4, #8]
 80135a4:	612b      	str	r3, [r5, #16]
 80135a6:	68e3      	ldr	r3, [r4, #12]
 80135a8:	616b      	str	r3, [r5, #20]
 80135aa:	2a24      	cmp	r2, #36	@ 0x24
 80135ac:	bf01      	itttt	eq
 80135ae:	6923      	ldreq	r3, [r4, #16]
 80135b0:	61ab      	streq	r3, [r5, #24]
 80135b2:	6963      	ldreq	r3, [r4, #20]
 80135b4:	61eb      	streq	r3, [r5, #28]
 80135b6:	bf19      	ittee	ne
 80135b8:	3410      	addne	r4, #16
 80135ba:	f105 0018 	addne.w	r0, r5, #24
 80135be:	f105 0020 	addeq.w	r0, r5, #32
 80135c2:	3418      	addeq	r4, #24
 80135c4:	e7e5      	b.n	8013592 <_realloc_r+0x25e>
 80135c6:	4621      	mov	r1, r4
 80135c8:	f7fe fc56 	bl	8011e78 <memmove>
 80135cc:	e7e7      	b.n	801359e <_realloc_r+0x26a>
 80135ce:	4659      	mov	r1, fp
 80135d0:	4650      	mov	r0, sl
 80135d2:	f7fc f8fb 	bl	800f7cc <_malloc_r>
 80135d6:	4683      	mov	fp, r0
 80135d8:	b918      	cbnz	r0, 80135e2 <_realloc_r+0x2ae>
 80135da:	4650      	mov	r0, sl
 80135dc:	f7fc fb36 	bl	800fc4c <__malloc_unlock>
 80135e0:	e6c7      	b.n	8013372 <_realloc_r+0x3e>
 80135e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80135e6:	f023 0301 	bic.w	r3, r3, #1
 80135ea:	444b      	add	r3, r9
 80135ec:	f1a0 0208 	sub.w	r2, r0, #8
 80135f0:	4293      	cmp	r3, r2
 80135f2:	d107      	bne.n	8013604 <_realloc_r+0x2d0>
 80135f4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80135f8:	f027 0703 	bic.w	r7, r7, #3
 80135fc:	4437      	add	r7, r6
 80135fe:	e6f8      	b.n	80133f2 <_realloc_r+0xbe>
 8013600:	20000020 	.word	0x20000020
 8013604:	1f32      	subs	r2, r6, #4
 8013606:	2a24      	cmp	r2, #36	@ 0x24
 8013608:	d82d      	bhi.n	8013666 <_realloc_r+0x332>
 801360a:	2a13      	cmp	r2, #19
 801360c:	d928      	bls.n	8013660 <_realloc_r+0x32c>
 801360e:	6823      	ldr	r3, [r4, #0]
 8013610:	6003      	str	r3, [r0, #0]
 8013612:	6863      	ldr	r3, [r4, #4]
 8013614:	6043      	str	r3, [r0, #4]
 8013616:	2a1b      	cmp	r2, #27
 8013618:	d80e      	bhi.n	8013638 <_realloc_r+0x304>
 801361a:	f104 0208 	add.w	r2, r4, #8
 801361e:	f100 0308 	add.w	r3, r0, #8
 8013622:	6811      	ldr	r1, [r2, #0]
 8013624:	6019      	str	r1, [r3, #0]
 8013626:	6851      	ldr	r1, [r2, #4]
 8013628:	6059      	str	r1, [r3, #4]
 801362a:	6892      	ldr	r2, [r2, #8]
 801362c:	609a      	str	r2, [r3, #8]
 801362e:	4621      	mov	r1, r4
 8013630:	4650      	mov	r0, sl
 8013632:	f7fc fe77 	bl	8010324 <_free_r>
 8013636:	e73f      	b.n	80134b8 <_realloc_r+0x184>
 8013638:	68a3      	ldr	r3, [r4, #8]
 801363a:	6083      	str	r3, [r0, #8]
 801363c:	68e3      	ldr	r3, [r4, #12]
 801363e:	60c3      	str	r3, [r0, #12]
 8013640:	2a24      	cmp	r2, #36	@ 0x24
 8013642:	bf01      	itttt	eq
 8013644:	6923      	ldreq	r3, [r4, #16]
 8013646:	6103      	streq	r3, [r0, #16]
 8013648:	6961      	ldreq	r1, [r4, #20]
 801364a:	6141      	streq	r1, [r0, #20]
 801364c:	bf19      	ittee	ne
 801364e:	f104 0210 	addne.w	r2, r4, #16
 8013652:	f100 0310 	addne.w	r3, r0, #16
 8013656:	f104 0218 	addeq.w	r2, r4, #24
 801365a:	f100 0318 	addeq.w	r3, r0, #24
 801365e:	e7e0      	b.n	8013622 <_realloc_r+0x2ee>
 8013660:	4603      	mov	r3, r0
 8013662:	4622      	mov	r2, r4
 8013664:	e7dd      	b.n	8013622 <_realloc_r+0x2ee>
 8013666:	4621      	mov	r1, r4
 8013668:	f7fe fc06 	bl	8011e78 <memmove>
 801366c:	e7df      	b.n	801362e <_realloc_r+0x2fa>
 801366e:	4637      	mov	r7, r6
 8013670:	e6bf      	b.n	80133f2 <_realloc_r+0xbe>
 8013672:	431f      	orrs	r7, r3
 8013674:	f8c9 7004 	str.w	r7, [r9, #4]
 8013678:	6853      	ldr	r3, [r2, #4]
 801367a:	f043 0301 	orr.w	r3, r3, #1
 801367e:	6053      	str	r3, [r2, #4]
 8013680:	e6d3      	b.n	801342a <_realloc_r+0xf6>
 8013682:	bf00      	nop

08013684 <__ascii_wctomb>:
 8013684:	4603      	mov	r3, r0
 8013686:	4608      	mov	r0, r1
 8013688:	b141      	cbz	r1, 801369c <__ascii_wctomb+0x18>
 801368a:	2aff      	cmp	r2, #255	@ 0xff
 801368c:	d904      	bls.n	8013698 <__ascii_wctomb+0x14>
 801368e:	228a      	movs	r2, #138	@ 0x8a
 8013690:	601a      	str	r2, [r3, #0]
 8013692:	f04f 30ff 	mov.w	r0, #4294967295
 8013696:	4770      	bx	lr
 8013698:	700a      	strb	r2, [r1, #0]
 801369a:	2001      	movs	r0, #1
 801369c:	4770      	bx	lr

0801369e <__ssprint_r>:
 801369e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136a2:	6893      	ldr	r3, [r2, #8]
 80136a4:	f8d2 b000 	ldr.w	fp, [r2]
 80136a8:	9001      	str	r0, [sp, #4]
 80136aa:	460c      	mov	r4, r1
 80136ac:	4617      	mov	r7, r2
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d157      	bne.n	8013762 <__ssprint_r+0xc4>
 80136b2:	2000      	movs	r0, #0
 80136b4:	2300      	movs	r3, #0
 80136b6:	607b      	str	r3, [r7, #4]
 80136b8:	b003      	add	sp, #12
 80136ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136be:	e9db a800 	ldrd	sl, r8, [fp]
 80136c2:	f10b 0b08 	add.w	fp, fp, #8
 80136c6:	68a6      	ldr	r6, [r4, #8]
 80136c8:	6820      	ldr	r0, [r4, #0]
 80136ca:	f1b8 0f00 	cmp.w	r8, #0
 80136ce:	d0f6      	beq.n	80136be <__ssprint_r+0x20>
 80136d0:	45b0      	cmp	r8, r6
 80136d2:	d32e      	bcc.n	8013732 <__ssprint_r+0x94>
 80136d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80136d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80136dc:	d029      	beq.n	8013732 <__ssprint_r+0x94>
 80136de:	6921      	ldr	r1, [r4, #16]
 80136e0:	6965      	ldr	r5, [r4, #20]
 80136e2:	eba0 0901 	sub.w	r9, r0, r1
 80136e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80136ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80136ee:	f109 0001 	add.w	r0, r9, #1
 80136f2:	106d      	asrs	r5, r5, #1
 80136f4:	4440      	add	r0, r8
 80136f6:	4285      	cmp	r5, r0
 80136f8:	bf38      	it	cc
 80136fa:	4605      	movcc	r5, r0
 80136fc:	0553      	lsls	r3, r2, #21
 80136fe:	d534      	bpl.n	801376a <__ssprint_r+0xcc>
 8013700:	9801      	ldr	r0, [sp, #4]
 8013702:	4629      	mov	r1, r5
 8013704:	f7fc f862 	bl	800f7cc <_malloc_r>
 8013708:	4606      	mov	r6, r0
 801370a:	2800      	cmp	r0, #0
 801370c:	d038      	beq.n	8013780 <__ssprint_r+0xe2>
 801370e:	464a      	mov	r2, r9
 8013710:	6921      	ldr	r1, [r4, #16]
 8013712:	f7fc fd93 	bl	801023c <memcpy>
 8013716:	89a2      	ldrh	r2, [r4, #12]
 8013718:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 801371c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8013720:	81a2      	strh	r2, [r4, #12]
 8013722:	6126      	str	r6, [r4, #16]
 8013724:	6165      	str	r5, [r4, #20]
 8013726:	444e      	add	r6, r9
 8013728:	eba5 0509 	sub.w	r5, r5, r9
 801372c:	6026      	str	r6, [r4, #0]
 801372e:	60a5      	str	r5, [r4, #8]
 8013730:	4646      	mov	r6, r8
 8013732:	4546      	cmp	r6, r8
 8013734:	bf28      	it	cs
 8013736:	4646      	movcs	r6, r8
 8013738:	4632      	mov	r2, r6
 801373a:	4651      	mov	r1, sl
 801373c:	6820      	ldr	r0, [r4, #0]
 801373e:	f7fe fb9b 	bl	8011e78 <memmove>
 8013742:	68a2      	ldr	r2, [r4, #8]
 8013744:	1b92      	subs	r2, r2, r6
 8013746:	60a2      	str	r2, [r4, #8]
 8013748:	6822      	ldr	r2, [r4, #0]
 801374a:	4432      	add	r2, r6
 801374c:	6022      	str	r2, [r4, #0]
 801374e:	68ba      	ldr	r2, [r7, #8]
 8013750:	eba2 0308 	sub.w	r3, r2, r8
 8013754:	44c2      	add	sl, r8
 8013756:	60bb      	str	r3, [r7, #8]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d0aa      	beq.n	80136b2 <__ssprint_r+0x14>
 801375c:	f04f 0800 	mov.w	r8, #0
 8013760:	e7b1      	b.n	80136c6 <__ssprint_r+0x28>
 8013762:	f04f 0a00 	mov.w	sl, #0
 8013766:	46d0      	mov	r8, sl
 8013768:	e7ad      	b.n	80136c6 <__ssprint_r+0x28>
 801376a:	9801      	ldr	r0, [sp, #4]
 801376c:	462a      	mov	r2, r5
 801376e:	f7ff fde1 	bl	8013334 <_realloc_r>
 8013772:	4606      	mov	r6, r0
 8013774:	2800      	cmp	r0, #0
 8013776:	d1d4      	bne.n	8013722 <__ssprint_r+0x84>
 8013778:	6921      	ldr	r1, [r4, #16]
 801377a:	9801      	ldr	r0, [sp, #4]
 801377c:	f7fc fdd2 	bl	8010324 <_free_r>
 8013780:	9a01      	ldr	r2, [sp, #4]
 8013782:	230c      	movs	r3, #12
 8013784:	6013      	str	r3, [r2, #0]
 8013786:	89a3      	ldrh	r3, [r4, #12]
 8013788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801378c:	81a3      	strh	r3, [r4, #12]
 801378e:	2300      	movs	r3, #0
 8013790:	60bb      	str	r3, [r7, #8]
 8013792:	f04f 30ff 	mov.w	r0, #4294967295
 8013796:	e78d      	b.n	80136b4 <__ssprint_r+0x16>

08013798 <__assert_func>:
 8013798:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801379a:	4614      	mov	r4, r2
 801379c:	461a      	mov	r2, r3
 801379e:	4b09      	ldr	r3, [pc, #36]	@ (80137c4 <__assert_func+0x2c>)
 80137a0:	681b      	ldr	r3, [r3, #0]
 80137a2:	4605      	mov	r5, r0
 80137a4:	68d8      	ldr	r0, [r3, #12]
 80137a6:	b954      	cbnz	r4, 80137be <__assert_func+0x26>
 80137a8:	4b07      	ldr	r3, [pc, #28]	@ (80137c8 <__assert_func+0x30>)
 80137aa:	461c      	mov	r4, r3
 80137ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80137b0:	9100      	str	r1, [sp, #0]
 80137b2:	462b      	mov	r3, r5
 80137b4:	4905      	ldr	r1, [pc, #20]	@ (80137cc <__assert_func+0x34>)
 80137b6:	f000 f843 	bl	8013840 <fiprintf>
 80137ba:	f000 fdb7 	bl	801432c <abort>
 80137be:	4b04      	ldr	r3, [pc, #16]	@ (80137d0 <__assert_func+0x38>)
 80137c0:	e7f4      	b.n	80137ac <__assert_func+0x14>
 80137c2:	bf00      	nop
 80137c4:	20000434 	.word	0x20000434
 80137c8:	08015a04 	.word	0x08015a04
 80137cc:	080159d6 	.word	0x080159d6
 80137d0:	080159c9 	.word	0x080159c9

080137d4 <_calloc_r>:
 80137d4:	b538      	push	{r3, r4, r5, lr}
 80137d6:	fba1 1502 	umull	r1, r5, r1, r2
 80137da:	b935      	cbnz	r5, 80137ea <_calloc_r+0x16>
 80137dc:	f7fb fff6 	bl	800f7cc <_malloc_r>
 80137e0:	4604      	mov	r4, r0
 80137e2:	b938      	cbnz	r0, 80137f4 <_calloc_r+0x20>
 80137e4:	2400      	movs	r4, #0
 80137e6:	4620      	mov	r0, r4
 80137e8:	bd38      	pop	{r3, r4, r5, pc}
 80137ea:	f7fc fced 	bl	80101c8 <__errno>
 80137ee:	230c      	movs	r3, #12
 80137f0:	6003      	str	r3, [r0, #0]
 80137f2:	e7f7      	b.n	80137e4 <_calloc_r+0x10>
 80137f4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80137f8:	f022 0203 	bic.w	r2, r2, #3
 80137fc:	3a04      	subs	r2, #4
 80137fe:	2a24      	cmp	r2, #36	@ 0x24
 8013800:	d819      	bhi.n	8013836 <_calloc_r+0x62>
 8013802:	2a13      	cmp	r2, #19
 8013804:	d915      	bls.n	8013832 <_calloc_r+0x5e>
 8013806:	2a1b      	cmp	r2, #27
 8013808:	e9c0 5500 	strd	r5, r5, [r0]
 801380c:	d806      	bhi.n	801381c <_calloc_r+0x48>
 801380e:	f100 0308 	add.w	r3, r0, #8
 8013812:	2200      	movs	r2, #0
 8013814:	e9c3 2200 	strd	r2, r2, [r3]
 8013818:	609a      	str	r2, [r3, #8]
 801381a:	e7e4      	b.n	80137e6 <_calloc_r+0x12>
 801381c:	2a24      	cmp	r2, #36	@ 0x24
 801381e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8013822:	bf11      	iteee	ne
 8013824:	f100 0310 	addne.w	r3, r0, #16
 8013828:	6105      	streq	r5, [r0, #16]
 801382a:	f100 0318 	addeq.w	r3, r0, #24
 801382e:	6145      	streq	r5, [r0, #20]
 8013830:	e7ef      	b.n	8013812 <_calloc_r+0x3e>
 8013832:	4603      	mov	r3, r0
 8013834:	e7ed      	b.n	8013812 <_calloc_r+0x3e>
 8013836:	4629      	mov	r1, r5
 8013838:	f7fc fc3b 	bl	80100b2 <memset>
 801383c:	e7d3      	b.n	80137e6 <_calloc_r+0x12>
	...

08013840 <fiprintf>:
 8013840:	b40e      	push	{r1, r2, r3}
 8013842:	b503      	push	{r0, r1, lr}
 8013844:	4601      	mov	r1, r0
 8013846:	ab03      	add	r3, sp, #12
 8013848:	4805      	ldr	r0, [pc, #20]	@ (8013860 <fiprintf+0x20>)
 801384a:	f853 2b04 	ldr.w	r2, [r3], #4
 801384e:	6800      	ldr	r0, [r0, #0]
 8013850:	9301      	str	r3, [sp, #4]
 8013852:	f000 f839 	bl	80138c8 <_vfiprintf_r>
 8013856:	b002      	add	sp, #8
 8013858:	f85d eb04 	ldr.w	lr, [sp], #4
 801385c:	b003      	add	sp, #12
 801385e:	4770      	bx	lr
 8013860:	20000434 	.word	0x20000434

08013864 <__sprint_r>:
 8013864:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013868:	6893      	ldr	r3, [r2, #8]
 801386a:	4680      	mov	r8, r0
 801386c:	460e      	mov	r6, r1
 801386e:	4614      	mov	r4, r2
 8013870:	b343      	cbz	r3, 80138c4 <__sprint_r+0x60>
 8013872:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8013874:	049d      	lsls	r5, r3, #18
 8013876:	d522      	bpl.n	80138be <__sprint_r+0x5a>
 8013878:	6815      	ldr	r5, [r2, #0]
 801387a:	68a0      	ldr	r0, [r4, #8]
 801387c:	3508      	adds	r5, #8
 801387e:	b928      	cbnz	r0, 801388c <__sprint_r+0x28>
 8013880:	2300      	movs	r3, #0
 8013882:	60a3      	str	r3, [r4, #8]
 8013884:	2300      	movs	r3, #0
 8013886:	6063      	str	r3, [r4, #4]
 8013888:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801388c:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8013890:	f04f 0900 	mov.w	r9, #0
 8013894:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8013898:	45ca      	cmp	sl, r9
 801389a:	dc05      	bgt.n	80138a8 <__sprint_r+0x44>
 801389c:	68a3      	ldr	r3, [r4, #8]
 801389e:	f027 0703 	bic.w	r7, r7, #3
 80138a2:	1bdb      	subs	r3, r3, r7
 80138a4:	60a3      	str	r3, [r4, #8]
 80138a6:	e7e8      	b.n	801387a <__sprint_r+0x16>
 80138a8:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80138ac:	4632      	mov	r2, r6
 80138ae:	4640      	mov	r0, r8
 80138b0:	f000 fd13 	bl	80142da <_fputwc_r>
 80138b4:	1c43      	adds	r3, r0, #1
 80138b6:	d0e3      	beq.n	8013880 <__sprint_r+0x1c>
 80138b8:	f109 0901 	add.w	r9, r9, #1
 80138bc:	e7ec      	b.n	8013898 <__sprint_r+0x34>
 80138be:	f7fe f8d5 	bl	8011a6c <__sfvwrite_r>
 80138c2:	e7dd      	b.n	8013880 <__sprint_r+0x1c>
 80138c4:	4618      	mov	r0, r3
 80138c6:	e7dd      	b.n	8013884 <__sprint_r+0x20>

080138c8 <_vfiprintf_r>:
 80138c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138cc:	b0bb      	sub	sp, #236	@ 0xec
 80138ce:	460f      	mov	r7, r1
 80138d0:	4693      	mov	fp, r2
 80138d2:	461c      	mov	r4, r3
 80138d4:	461d      	mov	r5, r3
 80138d6:	9000      	str	r0, [sp, #0]
 80138d8:	b118      	cbz	r0, 80138e2 <_vfiprintf_r+0x1a>
 80138da:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80138dc:	b90b      	cbnz	r3, 80138e2 <_vfiprintf_r+0x1a>
 80138de:	f7fc fa47 	bl	800fd70 <__sinit>
 80138e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80138e4:	07db      	lsls	r3, r3, #31
 80138e6:	d405      	bmi.n	80138f4 <_vfiprintf_r+0x2c>
 80138e8:	89bb      	ldrh	r3, [r7, #12]
 80138ea:	059e      	lsls	r6, r3, #22
 80138ec:	d402      	bmi.n	80138f4 <_vfiprintf_r+0x2c>
 80138ee:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80138f0:	f7fc fc96 	bl	8010220 <__retarget_lock_acquire_recursive>
 80138f4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80138f8:	0498      	lsls	r0, r3, #18
 80138fa:	d406      	bmi.n	801390a <_vfiprintf_r+0x42>
 80138fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8013900:	81bb      	strh	r3, [r7, #12]
 8013902:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013904:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8013908:	667b      	str	r3, [r7, #100]	@ 0x64
 801390a:	89bb      	ldrh	r3, [r7, #12]
 801390c:	0719      	lsls	r1, r3, #28
 801390e:	d501      	bpl.n	8013914 <_vfiprintf_r+0x4c>
 8013910:	693b      	ldr	r3, [r7, #16]
 8013912:	b9ab      	cbnz	r3, 8013940 <_vfiprintf_r+0x78>
 8013914:	9800      	ldr	r0, [sp, #0]
 8013916:	4639      	mov	r1, r7
 8013918:	f7fe fa58 	bl	8011dcc <__swsetup_r>
 801391c:	b180      	cbz	r0, 8013940 <_vfiprintf_r+0x78>
 801391e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013920:	07da      	lsls	r2, r3, #31
 8013922:	d506      	bpl.n	8013932 <_vfiprintf_r+0x6a>
 8013924:	f04f 33ff 	mov.w	r3, #4294967295
 8013928:	9303      	str	r3, [sp, #12]
 801392a:	9803      	ldr	r0, [sp, #12]
 801392c:	b03b      	add	sp, #236	@ 0xec
 801392e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013932:	89bb      	ldrh	r3, [r7, #12]
 8013934:	059b      	lsls	r3, r3, #22
 8013936:	d4f5      	bmi.n	8013924 <_vfiprintf_r+0x5c>
 8013938:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801393a:	f7fc fc72 	bl	8010222 <__retarget_lock_release_recursive>
 801393e:	e7f1      	b.n	8013924 <_vfiprintf_r+0x5c>
 8013940:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8013944:	f003 021a 	and.w	r2, r3, #26
 8013948:	2a0a      	cmp	r2, #10
 801394a:	d114      	bne.n	8013976 <_vfiprintf_r+0xae>
 801394c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8013950:	2a00      	cmp	r2, #0
 8013952:	db10      	blt.n	8013976 <_vfiprintf_r+0xae>
 8013954:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013956:	07d6      	lsls	r6, r2, #31
 8013958:	d404      	bmi.n	8013964 <_vfiprintf_r+0x9c>
 801395a:	059d      	lsls	r5, r3, #22
 801395c:	d402      	bmi.n	8013964 <_vfiprintf_r+0x9c>
 801395e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8013960:	f7fc fc5f 	bl	8010222 <__retarget_lock_release_recursive>
 8013964:	9800      	ldr	r0, [sp, #0]
 8013966:	4623      	mov	r3, r4
 8013968:	465a      	mov	r2, fp
 801396a:	4639      	mov	r1, r7
 801396c:	b03b      	add	sp, #236	@ 0xec
 801396e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013972:	f000 bc31 	b.w	80141d8 <__sbprintf>
 8013976:	2300      	movs	r3, #0
 8013978:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 801397c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8013980:	ae11      	add	r6, sp, #68	@ 0x44
 8013982:	960e      	str	r6, [sp, #56]	@ 0x38
 8013984:	9307      	str	r3, [sp, #28]
 8013986:	9309      	str	r3, [sp, #36]	@ 0x24
 8013988:	9303      	str	r3, [sp, #12]
 801398a:	465b      	mov	r3, fp
 801398c:	461c      	mov	r4, r3
 801398e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013992:	b10a      	cbz	r2, 8013998 <_vfiprintf_r+0xd0>
 8013994:	2a25      	cmp	r2, #37	@ 0x25
 8013996:	d1f9      	bne.n	801398c <_vfiprintf_r+0xc4>
 8013998:	ebb4 080b 	subs.w	r8, r4, fp
 801399c:	d00d      	beq.n	80139ba <_vfiprintf_r+0xf2>
 801399e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80139a0:	4443      	add	r3, r8
 80139a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80139a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80139a6:	3301      	adds	r3, #1
 80139a8:	2b07      	cmp	r3, #7
 80139aa:	e9c6 b800 	strd	fp, r8, [r6]
 80139ae:	930f      	str	r3, [sp, #60]	@ 0x3c
 80139b0:	dc75      	bgt.n	8013a9e <_vfiprintf_r+0x1d6>
 80139b2:	3608      	adds	r6, #8
 80139b4:	9b03      	ldr	r3, [sp, #12]
 80139b6:	4443      	add	r3, r8
 80139b8:	9303      	str	r3, [sp, #12]
 80139ba:	7823      	ldrb	r3, [r4, #0]
 80139bc:	2b00      	cmp	r3, #0
 80139be:	f000 83cd 	beq.w	801415c <_vfiprintf_r+0x894>
 80139c2:	2300      	movs	r3, #0
 80139c4:	f04f 32ff 	mov.w	r2, #4294967295
 80139c8:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80139cc:	3401      	adds	r4, #1
 80139ce:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80139d2:	469a      	mov	sl, r3
 80139d4:	46a3      	mov	fp, r4
 80139d6:	f81b 3b01 	ldrb.w	r3, [fp], #1
 80139da:	f1a3 0220 	sub.w	r2, r3, #32
 80139de:	2a5a      	cmp	r2, #90	@ 0x5a
 80139e0:	f200 8316 	bhi.w	8014010 <_vfiprintf_r+0x748>
 80139e4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80139e8:	0314009a 	.word	0x0314009a
 80139ec:	00a20314 	.word	0x00a20314
 80139f0:	03140314 	.word	0x03140314
 80139f4:	00820314 	.word	0x00820314
 80139f8:	03140314 	.word	0x03140314
 80139fc:	00af00a5 	.word	0x00af00a5
 8013a00:	00ac0314 	.word	0x00ac0314
 8013a04:	031400b1 	.word	0x031400b1
 8013a08:	00d000cd 	.word	0x00d000cd
 8013a0c:	00d000d0 	.word	0x00d000d0
 8013a10:	00d000d0 	.word	0x00d000d0
 8013a14:	00d000d0 	.word	0x00d000d0
 8013a18:	00d000d0 	.word	0x00d000d0
 8013a1c:	03140314 	.word	0x03140314
 8013a20:	03140314 	.word	0x03140314
 8013a24:	03140314 	.word	0x03140314
 8013a28:	03140314 	.word	0x03140314
 8013a2c:	00f70314 	.word	0x00f70314
 8013a30:	03140104 	.word	0x03140104
 8013a34:	03140314 	.word	0x03140314
 8013a38:	03140314 	.word	0x03140314
 8013a3c:	03140314 	.word	0x03140314
 8013a40:	03140314 	.word	0x03140314
 8013a44:	01520314 	.word	0x01520314
 8013a48:	03140314 	.word	0x03140314
 8013a4c:	019a0314 	.word	0x019a0314
 8013a50:	027a0314 	.word	0x027a0314
 8013a54:	03140314 	.word	0x03140314
 8013a58:	0314029a 	.word	0x0314029a
 8013a5c:	03140314 	.word	0x03140314
 8013a60:	03140314 	.word	0x03140314
 8013a64:	03140314 	.word	0x03140314
 8013a68:	03140314 	.word	0x03140314
 8013a6c:	00f70314 	.word	0x00f70314
 8013a70:	03140106 	.word	0x03140106
 8013a74:	03140314 	.word	0x03140314
 8013a78:	010600e0 	.word	0x010600e0
 8013a7c:	031400f1 	.word	0x031400f1
 8013a80:	031400eb 	.word	0x031400eb
 8013a84:	01540132 	.word	0x01540132
 8013a88:	00f10189 	.word	0x00f10189
 8013a8c:	019a0314 	.word	0x019a0314
 8013a90:	027c0098 	.word	0x027c0098
 8013a94:	03140314 	.word	0x03140314
 8013a98:	03140065 	.word	0x03140065
 8013a9c:	0098      	.short	0x0098
 8013a9e:	9800      	ldr	r0, [sp, #0]
 8013aa0:	aa0e      	add	r2, sp, #56	@ 0x38
 8013aa2:	4639      	mov	r1, r7
 8013aa4:	f7ff fede 	bl	8013864 <__sprint_r>
 8013aa8:	2800      	cmp	r0, #0
 8013aaa:	f040 8336 	bne.w	801411a <_vfiprintf_r+0x852>
 8013aae:	ae11      	add	r6, sp, #68	@ 0x44
 8013ab0:	e780      	b.n	80139b4 <_vfiprintf_r+0xec>
 8013ab2:	4a99      	ldr	r2, [pc, #612]	@ (8013d18 <_vfiprintf_r+0x450>)
 8013ab4:	9205      	str	r2, [sp, #20]
 8013ab6:	f01a 0220 	ands.w	r2, sl, #32
 8013aba:	f000 8231 	beq.w	8013f20 <_vfiprintf_r+0x658>
 8013abe:	3507      	adds	r5, #7
 8013ac0:	f025 0507 	bic.w	r5, r5, #7
 8013ac4:	46a8      	mov	r8, r5
 8013ac6:	686d      	ldr	r5, [r5, #4]
 8013ac8:	f858 4b08 	ldr.w	r4, [r8], #8
 8013acc:	f01a 0f01 	tst.w	sl, #1
 8013ad0:	d009      	beq.n	8013ae6 <_vfiprintf_r+0x21e>
 8013ad2:	ea54 0205 	orrs.w	r2, r4, r5
 8013ad6:	bf1f      	itttt	ne
 8013ad8:	2230      	movne	r2, #48	@ 0x30
 8013ada:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 8013ade:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8013ae2:	f04a 0a02 	orrne.w	sl, sl, #2
 8013ae6:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8013aea:	e112      	b.n	8013d12 <_vfiprintf_r+0x44a>
 8013aec:	9800      	ldr	r0, [sp, #0]
 8013aee:	f7fe f9f7 	bl	8011ee0 <_localeconv_r>
 8013af2:	6843      	ldr	r3, [r0, #4]
 8013af4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013af6:	4618      	mov	r0, r3
 8013af8:	f7ec fb92 	bl	8000220 <strlen>
 8013afc:	9007      	str	r0, [sp, #28]
 8013afe:	9800      	ldr	r0, [sp, #0]
 8013b00:	f7fe f9ee 	bl	8011ee0 <_localeconv_r>
 8013b04:	6883      	ldr	r3, [r0, #8]
 8013b06:	9306      	str	r3, [sp, #24]
 8013b08:	9b07      	ldr	r3, [sp, #28]
 8013b0a:	b12b      	cbz	r3, 8013b18 <_vfiprintf_r+0x250>
 8013b0c:	9b06      	ldr	r3, [sp, #24]
 8013b0e:	b11b      	cbz	r3, 8013b18 <_vfiprintf_r+0x250>
 8013b10:	781b      	ldrb	r3, [r3, #0]
 8013b12:	b10b      	cbz	r3, 8013b18 <_vfiprintf_r+0x250>
 8013b14:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 8013b18:	465c      	mov	r4, fp
 8013b1a:	e75b      	b.n	80139d4 <_vfiprintf_r+0x10c>
 8013b1c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d1f9      	bne.n	8013b18 <_vfiprintf_r+0x250>
 8013b24:	2320      	movs	r3, #32
 8013b26:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8013b2a:	e7f5      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013b2c:	f04a 0a01 	orr.w	sl, sl, #1
 8013b30:	e7f2      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8013b36:	9302      	str	r3, [sp, #8]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	daed      	bge.n	8013b18 <_vfiprintf_r+0x250>
 8013b3c:	425b      	negs	r3, r3
 8013b3e:	9302      	str	r3, [sp, #8]
 8013b40:	f04a 0a04 	orr.w	sl, sl, #4
 8013b44:	e7e8      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013b46:	232b      	movs	r3, #43	@ 0x2b
 8013b48:	e7ed      	b.n	8013b26 <_vfiprintf_r+0x25e>
 8013b4a:	465a      	mov	r2, fp
 8013b4c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8013b50:	2b2a      	cmp	r3, #42	@ 0x2a
 8013b52:	d112      	bne.n	8013b7a <_vfiprintf_r+0x2b2>
 8013b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8013b58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013b5c:	9301      	str	r3, [sp, #4]
 8013b5e:	4693      	mov	fp, r2
 8013b60:	e7da      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013b62:	9b01      	ldr	r3, [sp, #4]
 8013b64:	fb00 1303 	mla	r3, r0, r3, r1
 8013b68:	9301      	str	r3, [sp, #4]
 8013b6a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8013b6e:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8013b72:	2909      	cmp	r1, #9
 8013b74:	d9f5      	bls.n	8013b62 <_vfiprintf_r+0x29a>
 8013b76:	4693      	mov	fp, r2
 8013b78:	e72f      	b.n	80139da <_vfiprintf_r+0x112>
 8013b7a:	2100      	movs	r1, #0
 8013b7c:	9101      	str	r1, [sp, #4]
 8013b7e:	200a      	movs	r0, #10
 8013b80:	e7f5      	b.n	8013b6e <_vfiprintf_r+0x2a6>
 8013b82:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8013b86:	e7c7      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013b88:	2100      	movs	r1, #0
 8013b8a:	465a      	mov	r2, fp
 8013b8c:	9102      	str	r1, [sp, #8]
 8013b8e:	200a      	movs	r0, #10
 8013b90:	9902      	ldr	r1, [sp, #8]
 8013b92:	3b30      	subs	r3, #48	@ 0x30
 8013b94:	fb00 3301 	mla	r3, r0, r1, r3
 8013b98:	9302      	str	r3, [sp, #8]
 8013b9a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8013b9e:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8013ba2:	2909      	cmp	r1, #9
 8013ba4:	d9f4      	bls.n	8013b90 <_vfiprintf_r+0x2c8>
 8013ba6:	e7e6      	b.n	8013b76 <_vfiprintf_r+0x2ae>
 8013ba8:	f89b 3000 	ldrb.w	r3, [fp]
 8013bac:	2b68      	cmp	r3, #104	@ 0x68
 8013bae:	bf06      	itte	eq
 8013bb0:	f10b 0b01 	addeq.w	fp, fp, #1
 8013bb4:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8013bb8:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8013bbc:	e7ac      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013bbe:	f89b 3000 	ldrb.w	r3, [fp]
 8013bc2:	2b6c      	cmp	r3, #108	@ 0x6c
 8013bc4:	d104      	bne.n	8013bd0 <_vfiprintf_r+0x308>
 8013bc6:	f10b 0b01 	add.w	fp, fp, #1
 8013bca:	f04a 0a20 	orr.w	sl, sl, #32
 8013bce:	e7a3      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013bd0:	f04a 0a10 	orr.w	sl, sl, #16
 8013bd4:	e7a0      	b.n	8013b18 <_vfiprintf_r+0x250>
 8013bd6:	46a8      	mov	r8, r5
 8013bd8:	2400      	movs	r4, #0
 8013bda:	f858 3b04 	ldr.w	r3, [r8], #4
 8013bde:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8013be2:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8013be6:	2301      	movs	r3, #1
 8013be8:	9301      	str	r3, [sp, #4]
 8013bea:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8013bee:	e0ab      	b.n	8013d48 <_vfiprintf_r+0x480>
 8013bf0:	f04a 0a10 	orr.w	sl, sl, #16
 8013bf4:	f01a 0f20 	tst.w	sl, #32
 8013bf8:	d011      	beq.n	8013c1e <_vfiprintf_r+0x356>
 8013bfa:	3507      	adds	r5, #7
 8013bfc:	f025 0507 	bic.w	r5, r5, #7
 8013c00:	46a8      	mov	r8, r5
 8013c02:	686d      	ldr	r5, [r5, #4]
 8013c04:	f858 4b08 	ldr.w	r4, [r8], #8
 8013c08:	2d00      	cmp	r5, #0
 8013c0a:	da06      	bge.n	8013c1a <_vfiprintf_r+0x352>
 8013c0c:	4264      	negs	r4, r4
 8013c0e:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8013c12:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8013c16:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8013c1a:	2301      	movs	r3, #1
 8013c1c:	e048      	b.n	8013cb0 <_vfiprintf_r+0x3e8>
 8013c1e:	46a8      	mov	r8, r5
 8013c20:	f01a 0f10 	tst.w	sl, #16
 8013c24:	f858 5b04 	ldr.w	r5, [r8], #4
 8013c28:	d002      	beq.n	8013c30 <_vfiprintf_r+0x368>
 8013c2a:	462c      	mov	r4, r5
 8013c2c:	17ed      	asrs	r5, r5, #31
 8013c2e:	e7eb      	b.n	8013c08 <_vfiprintf_r+0x340>
 8013c30:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8013c34:	d003      	beq.n	8013c3e <_vfiprintf_r+0x376>
 8013c36:	b22c      	sxth	r4, r5
 8013c38:	f345 35c0 	sbfx	r5, r5, #15, #1
 8013c3c:	e7e4      	b.n	8013c08 <_vfiprintf_r+0x340>
 8013c3e:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8013c42:	d0f2      	beq.n	8013c2a <_vfiprintf_r+0x362>
 8013c44:	b26c      	sxtb	r4, r5
 8013c46:	f345 15c0 	sbfx	r5, r5, #7, #1
 8013c4a:	e7dd      	b.n	8013c08 <_vfiprintf_r+0x340>
 8013c4c:	f01a 0f20 	tst.w	sl, #32
 8013c50:	d007      	beq.n	8013c62 <_vfiprintf_r+0x39a>
 8013c52:	9a03      	ldr	r2, [sp, #12]
 8013c54:	682b      	ldr	r3, [r5, #0]
 8013c56:	9903      	ldr	r1, [sp, #12]
 8013c58:	17d2      	asrs	r2, r2, #31
 8013c5a:	e9c3 1200 	strd	r1, r2, [r3]
 8013c5e:	3504      	adds	r5, #4
 8013c60:	e693      	b.n	801398a <_vfiprintf_r+0xc2>
 8013c62:	f01a 0f10 	tst.w	sl, #16
 8013c66:	d003      	beq.n	8013c70 <_vfiprintf_r+0x3a8>
 8013c68:	682b      	ldr	r3, [r5, #0]
 8013c6a:	9a03      	ldr	r2, [sp, #12]
 8013c6c:	601a      	str	r2, [r3, #0]
 8013c6e:	e7f6      	b.n	8013c5e <_vfiprintf_r+0x396>
 8013c70:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8013c74:	d003      	beq.n	8013c7e <_vfiprintf_r+0x3b6>
 8013c76:	682b      	ldr	r3, [r5, #0]
 8013c78:	9a03      	ldr	r2, [sp, #12]
 8013c7a:	801a      	strh	r2, [r3, #0]
 8013c7c:	e7ef      	b.n	8013c5e <_vfiprintf_r+0x396>
 8013c7e:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8013c82:	d0f1      	beq.n	8013c68 <_vfiprintf_r+0x3a0>
 8013c84:	682b      	ldr	r3, [r5, #0]
 8013c86:	9a03      	ldr	r2, [sp, #12]
 8013c88:	701a      	strb	r2, [r3, #0]
 8013c8a:	e7e8      	b.n	8013c5e <_vfiprintf_r+0x396>
 8013c8c:	f04a 0a10 	orr.w	sl, sl, #16
 8013c90:	f01a 0320 	ands.w	r3, sl, #32
 8013c94:	d01f      	beq.n	8013cd6 <_vfiprintf_r+0x40e>
 8013c96:	3507      	adds	r5, #7
 8013c98:	f025 0507 	bic.w	r5, r5, #7
 8013c9c:	46a8      	mov	r8, r5
 8013c9e:	686d      	ldr	r5, [r5, #4]
 8013ca0:	f858 4b08 	ldr.w	r4, [r8], #8
 8013ca4:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8013ca8:	2300      	movs	r3, #0
 8013caa:	2200      	movs	r2, #0
 8013cac:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8013cb0:	9a01      	ldr	r2, [sp, #4]
 8013cb2:	3201      	adds	r2, #1
 8013cb4:	f000 825f 	beq.w	8014176 <_vfiprintf_r+0x8ae>
 8013cb8:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8013cbc:	9204      	str	r2, [sp, #16]
 8013cbe:	ea54 0205 	orrs.w	r2, r4, r5
 8013cc2:	f040 825e 	bne.w	8014182 <_vfiprintf_r+0x8ba>
 8013cc6:	9a01      	ldr	r2, [sp, #4]
 8013cc8:	2a00      	cmp	r2, #0
 8013cca:	f000 8198 	beq.w	8013ffe <_vfiprintf_r+0x736>
 8013cce:	2b01      	cmp	r3, #1
 8013cd0:	f040 825a 	bne.w	8014188 <_vfiprintf_r+0x8c0>
 8013cd4:	e13b      	b.n	8013f4e <_vfiprintf_r+0x686>
 8013cd6:	46a8      	mov	r8, r5
 8013cd8:	f01a 0510 	ands.w	r5, sl, #16
 8013cdc:	f858 4b04 	ldr.w	r4, [r8], #4
 8013ce0:	d001      	beq.n	8013ce6 <_vfiprintf_r+0x41e>
 8013ce2:	461d      	mov	r5, r3
 8013ce4:	e7de      	b.n	8013ca4 <_vfiprintf_r+0x3dc>
 8013ce6:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8013cea:	d001      	beq.n	8013cf0 <_vfiprintf_r+0x428>
 8013cec:	b2a4      	uxth	r4, r4
 8013cee:	e7d9      	b.n	8013ca4 <_vfiprintf_r+0x3dc>
 8013cf0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8013cf4:	d0d6      	beq.n	8013ca4 <_vfiprintf_r+0x3dc>
 8013cf6:	b2e4      	uxtb	r4, r4
 8013cf8:	e7f3      	b.n	8013ce2 <_vfiprintf_r+0x41a>
 8013cfa:	46a8      	mov	r8, r5
 8013cfc:	f647 0330 	movw	r3, #30768	@ 0x7830
 8013d00:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8013d04:	f858 4b04 	ldr.w	r4, [r8], #4
 8013d08:	4b03      	ldr	r3, [pc, #12]	@ (8013d18 <_vfiprintf_r+0x450>)
 8013d0a:	9305      	str	r3, [sp, #20]
 8013d0c:	2500      	movs	r5, #0
 8013d0e:	f04a 0a02 	orr.w	sl, sl, #2
 8013d12:	2302      	movs	r3, #2
 8013d14:	e7c9      	b.n	8013caa <_vfiprintf_r+0x3e2>
 8013d16:	bf00      	nop
 8013d18:	080156ac 	.word	0x080156ac
 8013d1c:	9b01      	ldr	r3, [sp, #4]
 8013d1e:	46a8      	mov	r8, r5
 8013d20:	1c5c      	adds	r4, r3, #1
 8013d22:	f04f 0500 	mov.w	r5, #0
 8013d26:	f858 9b04 	ldr.w	r9, [r8], #4
 8013d2a:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 8013d2e:	f000 80d0 	beq.w	8013ed2 <_vfiprintf_r+0x60a>
 8013d32:	461a      	mov	r2, r3
 8013d34:	4629      	mov	r1, r5
 8013d36:	4648      	mov	r0, r9
 8013d38:	f7ec fa7a 	bl	8000230 <memchr>
 8013d3c:	4604      	mov	r4, r0
 8013d3e:	b118      	cbz	r0, 8013d48 <_vfiprintf_r+0x480>
 8013d40:	eba0 0309 	sub.w	r3, r0, r9
 8013d44:	9301      	str	r3, [sp, #4]
 8013d46:	462c      	mov	r4, r5
 8013d48:	9b01      	ldr	r3, [sp, #4]
 8013d4a:	42a3      	cmp	r3, r4
 8013d4c:	bfb8      	it	lt
 8013d4e:	4623      	movlt	r3, r4
 8013d50:	9304      	str	r3, [sp, #16]
 8013d52:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8013d56:	b113      	cbz	r3, 8013d5e <_vfiprintf_r+0x496>
 8013d58:	9b04      	ldr	r3, [sp, #16]
 8013d5a:	3301      	adds	r3, #1
 8013d5c:	9304      	str	r3, [sp, #16]
 8013d5e:	f01a 0302 	ands.w	r3, sl, #2
 8013d62:	9308      	str	r3, [sp, #32]
 8013d64:	bf1e      	ittt	ne
 8013d66:	9b04      	ldrne	r3, [sp, #16]
 8013d68:	3302      	addne	r3, #2
 8013d6a:	9304      	strne	r3, [sp, #16]
 8013d6c:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8013d70:	930a      	str	r3, [sp, #40]	@ 0x28
 8013d72:	d11f      	bne.n	8013db4 <_vfiprintf_r+0x4ec>
 8013d74:	9b02      	ldr	r3, [sp, #8]
 8013d76:	9a04      	ldr	r2, [sp, #16]
 8013d78:	1a9d      	subs	r5, r3, r2
 8013d7a:	2d00      	cmp	r5, #0
 8013d7c:	dd1a      	ble.n	8013db4 <_vfiprintf_r+0x4ec>
 8013d7e:	4ba9      	ldr	r3, [pc, #676]	@ (8014024 <_vfiprintf_r+0x75c>)
 8013d80:	6033      	str	r3, [r6, #0]
 8013d82:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8013d86:	2d10      	cmp	r5, #16
 8013d88:	f102 0201 	add.w	r2, r2, #1
 8013d8c:	f106 0008 	add.w	r0, r6, #8
 8013d90:	f300 814e 	bgt.w	8014030 <_vfiprintf_r+0x768>
 8013d94:	6075      	str	r5, [r6, #4]
 8013d96:	2a07      	cmp	r2, #7
 8013d98:	4465      	add	r5, ip
 8013d9a:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8013d9e:	f340 815a 	ble.w	8014056 <_vfiprintf_r+0x78e>
 8013da2:	9800      	ldr	r0, [sp, #0]
 8013da4:	aa0e      	add	r2, sp, #56	@ 0x38
 8013da6:	4639      	mov	r1, r7
 8013da8:	f7ff fd5c 	bl	8013864 <__sprint_r>
 8013dac:	2800      	cmp	r0, #0
 8013dae:	f040 81b4 	bne.w	801411a <_vfiprintf_r+0x852>
 8013db2:	ae11      	add	r6, sp, #68	@ 0x44
 8013db4:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8013db8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8013dbc:	b161      	cbz	r1, 8013dd8 <_vfiprintf_r+0x510>
 8013dbe:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8013dc2:	3301      	adds	r3, #1
 8013dc4:	6031      	str	r1, [r6, #0]
 8013dc6:	2101      	movs	r1, #1
 8013dc8:	440a      	add	r2, r1
 8013dca:	2b07      	cmp	r3, #7
 8013dcc:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8013dd0:	6071      	str	r1, [r6, #4]
 8013dd2:	f300 8142 	bgt.w	801405a <_vfiprintf_r+0x792>
 8013dd6:	3608      	adds	r6, #8
 8013dd8:	9908      	ldr	r1, [sp, #32]
 8013dda:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8013dde:	b159      	cbz	r1, 8013df8 <_vfiprintf_r+0x530>
 8013de0:	a90d      	add	r1, sp, #52	@ 0x34
 8013de2:	3301      	adds	r3, #1
 8013de4:	6031      	str	r1, [r6, #0]
 8013de6:	2102      	movs	r1, #2
 8013de8:	440a      	add	r2, r1
 8013dea:	2b07      	cmp	r3, #7
 8013dec:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8013df0:	6071      	str	r1, [r6, #4]
 8013df2:	f300 813b 	bgt.w	801406c <_vfiprintf_r+0x7a4>
 8013df6:	3608      	adds	r6, #8
 8013df8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013dfa:	2b80      	cmp	r3, #128	@ 0x80
 8013dfc:	d11f      	bne.n	8013e3e <_vfiprintf_r+0x576>
 8013dfe:	9b02      	ldr	r3, [sp, #8]
 8013e00:	9a04      	ldr	r2, [sp, #16]
 8013e02:	1a9d      	subs	r5, r3, r2
 8013e04:	2d00      	cmp	r5, #0
 8013e06:	dd1a      	ble.n	8013e3e <_vfiprintf_r+0x576>
 8013e08:	4b87      	ldr	r3, [pc, #540]	@ (8014028 <_vfiprintf_r+0x760>)
 8013e0a:	6033      	str	r3, [r6, #0]
 8013e0c:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8013e10:	2d10      	cmp	r5, #16
 8013e12:	f102 0201 	add.w	r2, r2, #1
 8013e16:	f106 0008 	add.w	r0, r6, #8
 8013e1a:	f300 8130 	bgt.w	801407e <_vfiprintf_r+0x7b6>
 8013e1e:	6075      	str	r5, [r6, #4]
 8013e20:	2a07      	cmp	r2, #7
 8013e22:	4465      	add	r5, ip
 8013e24:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8013e28:	f340 813c 	ble.w	80140a4 <_vfiprintf_r+0x7dc>
 8013e2c:	9800      	ldr	r0, [sp, #0]
 8013e2e:	aa0e      	add	r2, sp, #56	@ 0x38
 8013e30:	4639      	mov	r1, r7
 8013e32:	f7ff fd17 	bl	8013864 <__sprint_r>
 8013e36:	2800      	cmp	r0, #0
 8013e38:	f040 816f 	bne.w	801411a <_vfiprintf_r+0x852>
 8013e3c:	ae11      	add	r6, sp, #68	@ 0x44
 8013e3e:	9b01      	ldr	r3, [sp, #4]
 8013e40:	1ae4      	subs	r4, r4, r3
 8013e42:	2c00      	cmp	r4, #0
 8013e44:	dd1a      	ble.n	8013e7c <_vfiprintf_r+0x5b4>
 8013e46:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8013e4a:	4877      	ldr	r0, [pc, #476]	@ (8014028 <_vfiprintf_r+0x760>)
 8013e4c:	6030      	str	r0, [r6, #0]
 8013e4e:	2c10      	cmp	r4, #16
 8013e50:	f103 0301 	add.w	r3, r3, #1
 8013e54:	f106 0108 	add.w	r1, r6, #8
 8013e58:	f300 8126 	bgt.w	80140a8 <_vfiprintf_r+0x7e0>
 8013e5c:	6074      	str	r4, [r6, #4]
 8013e5e:	2b07      	cmp	r3, #7
 8013e60:	4414      	add	r4, r2
 8013e62:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8013e66:	f340 8130 	ble.w	80140ca <_vfiprintf_r+0x802>
 8013e6a:	9800      	ldr	r0, [sp, #0]
 8013e6c:	aa0e      	add	r2, sp, #56	@ 0x38
 8013e6e:	4639      	mov	r1, r7
 8013e70:	f7ff fcf8 	bl	8013864 <__sprint_r>
 8013e74:	2800      	cmp	r0, #0
 8013e76:	f040 8150 	bne.w	801411a <_vfiprintf_r+0x852>
 8013e7a:	ae11      	add	r6, sp, #68	@ 0x44
 8013e7c:	9b01      	ldr	r3, [sp, #4]
 8013e7e:	9a01      	ldr	r2, [sp, #4]
 8013e80:	6073      	str	r3, [r6, #4]
 8013e82:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013e84:	f8c6 9000 	str.w	r9, [r6]
 8013e88:	4413      	add	r3, r2
 8013e8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8013e8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013e8e:	3301      	adds	r3, #1
 8013e90:	2b07      	cmp	r3, #7
 8013e92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013e94:	f300 811b 	bgt.w	80140ce <_vfiprintf_r+0x806>
 8013e98:	f106 0308 	add.w	r3, r6, #8
 8013e9c:	f01a 0f04 	tst.w	sl, #4
 8013ea0:	f040 811d 	bne.w	80140de <_vfiprintf_r+0x816>
 8013ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013ea8:	9904      	ldr	r1, [sp, #16]
 8013eaa:	428a      	cmp	r2, r1
 8013eac:	bfac      	ite	ge
 8013eae:	189b      	addge	r3, r3, r2
 8013eb0:	185b      	addlt	r3, r3, r1
 8013eb2:	9303      	str	r3, [sp, #12]
 8013eb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013eb6:	b13b      	cbz	r3, 8013ec8 <_vfiprintf_r+0x600>
 8013eb8:	9800      	ldr	r0, [sp, #0]
 8013eba:	aa0e      	add	r2, sp, #56	@ 0x38
 8013ebc:	4639      	mov	r1, r7
 8013ebe:	f7ff fcd1 	bl	8013864 <__sprint_r>
 8013ec2:	2800      	cmp	r0, #0
 8013ec4:	f040 8129 	bne.w	801411a <_vfiprintf_r+0x852>
 8013ec8:	2300      	movs	r3, #0
 8013eca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013ecc:	4645      	mov	r5, r8
 8013ece:	ae11      	add	r6, sp, #68	@ 0x44
 8013ed0:	e55b      	b.n	801398a <_vfiprintf_r+0xc2>
 8013ed2:	4648      	mov	r0, r9
 8013ed4:	f7ec f9a4 	bl	8000220 <strlen>
 8013ed8:	9001      	str	r0, [sp, #4]
 8013eda:	e734      	b.n	8013d46 <_vfiprintf_r+0x47e>
 8013edc:	f04a 0a10 	orr.w	sl, sl, #16
 8013ee0:	f01a 0320 	ands.w	r3, sl, #32
 8013ee4:	d008      	beq.n	8013ef8 <_vfiprintf_r+0x630>
 8013ee6:	3507      	adds	r5, #7
 8013ee8:	f025 0507 	bic.w	r5, r5, #7
 8013eec:	46a8      	mov	r8, r5
 8013eee:	686d      	ldr	r5, [r5, #4]
 8013ef0:	f858 4b08 	ldr.w	r4, [r8], #8
 8013ef4:	2301      	movs	r3, #1
 8013ef6:	e6d8      	b.n	8013caa <_vfiprintf_r+0x3e2>
 8013ef8:	46a8      	mov	r8, r5
 8013efa:	f01a 0510 	ands.w	r5, sl, #16
 8013efe:	f858 4b04 	ldr.w	r4, [r8], #4
 8013f02:	d001      	beq.n	8013f08 <_vfiprintf_r+0x640>
 8013f04:	461d      	mov	r5, r3
 8013f06:	e7f5      	b.n	8013ef4 <_vfiprintf_r+0x62c>
 8013f08:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8013f0c:	d001      	beq.n	8013f12 <_vfiprintf_r+0x64a>
 8013f0e:	b2a4      	uxth	r4, r4
 8013f10:	e7f0      	b.n	8013ef4 <_vfiprintf_r+0x62c>
 8013f12:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8013f16:	d0ed      	beq.n	8013ef4 <_vfiprintf_r+0x62c>
 8013f18:	b2e4      	uxtb	r4, r4
 8013f1a:	e7f3      	b.n	8013f04 <_vfiprintf_r+0x63c>
 8013f1c:	4a43      	ldr	r2, [pc, #268]	@ (801402c <_vfiprintf_r+0x764>)
 8013f1e:	e5c9      	b.n	8013ab4 <_vfiprintf_r+0x1ec>
 8013f20:	46a8      	mov	r8, r5
 8013f22:	f01a 0510 	ands.w	r5, sl, #16
 8013f26:	f858 4b04 	ldr.w	r4, [r8], #4
 8013f2a:	d001      	beq.n	8013f30 <_vfiprintf_r+0x668>
 8013f2c:	4615      	mov	r5, r2
 8013f2e:	e5cd      	b.n	8013acc <_vfiprintf_r+0x204>
 8013f30:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8013f34:	d001      	beq.n	8013f3a <_vfiprintf_r+0x672>
 8013f36:	b2a4      	uxth	r4, r4
 8013f38:	e5c8      	b.n	8013acc <_vfiprintf_r+0x204>
 8013f3a:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8013f3e:	f43f adc5 	beq.w	8013acc <_vfiprintf_r+0x204>
 8013f42:	b2e4      	uxtb	r4, r4
 8013f44:	e7f2      	b.n	8013f2c <_vfiprintf_r+0x664>
 8013f46:	2c0a      	cmp	r4, #10
 8013f48:	f175 0300 	sbcs.w	r3, r5, #0
 8013f4c:	d206      	bcs.n	8013f5c <_vfiprintf_r+0x694>
 8013f4e:	3430      	adds	r4, #48	@ 0x30
 8013f50:	b2e4      	uxtb	r4, r4
 8013f52:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8013f56:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8013f5a:	e131      	b.n	80141c0 <_vfiprintf_r+0x8f8>
 8013f5c:	ab3a      	add	r3, sp, #232	@ 0xe8
 8013f5e:	9308      	str	r3, [sp, #32]
 8013f60:	9b04      	ldr	r3, [sp, #16]
 8013f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013f66:	f04f 0a00 	mov.w	sl, #0
 8013f6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013f6c:	220a      	movs	r2, #10
 8013f6e:	2300      	movs	r3, #0
 8013f70:	4620      	mov	r0, r4
 8013f72:	4629      	mov	r1, r5
 8013f74:	f7ec feb0 	bl	8000cd8 <__aeabi_uldivmod>
 8013f78:	460b      	mov	r3, r1
 8013f7a:	9908      	ldr	r1, [sp, #32]
 8013f7c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8013f7e:	3230      	adds	r2, #48	@ 0x30
 8013f80:	f801 2c01 	strb.w	r2, [r1, #-1]
 8013f84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f86:	f101 39ff 	add.w	r9, r1, #4294967295
 8013f8a:	f10a 0a01 	add.w	sl, sl, #1
 8013f8e:	b1e2      	cbz	r2, 8013fca <_vfiprintf_r+0x702>
 8013f90:	9a06      	ldr	r2, [sp, #24]
 8013f92:	7812      	ldrb	r2, [r2, #0]
 8013f94:	4552      	cmp	r2, sl
 8013f96:	d118      	bne.n	8013fca <_vfiprintf_r+0x702>
 8013f98:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8013f9c:	d015      	beq.n	8013fca <_vfiprintf_r+0x702>
 8013f9e:	2c0a      	cmp	r4, #10
 8013fa0:	f175 0200 	sbcs.w	r2, r5, #0
 8013fa4:	d311      	bcc.n	8013fca <_vfiprintf_r+0x702>
 8013fa6:	9308      	str	r3, [sp, #32]
 8013fa8:	9b07      	ldr	r3, [sp, #28]
 8013faa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013fac:	eba9 0903 	sub.w	r9, r9, r3
 8013fb0:	461a      	mov	r2, r3
 8013fb2:	4648      	mov	r0, r9
 8013fb4:	f7fd ff7a 	bl	8011eac <strncpy>
 8013fb8:	9b06      	ldr	r3, [sp, #24]
 8013fba:	785a      	ldrb	r2, [r3, #1]
 8013fbc:	9b08      	ldr	r3, [sp, #32]
 8013fbe:	b172      	cbz	r2, 8013fde <_vfiprintf_r+0x716>
 8013fc0:	9a06      	ldr	r2, [sp, #24]
 8013fc2:	3201      	adds	r2, #1
 8013fc4:	9206      	str	r2, [sp, #24]
 8013fc6:	f04f 0a00 	mov.w	sl, #0
 8013fca:	2c0a      	cmp	r4, #10
 8013fcc:	f175 0500 	sbcs.w	r5, r5, #0
 8013fd0:	f0c0 80f6 	bcc.w	80141c0 <_vfiprintf_r+0x8f8>
 8013fd4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013fd6:	f8cd 9020 	str.w	r9, [sp, #32]
 8013fda:	461d      	mov	r5, r3
 8013fdc:	e7c6      	b.n	8013f6c <_vfiprintf_r+0x6a4>
 8013fde:	4692      	mov	sl, r2
 8013fe0:	e7f3      	b.n	8013fca <_vfiprintf_r+0x702>
 8013fe2:	f004 030f 	and.w	r3, r4, #15
 8013fe6:	9a05      	ldr	r2, [sp, #20]
 8013fe8:	0924      	lsrs	r4, r4, #4
 8013fea:	5cd3      	ldrb	r3, [r2, r3]
 8013fec:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8013ff0:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8013ff4:	092d      	lsrs	r5, r5, #4
 8013ff6:	ea54 0305 	orrs.w	r3, r4, r5
 8013ffa:	d1f2      	bne.n	8013fe2 <_vfiprintf_r+0x71a>
 8013ffc:	e0e0      	b.n	80141c0 <_vfiprintf_r+0x8f8>
 8013ffe:	b923      	cbnz	r3, 801400a <_vfiprintf_r+0x742>
 8014000:	f01a 0f01 	tst.w	sl, #1
 8014004:	d001      	beq.n	801400a <_vfiprintf_r+0x742>
 8014006:	2430      	movs	r4, #48	@ 0x30
 8014008:	e7a3      	b.n	8013f52 <_vfiprintf_r+0x68a>
 801400a:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 801400e:	e0d7      	b.n	80141c0 <_vfiprintf_r+0x8f8>
 8014010:	2b00      	cmp	r3, #0
 8014012:	f000 80a3 	beq.w	801415c <_vfiprintf_r+0x894>
 8014016:	2400      	movs	r4, #0
 8014018:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 801401c:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8014020:	46a8      	mov	r8, r5
 8014022:	e5e0      	b.n	8013be6 <_vfiprintf_r+0x31e>
 8014024:	08015a15 	.word	0x08015a15
 8014028:	08015a05 	.word	0x08015a05
 801402c:	080156bd 	.word	0x080156bd
 8014030:	2110      	movs	r1, #16
 8014032:	6071      	str	r1, [r6, #4]
 8014034:	2a07      	cmp	r2, #7
 8014036:	4461      	add	r1, ip
 8014038:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 801403c:	dd08      	ble.n	8014050 <_vfiprintf_r+0x788>
 801403e:	9800      	ldr	r0, [sp, #0]
 8014040:	aa0e      	add	r2, sp, #56	@ 0x38
 8014042:	4639      	mov	r1, r7
 8014044:	f7ff fc0e 	bl	8013864 <__sprint_r>
 8014048:	2800      	cmp	r0, #0
 801404a:	d166      	bne.n	801411a <_vfiprintf_r+0x852>
 801404c:	4b60      	ldr	r3, [pc, #384]	@ (80141d0 <_vfiprintf_r+0x908>)
 801404e:	a811      	add	r0, sp, #68	@ 0x44
 8014050:	3d10      	subs	r5, #16
 8014052:	4606      	mov	r6, r0
 8014054:	e694      	b.n	8013d80 <_vfiprintf_r+0x4b8>
 8014056:	4606      	mov	r6, r0
 8014058:	e6ac      	b.n	8013db4 <_vfiprintf_r+0x4ec>
 801405a:	9800      	ldr	r0, [sp, #0]
 801405c:	aa0e      	add	r2, sp, #56	@ 0x38
 801405e:	4639      	mov	r1, r7
 8014060:	f7ff fc00 	bl	8013864 <__sprint_r>
 8014064:	2800      	cmp	r0, #0
 8014066:	d158      	bne.n	801411a <_vfiprintf_r+0x852>
 8014068:	ae11      	add	r6, sp, #68	@ 0x44
 801406a:	e6b5      	b.n	8013dd8 <_vfiprintf_r+0x510>
 801406c:	9800      	ldr	r0, [sp, #0]
 801406e:	aa0e      	add	r2, sp, #56	@ 0x38
 8014070:	4639      	mov	r1, r7
 8014072:	f7ff fbf7 	bl	8013864 <__sprint_r>
 8014076:	2800      	cmp	r0, #0
 8014078:	d14f      	bne.n	801411a <_vfiprintf_r+0x852>
 801407a:	ae11      	add	r6, sp, #68	@ 0x44
 801407c:	e6bc      	b.n	8013df8 <_vfiprintf_r+0x530>
 801407e:	2110      	movs	r1, #16
 8014080:	6071      	str	r1, [r6, #4]
 8014082:	2a07      	cmp	r2, #7
 8014084:	4461      	add	r1, ip
 8014086:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 801408a:	dd08      	ble.n	801409e <_vfiprintf_r+0x7d6>
 801408c:	9800      	ldr	r0, [sp, #0]
 801408e:	aa0e      	add	r2, sp, #56	@ 0x38
 8014090:	4639      	mov	r1, r7
 8014092:	f7ff fbe7 	bl	8013864 <__sprint_r>
 8014096:	2800      	cmp	r0, #0
 8014098:	d13f      	bne.n	801411a <_vfiprintf_r+0x852>
 801409a:	4b4e      	ldr	r3, [pc, #312]	@ (80141d4 <_vfiprintf_r+0x90c>)
 801409c:	a811      	add	r0, sp, #68	@ 0x44
 801409e:	3d10      	subs	r5, #16
 80140a0:	4606      	mov	r6, r0
 80140a2:	e6b2      	b.n	8013e0a <_vfiprintf_r+0x542>
 80140a4:	4606      	mov	r6, r0
 80140a6:	e6ca      	b.n	8013e3e <_vfiprintf_r+0x576>
 80140a8:	2010      	movs	r0, #16
 80140aa:	4402      	add	r2, r0
 80140ac:	2b07      	cmp	r3, #7
 80140ae:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 80140b2:	6070      	str	r0, [r6, #4]
 80140b4:	dd06      	ble.n	80140c4 <_vfiprintf_r+0x7fc>
 80140b6:	9800      	ldr	r0, [sp, #0]
 80140b8:	aa0e      	add	r2, sp, #56	@ 0x38
 80140ba:	4639      	mov	r1, r7
 80140bc:	f7ff fbd2 	bl	8013864 <__sprint_r>
 80140c0:	bb58      	cbnz	r0, 801411a <_vfiprintf_r+0x852>
 80140c2:	a911      	add	r1, sp, #68	@ 0x44
 80140c4:	3c10      	subs	r4, #16
 80140c6:	460e      	mov	r6, r1
 80140c8:	e6bd      	b.n	8013e46 <_vfiprintf_r+0x57e>
 80140ca:	460e      	mov	r6, r1
 80140cc:	e6d6      	b.n	8013e7c <_vfiprintf_r+0x5b4>
 80140ce:	9800      	ldr	r0, [sp, #0]
 80140d0:	aa0e      	add	r2, sp, #56	@ 0x38
 80140d2:	4639      	mov	r1, r7
 80140d4:	f7ff fbc6 	bl	8013864 <__sprint_r>
 80140d8:	b9f8      	cbnz	r0, 801411a <_vfiprintf_r+0x852>
 80140da:	ab11      	add	r3, sp, #68	@ 0x44
 80140dc:	e6de      	b.n	8013e9c <_vfiprintf_r+0x5d4>
 80140de:	9a02      	ldr	r2, [sp, #8]
 80140e0:	9904      	ldr	r1, [sp, #16]
 80140e2:	1a54      	subs	r4, r2, r1
 80140e4:	2c00      	cmp	r4, #0
 80140e6:	f77f aedd 	ble.w	8013ea4 <_vfiprintf_r+0x5dc>
 80140ea:	4d39      	ldr	r5, [pc, #228]	@ (80141d0 <_vfiprintf_r+0x908>)
 80140ec:	2610      	movs	r6, #16
 80140ee:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 80140f2:	2c10      	cmp	r4, #16
 80140f4:	f102 0201 	add.w	r2, r2, #1
 80140f8:	601d      	str	r5, [r3, #0]
 80140fa:	dc1d      	bgt.n	8014138 <_vfiprintf_r+0x870>
 80140fc:	605c      	str	r4, [r3, #4]
 80140fe:	2a07      	cmp	r2, #7
 8014100:	440c      	add	r4, r1
 8014102:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8014106:	f77f aecd 	ble.w	8013ea4 <_vfiprintf_r+0x5dc>
 801410a:	9800      	ldr	r0, [sp, #0]
 801410c:	aa0e      	add	r2, sp, #56	@ 0x38
 801410e:	4639      	mov	r1, r7
 8014110:	f7ff fba8 	bl	8013864 <__sprint_r>
 8014114:	2800      	cmp	r0, #0
 8014116:	f43f aec5 	beq.w	8013ea4 <_vfiprintf_r+0x5dc>
 801411a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801411c:	07d9      	lsls	r1, r3, #31
 801411e:	d405      	bmi.n	801412c <_vfiprintf_r+0x864>
 8014120:	89bb      	ldrh	r3, [r7, #12]
 8014122:	059a      	lsls	r2, r3, #22
 8014124:	d402      	bmi.n	801412c <_vfiprintf_r+0x864>
 8014126:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014128:	f7fc f87b 	bl	8010222 <__retarget_lock_release_recursive>
 801412c:	89bb      	ldrh	r3, [r7, #12]
 801412e:	065b      	lsls	r3, r3, #25
 8014130:	f57f abfb 	bpl.w	801392a <_vfiprintf_r+0x62>
 8014134:	f7ff bbf6 	b.w	8013924 <_vfiprintf_r+0x5c>
 8014138:	3110      	adds	r1, #16
 801413a:	2a07      	cmp	r2, #7
 801413c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014140:	605e      	str	r6, [r3, #4]
 8014142:	dc02      	bgt.n	801414a <_vfiprintf_r+0x882>
 8014144:	3308      	adds	r3, #8
 8014146:	3c10      	subs	r4, #16
 8014148:	e7d1      	b.n	80140ee <_vfiprintf_r+0x826>
 801414a:	9800      	ldr	r0, [sp, #0]
 801414c:	aa0e      	add	r2, sp, #56	@ 0x38
 801414e:	4639      	mov	r1, r7
 8014150:	f7ff fb88 	bl	8013864 <__sprint_r>
 8014154:	2800      	cmp	r0, #0
 8014156:	d1e0      	bne.n	801411a <_vfiprintf_r+0x852>
 8014158:	ab11      	add	r3, sp, #68	@ 0x44
 801415a:	e7f4      	b.n	8014146 <_vfiprintf_r+0x87e>
 801415c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801415e:	b913      	cbnz	r3, 8014166 <_vfiprintf_r+0x89e>
 8014160:	2300      	movs	r3, #0
 8014162:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014164:	e7d9      	b.n	801411a <_vfiprintf_r+0x852>
 8014166:	9800      	ldr	r0, [sp, #0]
 8014168:	aa0e      	add	r2, sp, #56	@ 0x38
 801416a:	4639      	mov	r1, r7
 801416c:	f7ff fb7a 	bl	8013864 <__sprint_r>
 8014170:	2800      	cmp	r0, #0
 8014172:	d0f5      	beq.n	8014160 <_vfiprintf_r+0x898>
 8014174:	e7d1      	b.n	801411a <_vfiprintf_r+0x852>
 8014176:	ea54 0205 	orrs.w	r2, r4, r5
 801417a:	f8cd a010 	str.w	sl, [sp, #16]
 801417e:	f43f ada6 	beq.w	8013cce <_vfiprintf_r+0x406>
 8014182:	2b01      	cmp	r3, #1
 8014184:	f43f aedf 	beq.w	8013f46 <_vfiprintf_r+0x67e>
 8014188:	2b02      	cmp	r3, #2
 801418a:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 801418e:	f43f af28 	beq.w	8013fe2 <_vfiprintf_r+0x71a>
 8014192:	f004 0307 	and.w	r3, r4, #7
 8014196:	08e4      	lsrs	r4, r4, #3
 8014198:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 801419c:	08ed      	lsrs	r5, r5, #3
 801419e:	3330      	adds	r3, #48	@ 0x30
 80141a0:	ea54 0105 	orrs.w	r1, r4, r5
 80141a4:	464a      	mov	r2, r9
 80141a6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80141aa:	d1f2      	bne.n	8014192 <_vfiprintf_r+0x8ca>
 80141ac:	9904      	ldr	r1, [sp, #16]
 80141ae:	07c8      	lsls	r0, r1, #31
 80141b0:	d506      	bpl.n	80141c0 <_vfiprintf_r+0x8f8>
 80141b2:	2b30      	cmp	r3, #48	@ 0x30
 80141b4:	d004      	beq.n	80141c0 <_vfiprintf_r+0x8f8>
 80141b6:	2330      	movs	r3, #48	@ 0x30
 80141b8:	f809 3c01 	strb.w	r3, [r9, #-1]
 80141bc:	f1a2 0902 	sub.w	r9, r2, #2
 80141c0:	ab3a      	add	r3, sp, #232	@ 0xe8
 80141c2:	eba3 0309 	sub.w	r3, r3, r9
 80141c6:	9c01      	ldr	r4, [sp, #4]
 80141c8:	f8dd a010 	ldr.w	sl, [sp, #16]
 80141cc:	9301      	str	r3, [sp, #4]
 80141ce:	e5bb      	b.n	8013d48 <_vfiprintf_r+0x480>
 80141d0:	08015a15 	.word	0x08015a15
 80141d4:	08015a05 	.word	0x08015a05

080141d8 <__sbprintf>:
 80141d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141da:	461f      	mov	r7, r3
 80141dc:	898b      	ldrh	r3, [r1, #12]
 80141de:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 80141e2:	f023 0302 	bic.w	r3, r3, #2
 80141e6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80141ea:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80141ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80141ee:	89cb      	ldrh	r3, [r1, #14]
 80141f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80141f4:	69cb      	ldr	r3, [r1, #28]
 80141f6:	9307      	str	r3, [sp, #28]
 80141f8:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80141fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80141fc:	ab1a      	add	r3, sp, #104	@ 0x68
 80141fe:	9300      	str	r3, [sp, #0]
 8014200:	9304      	str	r3, [sp, #16]
 8014202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014206:	4615      	mov	r5, r2
 8014208:	4606      	mov	r6, r0
 801420a:	9302      	str	r3, [sp, #8]
 801420c:	9305      	str	r3, [sp, #20]
 801420e:	a816      	add	r0, sp, #88	@ 0x58
 8014210:	2300      	movs	r3, #0
 8014212:	460c      	mov	r4, r1
 8014214:	9306      	str	r3, [sp, #24]
 8014216:	f7fc f801 	bl	801021c <__retarget_lock_init_recursive>
 801421a:	462a      	mov	r2, r5
 801421c:	463b      	mov	r3, r7
 801421e:	4669      	mov	r1, sp
 8014220:	4630      	mov	r0, r6
 8014222:	f7ff fb51 	bl	80138c8 <_vfiprintf_r>
 8014226:	1e05      	subs	r5, r0, #0
 8014228:	db07      	blt.n	801423a <__sbprintf+0x62>
 801422a:	4669      	mov	r1, sp
 801422c:	4630      	mov	r0, r6
 801422e:	f7fd fbf7 	bl	8011a20 <_fflush_r>
 8014232:	2800      	cmp	r0, #0
 8014234:	bf18      	it	ne
 8014236:	f04f 35ff 	movne.w	r5, #4294967295
 801423a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 801423e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8014240:	065b      	lsls	r3, r3, #25
 8014242:	bf42      	ittt	mi
 8014244:	89a3      	ldrhmi	r3, [r4, #12]
 8014246:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 801424a:	81a3      	strhmi	r3, [r4, #12]
 801424c:	f7fb ffe7 	bl	801021e <__retarget_lock_close_recursive>
 8014250:	4628      	mov	r0, r5
 8014252:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8014256:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014258 <__fputwc>:
 8014258:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801425c:	4680      	mov	r8, r0
 801425e:	460f      	mov	r7, r1
 8014260:	4614      	mov	r4, r2
 8014262:	f7fd fe37 	bl	8011ed4 <__locale_mb_cur_max>
 8014266:	2801      	cmp	r0, #1
 8014268:	4605      	mov	r5, r0
 801426a:	d11b      	bne.n	80142a4 <__fputwc+0x4c>
 801426c:	1e7b      	subs	r3, r7, #1
 801426e:	2bfe      	cmp	r3, #254	@ 0xfe
 8014270:	d818      	bhi.n	80142a4 <__fputwc+0x4c>
 8014272:	f88d 7004 	strb.w	r7, [sp, #4]
 8014276:	2600      	movs	r6, #0
 8014278:	f10d 0904 	add.w	r9, sp, #4
 801427c:	42ae      	cmp	r6, r5
 801427e:	d021      	beq.n	80142c4 <__fputwc+0x6c>
 8014280:	68a3      	ldr	r3, [r4, #8]
 8014282:	f816 1009 	ldrb.w	r1, [r6, r9]
 8014286:	3b01      	subs	r3, #1
 8014288:	2b00      	cmp	r3, #0
 801428a:	60a3      	str	r3, [r4, #8]
 801428c:	da04      	bge.n	8014298 <__fputwc+0x40>
 801428e:	69a2      	ldr	r2, [r4, #24]
 8014290:	4293      	cmp	r3, r2
 8014292:	db1b      	blt.n	80142cc <__fputwc+0x74>
 8014294:	290a      	cmp	r1, #10
 8014296:	d019      	beq.n	80142cc <__fputwc+0x74>
 8014298:	6823      	ldr	r3, [r4, #0]
 801429a:	1c5a      	adds	r2, r3, #1
 801429c:	6022      	str	r2, [r4, #0]
 801429e:	7019      	strb	r1, [r3, #0]
 80142a0:	3601      	adds	r6, #1
 80142a2:	e7eb      	b.n	801427c <__fputwc+0x24>
 80142a4:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 80142a8:	463a      	mov	r2, r7
 80142aa:	a901      	add	r1, sp, #4
 80142ac:	4640      	mov	r0, r8
 80142ae:	f000 f845 	bl	801433c <_wcrtomb_r>
 80142b2:	1c43      	adds	r3, r0, #1
 80142b4:	4605      	mov	r5, r0
 80142b6:	d1de      	bne.n	8014276 <__fputwc+0x1e>
 80142b8:	89a3      	ldrh	r3, [r4, #12]
 80142ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80142be:	81a3      	strh	r3, [r4, #12]
 80142c0:	f04f 37ff 	mov.w	r7, #4294967295
 80142c4:	4638      	mov	r0, r7
 80142c6:	b003      	add	sp, #12
 80142c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80142cc:	4622      	mov	r2, r4
 80142ce:	4640      	mov	r0, r8
 80142d0:	f000 f84a 	bl	8014368 <__swbuf_r>
 80142d4:	3001      	adds	r0, #1
 80142d6:	d1e3      	bne.n	80142a0 <__fputwc+0x48>
 80142d8:	e7f2      	b.n	80142c0 <__fputwc+0x68>

080142da <_fputwc_r>:
 80142da:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 80142dc:	07db      	lsls	r3, r3, #31
 80142de:	b570      	push	{r4, r5, r6, lr}
 80142e0:	4605      	mov	r5, r0
 80142e2:	460e      	mov	r6, r1
 80142e4:	4614      	mov	r4, r2
 80142e6:	d405      	bmi.n	80142f4 <_fputwc_r+0x1a>
 80142e8:	8993      	ldrh	r3, [r2, #12]
 80142ea:	0598      	lsls	r0, r3, #22
 80142ec:	d402      	bmi.n	80142f4 <_fputwc_r+0x1a>
 80142ee:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 80142f0:	f7fb ff96 	bl	8010220 <__retarget_lock_acquire_recursive>
 80142f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80142f8:	0499      	lsls	r1, r3, #18
 80142fa:	d406      	bmi.n	801430a <_fputwc_r+0x30>
 80142fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014300:	81a3      	strh	r3, [r4, #12]
 8014302:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014304:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014308:	6663      	str	r3, [r4, #100]	@ 0x64
 801430a:	4622      	mov	r2, r4
 801430c:	4628      	mov	r0, r5
 801430e:	4631      	mov	r1, r6
 8014310:	f7ff ffa2 	bl	8014258 <__fputwc>
 8014314:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014316:	07da      	lsls	r2, r3, #31
 8014318:	4605      	mov	r5, r0
 801431a:	d405      	bmi.n	8014328 <_fputwc_r+0x4e>
 801431c:	89a3      	ldrh	r3, [r4, #12]
 801431e:	059b      	lsls	r3, r3, #22
 8014320:	d402      	bmi.n	8014328 <_fputwc_r+0x4e>
 8014322:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014324:	f7fb ff7d 	bl	8010222 <__retarget_lock_release_recursive>
 8014328:	4628      	mov	r0, r5
 801432a:	bd70      	pop	{r4, r5, r6, pc}

0801432c <abort>:
 801432c:	b508      	push	{r3, lr}
 801432e:	2006      	movs	r0, #6
 8014330:	f000 f88c 	bl	801444c <raise>
 8014334:	2001      	movs	r0, #1
 8014336:	f7ee fc0d 	bl	8002b54 <_exit>
	...

0801433c <_wcrtomb_r>:
 801433c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801433e:	4c09      	ldr	r4, [pc, #36]	@ (8014364 <_wcrtomb_r+0x28>)
 8014340:	b085      	sub	sp, #20
 8014342:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 8014346:	4605      	mov	r5, r0
 8014348:	461e      	mov	r6, r3
 801434a:	b909      	cbnz	r1, 8014350 <_wcrtomb_r+0x14>
 801434c:	460a      	mov	r2, r1
 801434e:	a901      	add	r1, sp, #4
 8014350:	47b8      	blx	r7
 8014352:	1c43      	adds	r3, r0, #1
 8014354:	bf01      	itttt	eq
 8014356:	2300      	moveq	r3, #0
 8014358:	6033      	streq	r3, [r6, #0]
 801435a:	238a      	moveq	r3, #138	@ 0x8a
 801435c:	602b      	streq	r3, [r5, #0]
 801435e:	b005      	add	sp, #20
 8014360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014362:	bf00      	nop
 8014364:	2000055c 	.word	0x2000055c

08014368 <__swbuf_r>:
 8014368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801436a:	460e      	mov	r6, r1
 801436c:	4614      	mov	r4, r2
 801436e:	4605      	mov	r5, r0
 8014370:	b118      	cbz	r0, 801437a <__swbuf_r+0x12>
 8014372:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8014374:	b90b      	cbnz	r3, 801437a <__swbuf_r+0x12>
 8014376:	f7fb fcfb 	bl	800fd70 <__sinit>
 801437a:	69a3      	ldr	r3, [r4, #24]
 801437c:	60a3      	str	r3, [r4, #8]
 801437e:	89a3      	ldrh	r3, [r4, #12]
 8014380:	0719      	lsls	r1, r3, #28
 8014382:	d501      	bpl.n	8014388 <__swbuf_r+0x20>
 8014384:	6923      	ldr	r3, [r4, #16]
 8014386:	b943      	cbnz	r3, 801439a <__swbuf_r+0x32>
 8014388:	4621      	mov	r1, r4
 801438a:	4628      	mov	r0, r5
 801438c:	f7fd fd1e 	bl	8011dcc <__swsetup_r>
 8014390:	b118      	cbz	r0, 801439a <__swbuf_r+0x32>
 8014392:	f04f 37ff 	mov.w	r7, #4294967295
 8014396:	4638      	mov	r0, r7
 8014398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801439a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801439e:	b2f6      	uxtb	r6, r6
 80143a0:	049a      	lsls	r2, r3, #18
 80143a2:	4637      	mov	r7, r6
 80143a4:	d406      	bmi.n	80143b4 <__swbuf_r+0x4c>
 80143a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80143aa:	81a3      	strh	r3, [r4, #12]
 80143ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80143ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80143b2:	6663      	str	r3, [r4, #100]	@ 0x64
 80143b4:	6823      	ldr	r3, [r4, #0]
 80143b6:	6922      	ldr	r2, [r4, #16]
 80143b8:	1a98      	subs	r0, r3, r2
 80143ba:	6963      	ldr	r3, [r4, #20]
 80143bc:	4283      	cmp	r3, r0
 80143be:	dc05      	bgt.n	80143cc <__swbuf_r+0x64>
 80143c0:	4621      	mov	r1, r4
 80143c2:	4628      	mov	r0, r5
 80143c4:	f7fd fb2c 	bl	8011a20 <_fflush_r>
 80143c8:	2800      	cmp	r0, #0
 80143ca:	d1e2      	bne.n	8014392 <__swbuf_r+0x2a>
 80143cc:	68a3      	ldr	r3, [r4, #8]
 80143ce:	3b01      	subs	r3, #1
 80143d0:	60a3      	str	r3, [r4, #8]
 80143d2:	6823      	ldr	r3, [r4, #0]
 80143d4:	1c5a      	adds	r2, r3, #1
 80143d6:	6022      	str	r2, [r4, #0]
 80143d8:	701e      	strb	r6, [r3, #0]
 80143da:	6962      	ldr	r2, [r4, #20]
 80143dc:	1c43      	adds	r3, r0, #1
 80143de:	429a      	cmp	r2, r3
 80143e0:	d004      	beq.n	80143ec <__swbuf_r+0x84>
 80143e2:	89a3      	ldrh	r3, [r4, #12]
 80143e4:	07db      	lsls	r3, r3, #31
 80143e6:	d5d6      	bpl.n	8014396 <__swbuf_r+0x2e>
 80143e8:	2e0a      	cmp	r6, #10
 80143ea:	d1d4      	bne.n	8014396 <__swbuf_r+0x2e>
 80143ec:	4621      	mov	r1, r4
 80143ee:	4628      	mov	r0, r5
 80143f0:	f7fd fb16 	bl	8011a20 <_fflush_r>
 80143f4:	2800      	cmp	r0, #0
 80143f6:	d0ce      	beq.n	8014396 <__swbuf_r+0x2e>
 80143f8:	e7cb      	b.n	8014392 <__swbuf_r+0x2a>

080143fa <_raise_r>:
 80143fa:	291f      	cmp	r1, #31
 80143fc:	b538      	push	{r3, r4, r5, lr}
 80143fe:	4605      	mov	r5, r0
 8014400:	460c      	mov	r4, r1
 8014402:	d904      	bls.n	801440e <_raise_r+0x14>
 8014404:	2316      	movs	r3, #22
 8014406:	6003      	str	r3, [r0, #0]
 8014408:	f04f 30ff 	mov.w	r0, #4294967295
 801440c:	bd38      	pop	{r3, r4, r5, pc}
 801440e:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8014412:	b112      	cbz	r2, 801441a <_raise_r+0x20>
 8014414:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014418:	b94b      	cbnz	r3, 801442e <_raise_r+0x34>
 801441a:	4628      	mov	r0, r5
 801441c:	f000 f830 	bl	8014480 <_getpid_r>
 8014420:	4622      	mov	r2, r4
 8014422:	4601      	mov	r1, r0
 8014424:	4628      	mov	r0, r5
 8014426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801442a:	f000 b817 	b.w	801445c <_kill_r>
 801442e:	2b01      	cmp	r3, #1
 8014430:	d00a      	beq.n	8014448 <_raise_r+0x4e>
 8014432:	1c59      	adds	r1, r3, #1
 8014434:	d103      	bne.n	801443e <_raise_r+0x44>
 8014436:	2316      	movs	r3, #22
 8014438:	6003      	str	r3, [r0, #0]
 801443a:	2001      	movs	r0, #1
 801443c:	e7e6      	b.n	801440c <_raise_r+0x12>
 801443e:	2100      	movs	r1, #0
 8014440:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014444:	4620      	mov	r0, r4
 8014446:	4798      	blx	r3
 8014448:	2000      	movs	r0, #0
 801444a:	e7df      	b.n	801440c <_raise_r+0x12>

0801444c <raise>:
 801444c:	4b02      	ldr	r3, [pc, #8]	@ (8014458 <raise+0xc>)
 801444e:	4601      	mov	r1, r0
 8014450:	6818      	ldr	r0, [r3, #0]
 8014452:	f7ff bfd2 	b.w	80143fa <_raise_r>
 8014456:	bf00      	nop
 8014458:	20000434 	.word	0x20000434

0801445c <_kill_r>:
 801445c:	b538      	push	{r3, r4, r5, lr}
 801445e:	4d07      	ldr	r5, [pc, #28]	@ (801447c <_kill_r+0x20>)
 8014460:	2300      	movs	r3, #0
 8014462:	4604      	mov	r4, r0
 8014464:	4608      	mov	r0, r1
 8014466:	4611      	mov	r1, r2
 8014468:	602b      	str	r3, [r5, #0]
 801446a:	f7ee fb63 	bl	8002b34 <_kill>
 801446e:	1c43      	adds	r3, r0, #1
 8014470:	d102      	bne.n	8014478 <_kill_r+0x1c>
 8014472:	682b      	ldr	r3, [r5, #0]
 8014474:	b103      	cbz	r3, 8014478 <_kill_r+0x1c>
 8014476:	6023      	str	r3, [r4, #0]
 8014478:	bd38      	pop	{r3, r4, r5, pc}
 801447a:	bf00      	nop
 801447c:	20003248 	.word	0x20003248

08014480 <_getpid_r>:
 8014480:	f7ee bb50 	b.w	8002b24 <_getpid>
 8014484:	0000      	movs	r0, r0
	...

08014488 <sin>:
 8014488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801448a:	ec53 2b10 	vmov	r2, r3, d0
 801448e:	4826      	ldr	r0, [pc, #152]	@ (8014528 <sin+0xa0>)
 8014490:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8014494:	4281      	cmp	r1, r0
 8014496:	d807      	bhi.n	80144a8 <sin+0x20>
 8014498:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8014520 <sin+0x98>
 801449c:	2000      	movs	r0, #0
 801449e:	b005      	add	sp, #20
 80144a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80144a4:	f000 b930 	b.w	8014708 <__kernel_sin>
 80144a8:	4820      	ldr	r0, [pc, #128]	@ (801452c <sin+0xa4>)
 80144aa:	4281      	cmp	r1, r0
 80144ac:	d908      	bls.n	80144c0 <sin+0x38>
 80144ae:	4610      	mov	r0, r2
 80144b0:	4619      	mov	r1, r3
 80144b2:	f7eb ff11 	bl	80002d8 <__aeabi_dsub>
 80144b6:	ec41 0b10 	vmov	d0, r0, r1
 80144ba:	b005      	add	sp, #20
 80144bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80144c0:	4668      	mov	r0, sp
 80144c2:	f000 f9dd 	bl	8014880 <__ieee754_rem_pio2>
 80144c6:	f000 0003 	and.w	r0, r0, #3
 80144ca:	2801      	cmp	r0, #1
 80144cc:	d00c      	beq.n	80144e8 <sin+0x60>
 80144ce:	2802      	cmp	r0, #2
 80144d0:	d011      	beq.n	80144f6 <sin+0x6e>
 80144d2:	b9e8      	cbnz	r0, 8014510 <sin+0x88>
 80144d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80144d8:	ed9d 0b00 	vldr	d0, [sp]
 80144dc:	2001      	movs	r0, #1
 80144de:	f000 f913 	bl	8014708 <__kernel_sin>
 80144e2:	ec51 0b10 	vmov	r0, r1, d0
 80144e6:	e7e6      	b.n	80144b6 <sin+0x2e>
 80144e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80144ec:	ed9d 0b00 	vldr	d0, [sp]
 80144f0:	f000 f842 	bl	8014578 <__kernel_cos>
 80144f4:	e7f5      	b.n	80144e2 <sin+0x5a>
 80144f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80144fa:	ed9d 0b00 	vldr	d0, [sp]
 80144fe:	2001      	movs	r0, #1
 8014500:	f000 f902 	bl	8014708 <__kernel_sin>
 8014504:	ec53 2b10 	vmov	r2, r3, d0
 8014508:	4610      	mov	r0, r2
 801450a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801450e:	e7d2      	b.n	80144b6 <sin+0x2e>
 8014510:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014514:	ed9d 0b00 	vldr	d0, [sp]
 8014518:	f000 f82e 	bl	8014578 <__kernel_cos>
 801451c:	e7f2      	b.n	8014504 <sin+0x7c>
 801451e:	bf00      	nop
	...
 8014528:	3fe921fb 	.word	0x3fe921fb
 801452c:	7fefffff 	.word	0x7fefffff

08014530 <roundf>:
 8014530:	ee10 0a10 	vmov	r0, s0
 8014534:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8014538:	3a7f      	subs	r2, #127	@ 0x7f
 801453a:	2a16      	cmp	r2, #22
 801453c:	dc15      	bgt.n	801456a <roundf+0x3a>
 801453e:	2a00      	cmp	r2, #0
 8014540:	da08      	bge.n	8014554 <roundf+0x24>
 8014542:	3201      	adds	r2, #1
 8014544:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8014548:	d101      	bne.n	801454e <roundf+0x1e>
 801454a:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 801454e:	ee00 3a10 	vmov	s0, r3
 8014552:	4770      	bx	lr
 8014554:	4907      	ldr	r1, [pc, #28]	@ (8014574 <roundf+0x44>)
 8014556:	4111      	asrs	r1, r2
 8014558:	4201      	tst	r1, r0
 801455a:	d0fa      	beq.n	8014552 <roundf+0x22>
 801455c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8014560:	4113      	asrs	r3, r2
 8014562:	4403      	add	r3, r0
 8014564:	ea23 0301 	bic.w	r3, r3, r1
 8014568:	e7f1      	b.n	801454e <roundf+0x1e>
 801456a:	2a80      	cmp	r2, #128	@ 0x80
 801456c:	d1f1      	bne.n	8014552 <roundf+0x22>
 801456e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014572:	4770      	bx	lr
 8014574:	007fffff 	.word	0x007fffff

08014578 <__kernel_cos>:
 8014578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801457c:	ec57 6b10 	vmov	r6, r7, d0
 8014580:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8014584:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8014588:	ed8d 1b00 	vstr	d1, [sp]
 801458c:	d206      	bcs.n	801459c <__kernel_cos+0x24>
 801458e:	4630      	mov	r0, r6
 8014590:	4639      	mov	r1, r7
 8014592:	f7ec fb09 	bl	8000ba8 <__aeabi_d2iz>
 8014596:	2800      	cmp	r0, #0
 8014598:	f000 8088 	beq.w	80146ac <__kernel_cos+0x134>
 801459c:	4632      	mov	r2, r6
 801459e:	463b      	mov	r3, r7
 80145a0:	4630      	mov	r0, r6
 80145a2:	4639      	mov	r1, r7
 80145a4:	f7ec f850 	bl	8000648 <__aeabi_dmul>
 80145a8:	4b51      	ldr	r3, [pc, #324]	@ (80146f0 <__kernel_cos+0x178>)
 80145aa:	2200      	movs	r2, #0
 80145ac:	4604      	mov	r4, r0
 80145ae:	460d      	mov	r5, r1
 80145b0:	f7ec f84a 	bl	8000648 <__aeabi_dmul>
 80145b4:	a340      	add	r3, pc, #256	@ (adr r3, 80146b8 <__kernel_cos+0x140>)
 80145b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ba:	4682      	mov	sl, r0
 80145bc:	468b      	mov	fp, r1
 80145be:	4620      	mov	r0, r4
 80145c0:	4629      	mov	r1, r5
 80145c2:	f7ec f841 	bl	8000648 <__aeabi_dmul>
 80145c6:	a33e      	add	r3, pc, #248	@ (adr r3, 80146c0 <__kernel_cos+0x148>)
 80145c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145cc:	f7eb fe86 	bl	80002dc <__adddf3>
 80145d0:	4622      	mov	r2, r4
 80145d2:	462b      	mov	r3, r5
 80145d4:	f7ec f838 	bl	8000648 <__aeabi_dmul>
 80145d8:	a33b      	add	r3, pc, #236	@ (adr r3, 80146c8 <__kernel_cos+0x150>)
 80145da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145de:	f7eb fe7b 	bl	80002d8 <__aeabi_dsub>
 80145e2:	4622      	mov	r2, r4
 80145e4:	462b      	mov	r3, r5
 80145e6:	f7ec f82f 	bl	8000648 <__aeabi_dmul>
 80145ea:	a339      	add	r3, pc, #228	@ (adr r3, 80146d0 <__kernel_cos+0x158>)
 80145ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145f0:	f7eb fe74 	bl	80002dc <__adddf3>
 80145f4:	4622      	mov	r2, r4
 80145f6:	462b      	mov	r3, r5
 80145f8:	f7ec f826 	bl	8000648 <__aeabi_dmul>
 80145fc:	a336      	add	r3, pc, #216	@ (adr r3, 80146d8 <__kernel_cos+0x160>)
 80145fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014602:	f7eb fe69 	bl	80002d8 <__aeabi_dsub>
 8014606:	4622      	mov	r2, r4
 8014608:	462b      	mov	r3, r5
 801460a:	f7ec f81d 	bl	8000648 <__aeabi_dmul>
 801460e:	a334      	add	r3, pc, #208	@ (adr r3, 80146e0 <__kernel_cos+0x168>)
 8014610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014614:	f7eb fe62 	bl	80002dc <__adddf3>
 8014618:	4622      	mov	r2, r4
 801461a:	462b      	mov	r3, r5
 801461c:	f7ec f814 	bl	8000648 <__aeabi_dmul>
 8014620:	4622      	mov	r2, r4
 8014622:	462b      	mov	r3, r5
 8014624:	f7ec f810 	bl	8000648 <__aeabi_dmul>
 8014628:	e9dd 2300 	ldrd	r2, r3, [sp]
 801462c:	4604      	mov	r4, r0
 801462e:	460d      	mov	r5, r1
 8014630:	4630      	mov	r0, r6
 8014632:	4639      	mov	r1, r7
 8014634:	f7ec f808 	bl	8000648 <__aeabi_dmul>
 8014638:	460b      	mov	r3, r1
 801463a:	4602      	mov	r2, r0
 801463c:	4629      	mov	r1, r5
 801463e:	4620      	mov	r0, r4
 8014640:	f7eb fe4a 	bl	80002d8 <__aeabi_dsub>
 8014644:	4b2b      	ldr	r3, [pc, #172]	@ (80146f4 <__kernel_cos+0x17c>)
 8014646:	4598      	cmp	r8, r3
 8014648:	4606      	mov	r6, r0
 801464a:	460f      	mov	r7, r1
 801464c:	d810      	bhi.n	8014670 <__kernel_cos+0xf8>
 801464e:	4602      	mov	r2, r0
 8014650:	460b      	mov	r3, r1
 8014652:	4650      	mov	r0, sl
 8014654:	4659      	mov	r1, fp
 8014656:	f7eb fe3f 	bl	80002d8 <__aeabi_dsub>
 801465a:	460b      	mov	r3, r1
 801465c:	4926      	ldr	r1, [pc, #152]	@ (80146f8 <__kernel_cos+0x180>)
 801465e:	4602      	mov	r2, r0
 8014660:	2000      	movs	r0, #0
 8014662:	f7eb fe39 	bl	80002d8 <__aeabi_dsub>
 8014666:	ec41 0b10 	vmov	d0, r0, r1
 801466a:	b003      	add	sp, #12
 801466c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014670:	4b22      	ldr	r3, [pc, #136]	@ (80146fc <__kernel_cos+0x184>)
 8014672:	4921      	ldr	r1, [pc, #132]	@ (80146f8 <__kernel_cos+0x180>)
 8014674:	4598      	cmp	r8, r3
 8014676:	bf8c      	ite	hi
 8014678:	4d21      	ldrhi	r5, [pc, #132]	@ (8014700 <__kernel_cos+0x188>)
 801467a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801467e:	2400      	movs	r4, #0
 8014680:	4622      	mov	r2, r4
 8014682:	462b      	mov	r3, r5
 8014684:	2000      	movs	r0, #0
 8014686:	f7eb fe27 	bl	80002d8 <__aeabi_dsub>
 801468a:	4622      	mov	r2, r4
 801468c:	4680      	mov	r8, r0
 801468e:	4689      	mov	r9, r1
 8014690:	462b      	mov	r3, r5
 8014692:	4650      	mov	r0, sl
 8014694:	4659      	mov	r1, fp
 8014696:	f7eb fe1f 	bl	80002d8 <__aeabi_dsub>
 801469a:	4632      	mov	r2, r6
 801469c:	463b      	mov	r3, r7
 801469e:	f7eb fe1b 	bl	80002d8 <__aeabi_dsub>
 80146a2:	4602      	mov	r2, r0
 80146a4:	460b      	mov	r3, r1
 80146a6:	4640      	mov	r0, r8
 80146a8:	4649      	mov	r1, r9
 80146aa:	e7da      	b.n	8014662 <__kernel_cos+0xea>
 80146ac:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80146e8 <__kernel_cos+0x170>
 80146b0:	e7db      	b.n	801466a <__kernel_cos+0xf2>
 80146b2:	bf00      	nop
 80146b4:	f3af 8000 	nop.w
 80146b8:	be8838d4 	.word	0xbe8838d4
 80146bc:	bda8fae9 	.word	0xbda8fae9
 80146c0:	bdb4b1c4 	.word	0xbdb4b1c4
 80146c4:	3e21ee9e 	.word	0x3e21ee9e
 80146c8:	809c52ad 	.word	0x809c52ad
 80146cc:	3e927e4f 	.word	0x3e927e4f
 80146d0:	19cb1590 	.word	0x19cb1590
 80146d4:	3efa01a0 	.word	0x3efa01a0
 80146d8:	16c15177 	.word	0x16c15177
 80146dc:	3f56c16c 	.word	0x3f56c16c
 80146e0:	5555554c 	.word	0x5555554c
 80146e4:	3fa55555 	.word	0x3fa55555
 80146e8:	00000000 	.word	0x00000000
 80146ec:	3ff00000 	.word	0x3ff00000
 80146f0:	3fe00000 	.word	0x3fe00000
 80146f4:	3fd33332 	.word	0x3fd33332
 80146f8:	3ff00000 	.word	0x3ff00000
 80146fc:	3fe90000 	.word	0x3fe90000
 8014700:	3fd20000 	.word	0x3fd20000
 8014704:	00000000 	.word	0x00000000

08014708 <__kernel_sin>:
 8014708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801470c:	ec55 4b10 	vmov	r4, r5, d0
 8014710:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8014714:	b085      	sub	sp, #20
 8014716:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801471a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801471e:	4680      	mov	r8, r0
 8014720:	d205      	bcs.n	801472e <__kernel_sin+0x26>
 8014722:	4620      	mov	r0, r4
 8014724:	4629      	mov	r1, r5
 8014726:	f7ec fa3f 	bl	8000ba8 <__aeabi_d2iz>
 801472a:	2800      	cmp	r0, #0
 801472c:	d052      	beq.n	80147d4 <__kernel_sin+0xcc>
 801472e:	4622      	mov	r2, r4
 8014730:	462b      	mov	r3, r5
 8014732:	4620      	mov	r0, r4
 8014734:	4629      	mov	r1, r5
 8014736:	f7eb ff87 	bl	8000648 <__aeabi_dmul>
 801473a:	4682      	mov	sl, r0
 801473c:	468b      	mov	fp, r1
 801473e:	4602      	mov	r2, r0
 8014740:	460b      	mov	r3, r1
 8014742:	4620      	mov	r0, r4
 8014744:	4629      	mov	r1, r5
 8014746:	f7eb ff7f 	bl	8000648 <__aeabi_dmul>
 801474a:	a342      	add	r3, pc, #264	@ (adr r3, 8014854 <__kernel_sin+0x14c>)
 801474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014750:	e9cd 0100 	strd	r0, r1, [sp]
 8014754:	4650      	mov	r0, sl
 8014756:	4659      	mov	r1, fp
 8014758:	f7eb ff76 	bl	8000648 <__aeabi_dmul>
 801475c:	a33f      	add	r3, pc, #252	@ (adr r3, 801485c <__kernel_sin+0x154>)
 801475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014762:	f7eb fdb9 	bl	80002d8 <__aeabi_dsub>
 8014766:	4652      	mov	r2, sl
 8014768:	465b      	mov	r3, fp
 801476a:	f7eb ff6d 	bl	8000648 <__aeabi_dmul>
 801476e:	a33d      	add	r3, pc, #244	@ (adr r3, 8014864 <__kernel_sin+0x15c>)
 8014770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014774:	f7eb fdb2 	bl	80002dc <__adddf3>
 8014778:	4652      	mov	r2, sl
 801477a:	465b      	mov	r3, fp
 801477c:	f7eb ff64 	bl	8000648 <__aeabi_dmul>
 8014780:	a33a      	add	r3, pc, #232	@ (adr r3, 801486c <__kernel_sin+0x164>)
 8014782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014786:	f7eb fda7 	bl	80002d8 <__aeabi_dsub>
 801478a:	4652      	mov	r2, sl
 801478c:	465b      	mov	r3, fp
 801478e:	f7eb ff5b 	bl	8000648 <__aeabi_dmul>
 8014792:	a338      	add	r3, pc, #224	@ (adr r3, 8014874 <__kernel_sin+0x16c>)
 8014794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014798:	f7eb fda0 	bl	80002dc <__adddf3>
 801479c:	4606      	mov	r6, r0
 801479e:	460f      	mov	r7, r1
 80147a0:	f1b8 0f00 	cmp.w	r8, #0
 80147a4:	d11b      	bne.n	80147de <__kernel_sin+0xd6>
 80147a6:	4602      	mov	r2, r0
 80147a8:	460b      	mov	r3, r1
 80147aa:	4650      	mov	r0, sl
 80147ac:	4659      	mov	r1, fp
 80147ae:	f7eb ff4b 	bl	8000648 <__aeabi_dmul>
 80147b2:	a325      	add	r3, pc, #148	@ (adr r3, 8014848 <__kernel_sin+0x140>)
 80147b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147b8:	f7eb fd8e 	bl	80002d8 <__aeabi_dsub>
 80147bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80147c0:	f7eb ff42 	bl	8000648 <__aeabi_dmul>
 80147c4:	4602      	mov	r2, r0
 80147c6:	460b      	mov	r3, r1
 80147c8:	4620      	mov	r0, r4
 80147ca:	4629      	mov	r1, r5
 80147cc:	f7eb fd86 	bl	80002dc <__adddf3>
 80147d0:	4604      	mov	r4, r0
 80147d2:	460d      	mov	r5, r1
 80147d4:	ec45 4b10 	vmov	d0, r4, r5
 80147d8:	b005      	add	sp, #20
 80147da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80147e2:	4b1b      	ldr	r3, [pc, #108]	@ (8014850 <__kernel_sin+0x148>)
 80147e4:	2200      	movs	r2, #0
 80147e6:	f7eb ff2f 	bl	8000648 <__aeabi_dmul>
 80147ea:	4632      	mov	r2, r6
 80147ec:	4680      	mov	r8, r0
 80147ee:	4689      	mov	r9, r1
 80147f0:	463b      	mov	r3, r7
 80147f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147f6:	f7eb ff27 	bl	8000648 <__aeabi_dmul>
 80147fa:	4602      	mov	r2, r0
 80147fc:	460b      	mov	r3, r1
 80147fe:	4640      	mov	r0, r8
 8014800:	4649      	mov	r1, r9
 8014802:	f7eb fd69 	bl	80002d8 <__aeabi_dsub>
 8014806:	4652      	mov	r2, sl
 8014808:	465b      	mov	r3, fp
 801480a:	f7eb ff1d 	bl	8000648 <__aeabi_dmul>
 801480e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014812:	f7eb fd61 	bl	80002d8 <__aeabi_dsub>
 8014816:	a30c      	add	r3, pc, #48	@ (adr r3, 8014848 <__kernel_sin+0x140>)
 8014818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801481c:	4606      	mov	r6, r0
 801481e:	460f      	mov	r7, r1
 8014820:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014824:	f7eb ff10 	bl	8000648 <__aeabi_dmul>
 8014828:	4602      	mov	r2, r0
 801482a:	460b      	mov	r3, r1
 801482c:	4630      	mov	r0, r6
 801482e:	4639      	mov	r1, r7
 8014830:	f7eb fd54 	bl	80002dc <__adddf3>
 8014834:	4602      	mov	r2, r0
 8014836:	460b      	mov	r3, r1
 8014838:	4620      	mov	r0, r4
 801483a:	4629      	mov	r1, r5
 801483c:	f7eb fd4c 	bl	80002d8 <__aeabi_dsub>
 8014840:	e7c6      	b.n	80147d0 <__kernel_sin+0xc8>
 8014842:	bf00      	nop
 8014844:	f3af 8000 	nop.w
 8014848:	55555549 	.word	0x55555549
 801484c:	3fc55555 	.word	0x3fc55555
 8014850:	3fe00000 	.word	0x3fe00000
 8014854:	5acfd57c 	.word	0x5acfd57c
 8014858:	3de5d93a 	.word	0x3de5d93a
 801485c:	8a2b9ceb 	.word	0x8a2b9ceb
 8014860:	3e5ae5e6 	.word	0x3e5ae5e6
 8014864:	57b1fe7d 	.word	0x57b1fe7d
 8014868:	3ec71de3 	.word	0x3ec71de3
 801486c:	19c161d5 	.word	0x19c161d5
 8014870:	3f2a01a0 	.word	0x3f2a01a0
 8014874:	1110f8a6 	.word	0x1110f8a6
 8014878:	3f811111 	.word	0x3f811111
 801487c:	00000000 	.word	0x00000000

08014880 <__ieee754_rem_pio2>:
 8014880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014884:	ec57 6b10 	vmov	r6, r7, d0
 8014888:	4bc5      	ldr	r3, [pc, #788]	@ (8014ba0 <__ieee754_rem_pio2+0x320>)
 801488a:	b08d      	sub	sp, #52	@ 0x34
 801488c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8014890:	4598      	cmp	r8, r3
 8014892:	4604      	mov	r4, r0
 8014894:	9704      	str	r7, [sp, #16]
 8014896:	d807      	bhi.n	80148a8 <__ieee754_rem_pio2+0x28>
 8014898:	2200      	movs	r2, #0
 801489a:	2300      	movs	r3, #0
 801489c:	ed80 0b00 	vstr	d0, [r0]
 80148a0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80148a4:	2500      	movs	r5, #0
 80148a6:	e028      	b.n	80148fa <__ieee754_rem_pio2+0x7a>
 80148a8:	4bbe      	ldr	r3, [pc, #760]	@ (8014ba4 <__ieee754_rem_pio2+0x324>)
 80148aa:	4598      	cmp	r8, r3
 80148ac:	d878      	bhi.n	80149a0 <__ieee754_rem_pio2+0x120>
 80148ae:	9b04      	ldr	r3, [sp, #16]
 80148b0:	4dbd      	ldr	r5, [pc, #756]	@ (8014ba8 <__ieee754_rem_pio2+0x328>)
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	4630      	mov	r0, r6
 80148b6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8014b68 <__ieee754_rem_pio2+0x2e8>)
 80148b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148bc:	4639      	mov	r1, r7
 80148be:	dd38      	ble.n	8014932 <__ieee754_rem_pio2+0xb2>
 80148c0:	f7eb fd0a 	bl	80002d8 <__aeabi_dsub>
 80148c4:	45a8      	cmp	r8, r5
 80148c6:	4606      	mov	r6, r0
 80148c8:	460f      	mov	r7, r1
 80148ca:	d01a      	beq.n	8014902 <__ieee754_rem_pio2+0x82>
 80148cc:	a3a8      	add	r3, pc, #672	@ (adr r3, 8014b70 <__ieee754_rem_pio2+0x2f0>)
 80148ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d2:	f7eb fd01 	bl	80002d8 <__aeabi_dsub>
 80148d6:	4602      	mov	r2, r0
 80148d8:	460b      	mov	r3, r1
 80148da:	4680      	mov	r8, r0
 80148dc:	4689      	mov	r9, r1
 80148de:	4630      	mov	r0, r6
 80148e0:	4639      	mov	r1, r7
 80148e2:	f7eb fcf9 	bl	80002d8 <__aeabi_dsub>
 80148e6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8014b70 <__ieee754_rem_pio2+0x2f0>)
 80148e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ec:	f7eb fcf4 	bl	80002d8 <__aeabi_dsub>
 80148f0:	e9c4 8900 	strd	r8, r9, [r4]
 80148f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80148f8:	2501      	movs	r5, #1
 80148fa:	4628      	mov	r0, r5
 80148fc:	b00d      	add	sp, #52	@ 0x34
 80148fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014902:	a39d      	add	r3, pc, #628	@ (adr r3, 8014b78 <__ieee754_rem_pio2+0x2f8>)
 8014904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014908:	f7eb fce6 	bl	80002d8 <__aeabi_dsub>
 801490c:	a39c      	add	r3, pc, #624	@ (adr r3, 8014b80 <__ieee754_rem_pio2+0x300>)
 801490e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014912:	4606      	mov	r6, r0
 8014914:	460f      	mov	r7, r1
 8014916:	f7eb fcdf 	bl	80002d8 <__aeabi_dsub>
 801491a:	4602      	mov	r2, r0
 801491c:	460b      	mov	r3, r1
 801491e:	4680      	mov	r8, r0
 8014920:	4689      	mov	r9, r1
 8014922:	4630      	mov	r0, r6
 8014924:	4639      	mov	r1, r7
 8014926:	f7eb fcd7 	bl	80002d8 <__aeabi_dsub>
 801492a:	a395      	add	r3, pc, #596	@ (adr r3, 8014b80 <__ieee754_rem_pio2+0x300>)
 801492c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014930:	e7dc      	b.n	80148ec <__ieee754_rem_pio2+0x6c>
 8014932:	f7eb fcd3 	bl	80002dc <__adddf3>
 8014936:	45a8      	cmp	r8, r5
 8014938:	4606      	mov	r6, r0
 801493a:	460f      	mov	r7, r1
 801493c:	d018      	beq.n	8014970 <__ieee754_rem_pio2+0xf0>
 801493e:	a38c      	add	r3, pc, #560	@ (adr r3, 8014b70 <__ieee754_rem_pio2+0x2f0>)
 8014940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014944:	f7eb fcca 	bl	80002dc <__adddf3>
 8014948:	4602      	mov	r2, r0
 801494a:	460b      	mov	r3, r1
 801494c:	4680      	mov	r8, r0
 801494e:	4689      	mov	r9, r1
 8014950:	4630      	mov	r0, r6
 8014952:	4639      	mov	r1, r7
 8014954:	f7eb fcc0 	bl	80002d8 <__aeabi_dsub>
 8014958:	a385      	add	r3, pc, #532	@ (adr r3, 8014b70 <__ieee754_rem_pio2+0x2f0>)
 801495a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801495e:	f7eb fcbd 	bl	80002dc <__adddf3>
 8014962:	f04f 35ff 	mov.w	r5, #4294967295
 8014966:	e9c4 8900 	strd	r8, r9, [r4]
 801496a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801496e:	e7c4      	b.n	80148fa <__ieee754_rem_pio2+0x7a>
 8014970:	a381      	add	r3, pc, #516	@ (adr r3, 8014b78 <__ieee754_rem_pio2+0x2f8>)
 8014972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014976:	f7eb fcb1 	bl	80002dc <__adddf3>
 801497a:	a381      	add	r3, pc, #516	@ (adr r3, 8014b80 <__ieee754_rem_pio2+0x300>)
 801497c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014980:	4606      	mov	r6, r0
 8014982:	460f      	mov	r7, r1
 8014984:	f7eb fcaa 	bl	80002dc <__adddf3>
 8014988:	4602      	mov	r2, r0
 801498a:	460b      	mov	r3, r1
 801498c:	4680      	mov	r8, r0
 801498e:	4689      	mov	r9, r1
 8014990:	4630      	mov	r0, r6
 8014992:	4639      	mov	r1, r7
 8014994:	f7eb fca0 	bl	80002d8 <__aeabi_dsub>
 8014998:	a379      	add	r3, pc, #484	@ (adr r3, 8014b80 <__ieee754_rem_pio2+0x300>)
 801499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801499e:	e7de      	b.n	801495e <__ieee754_rem_pio2+0xde>
 80149a0:	4b82      	ldr	r3, [pc, #520]	@ (8014bac <__ieee754_rem_pio2+0x32c>)
 80149a2:	4598      	cmp	r8, r3
 80149a4:	f200 80d1 	bhi.w	8014b4a <__ieee754_rem_pio2+0x2ca>
 80149a8:	f000 f966 	bl	8014c78 <fabs>
 80149ac:	ec57 6b10 	vmov	r6, r7, d0
 80149b0:	a375      	add	r3, pc, #468	@ (adr r3, 8014b88 <__ieee754_rem_pio2+0x308>)
 80149b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149b6:	4630      	mov	r0, r6
 80149b8:	4639      	mov	r1, r7
 80149ba:	f7eb fe45 	bl	8000648 <__aeabi_dmul>
 80149be:	4b7c      	ldr	r3, [pc, #496]	@ (8014bb0 <__ieee754_rem_pio2+0x330>)
 80149c0:	2200      	movs	r2, #0
 80149c2:	f7eb fc8b 	bl	80002dc <__adddf3>
 80149c6:	f7ec f8ef 	bl	8000ba8 <__aeabi_d2iz>
 80149ca:	4605      	mov	r5, r0
 80149cc:	f7eb fdd2 	bl	8000574 <__aeabi_i2d>
 80149d0:	4602      	mov	r2, r0
 80149d2:	460b      	mov	r3, r1
 80149d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80149d8:	a363      	add	r3, pc, #396	@ (adr r3, 8014b68 <__ieee754_rem_pio2+0x2e8>)
 80149da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149de:	f7eb fe33 	bl	8000648 <__aeabi_dmul>
 80149e2:	4602      	mov	r2, r0
 80149e4:	460b      	mov	r3, r1
 80149e6:	4630      	mov	r0, r6
 80149e8:	4639      	mov	r1, r7
 80149ea:	f7eb fc75 	bl	80002d8 <__aeabi_dsub>
 80149ee:	a360      	add	r3, pc, #384	@ (adr r3, 8014b70 <__ieee754_rem_pio2+0x2f0>)
 80149f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f4:	4682      	mov	sl, r0
 80149f6:	468b      	mov	fp, r1
 80149f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149fc:	f7eb fe24 	bl	8000648 <__aeabi_dmul>
 8014a00:	2d1f      	cmp	r5, #31
 8014a02:	4606      	mov	r6, r0
 8014a04:	460f      	mov	r7, r1
 8014a06:	dc0c      	bgt.n	8014a22 <__ieee754_rem_pio2+0x1a2>
 8014a08:	4b6a      	ldr	r3, [pc, #424]	@ (8014bb4 <__ieee754_rem_pio2+0x334>)
 8014a0a:	1e6a      	subs	r2, r5, #1
 8014a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a10:	4543      	cmp	r3, r8
 8014a12:	d006      	beq.n	8014a22 <__ieee754_rem_pio2+0x1a2>
 8014a14:	4632      	mov	r2, r6
 8014a16:	463b      	mov	r3, r7
 8014a18:	4650      	mov	r0, sl
 8014a1a:	4659      	mov	r1, fp
 8014a1c:	f7eb fc5c 	bl	80002d8 <__aeabi_dsub>
 8014a20:	e00e      	b.n	8014a40 <__ieee754_rem_pio2+0x1c0>
 8014a22:	463b      	mov	r3, r7
 8014a24:	4632      	mov	r2, r6
 8014a26:	4650      	mov	r0, sl
 8014a28:	4659      	mov	r1, fp
 8014a2a:	f7eb fc55 	bl	80002d8 <__aeabi_dsub>
 8014a2e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014a32:	9305      	str	r3, [sp, #20]
 8014a34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014a38:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8014a3c:	2b10      	cmp	r3, #16
 8014a3e:	dc02      	bgt.n	8014a46 <__ieee754_rem_pio2+0x1c6>
 8014a40:	e9c4 0100 	strd	r0, r1, [r4]
 8014a44:	e039      	b.n	8014aba <__ieee754_rem_pio2+0x23a>
 8014a46:	a34c      	add	r3, pc, #304	@ (adr r3, 8014b78 <__ieee754_rem_pio2+0x2f8>)
 8014a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014a50:	f7eb fdfa 	bl	8000648 <__aeabi_dmul>
 8014a54:	4606      	mov	r6, r0
 8014a56:	460f      	mov	r7, r1
 8014a58:	4602      	mov	r2, r0
 8014a5a:	460b      	mov	r3, r1
 8014a5c:	4650      	mov	r0, sl
 8014a5e:	4659      	mov	r1, fp
 8014a60:	f7eb fc3a 	bl	80002d8 <__aeabi_dsub>
 8014a64:	4602      	mov	r2, r0
 8014a66:	460b      	mov	r3, r1
 8014a68:	4680      	mov	r8, r0
 8014a6a:	4689      	mov	r9, r1
 8014a6c:	4650      	mov	r0, sl
 8014a6e:	4659      	mov	r1, fp
 8014a70:	f7eb fc32 	bl	80002d8 <__aeabi_dsub>
 8014a74:	4632      	mov	r2, r6
 8014a76:	463b      	mov	r3, r7
 8014a78:	f7eb fc2e 	bl	80002d8 <__aeabi_dsub>
 8014a7c:	a340      	add	r3, pc, #256	@ (adr r3, 8014b80 <__ieee754_rem_pio2+0x300>)
 8014a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a82:	4606      	mov	r6, r0
 8014a84:	460f      	mov	r7, r1
 8014a86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014a8a:	f7eb fddd 	bl	8000648 <__aeabi_dmul>
 8014a8e:	4632      	mov	r2, r6
 8014a90:	463b      	mov	r3, r7
 8014a92:	f7eb fc21 	bl	80002d8 <__aeabi_dsub>
 8014a96:	4602      	mov	r2, r0
 8014a98:	460b      	mov	r3, r1
 8014a9a:	4606      	mov	r6, r0
 8014a9c:	460f      	mov	r7, r1
 8014a9e:	4640      	mov	r0, r8
 8014aa0:	4649      	mov	r1, r9
 8014aa2:	f7eb fc19 	bl	80002d8 <__aeabi_dsub>
 8014aa6:	9a05      	ldr	r2, [sp, #20]
 8014aa8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014aac:	1ad3      	subs	r3, r2, r3
 8014aae:	2b31      	cmp	r3, #49	@ 0x31
 8014ab0:	dc20      	bgt.n	8014af4 <__ieee754_rem_pio2+0x274>
 8014ab2:	e9c4 0100 	strd	r0, r1, [r4]
 8014ab6:	46c2      	mov	sl, r8
 8014ab8:	46cb      	mov	fp, r9
 8014aba:	e9d4 8900 	ldrd	r8, r9, [r4]
 8014abe:	4650      	mov	r0, sl
 8014ac0:	4642      	mov	r2, r8
 8014ac2:	464b      	mov	r3, r9
 8014ac4:	4659      	mov	r1, fp
 8014ac6:	f7eb fc07 	bl	80002d8 <__aeabi_dsub>
 8014aca:	463b      	mov	r3, r7
 8014acc:	4632      	mov	r2, r6
 8014ace:	f7eb fc03 	bl	80002d8 <__aeabi_dsub>
 8014ad2:	9b04      	ldr	r3, [sp, #16]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014ada:	f6bf af0e 	bge.w	80148fa <__ieee754_rem_pio2+0x7a>
 8014ade:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8014ae2:	6063      	str	r3, [r4, #4]
 8014ae4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014ae8:	f8c4 8000 	str.w	r8, [r4]
 8014aec:	60a0      	str	r0, [r4, #8]
 8014aee:	60e3      	str	r3, [r4, #12]
 8014af0:	426d      	negs	r5, r5
 8014af2:	e702      	b.n	80148fa <__ieee754_rem_pio2+0x7a>
 8014af4:	a326      	add	r3, pc, #152	@ (adr r3, 8014b90 <__ieee754_rem_pio2+0x310>)
 8014af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014afe:	f7eb fda3 	bl	8000648 <__aeabi_dmul>
 8014b02:	4606      	mov	r6, r0
 8014b04:	460f      	mov	r7, r1
 8014b06:	4602      	mov	r2, r0
 8014b08:	460b      	mov	r3, r1
 8014b0a:	4640      	mov	r0, r8
 8014b0c:	4649      	mov	r1, r9
 8014b0e:	f7eb fbe3 	bl	80002d8 <__aeabi_dsub>
 8014b12:	4602      	mov	r2, r0
 8014b14:	460b      	mov	r3, r1
 8014b16:	4682      	mov	sl, r0
 8014b18:	468b      	mov	fp, r1
 8014b1a:	4640      	mov	r0, r8
 8014b1c:	4649      	mov	r1, r9
 8014b1e:	f7eb fbdb 	bl	80002d8 <__aeabi_dsub>
 8014b22:	4632      	mov	r2, r6
 8014b24:	463b      	mov	r3, r7
 8014b26:	f7eb fbd7 	bl	80002d8 <__aeabi_dsub>
 8014b2a:	a31b      	add	r3, pc, #108	@ (adr r3, 8014b98 <__ieee754_rem_pio2+0x318>)
 8014b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b30:	4606      	mov	r6, r0
 8014b32:	460f      	mov	r7, r1
 8014b34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014b38:	f7eb fd86 	bl	8000648 <__aeabi_dmul>
 8014b3c:	4632      	mov	r2, r6
 8014b3e:	463b      	mov	r3, r7
 8014b40:	f7eb fbca 	bl	80002d8 <__aeabi_dsub>
 8014b44:	4606      	mov	r6, r0
 8014b46:	460f      	mov	r7, r1
 8014b48:	e764      	b.n	8014a14 <__ieee754_rem_pio2+0x194>
 8014b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8014bb8 <__ieee754_rem_pio2+0x338>)
 8014b4c:	4598      	cmp	r8, r3
 8014b4e:	d935      	bls.n	8014bbc <__ieee754_rem_pio2+0x33c>
 8014b50:	4632      	mov	r2, r6
 8014b52:	463b      	mov	r3, r7
 8014b54:	4630      	mov	r0, r6
 8014b56:	4639      	mov	r1, r7
 8014b58:	f7eb fbbe 	bl	80002d8 <__aeabi_dsub>
 8014b5c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014b60:	e9c4 0100 	strd	r0, r1, [r4]
 8014b64:	e69e      	b.n	80148a4 <__ieee754_rem_pio2+0x24>
 8014b66:	bf00      	nop
 8014b68:	54400000 	.word	0x54400000
 8014b6c:	3ff921fb 	.word	0x3ff921fb
 8014b70:	1a626331 	.word	0x1a626331
 8014b74:	3dd0b461 	.word	0x3dd0b461
 8014b78:	1a600000 	.word	0x1a600000
 8014b7c:	3dd0b461 	.word	0x3dd0b461
 8014b80:	2e037073 	.word	0x2e037073
 8014b84:	3ba3198a 	.word	0x3ba3198a
 8014b88:	6dc9c883 	.word	0x6dc9c883
 8014b8c:	3fe45f30 	.word	0x3fe45f30
 8014b90:	2e000000 	.word	0x2e000000
 8014b94:	3ba3198a 	.word	0x3ba3198a
 8014b98:	252049c1 	.word	0x252049c1
 8014b9c:	397b839a 	.word	0x397b839a
 8014ba0:	3fe921fb 	.word	0x3fe921fb
 8014ba4:	4002d97b 	.word	0x4002d97b
 8014ba8:	3ff921fb 	.word	0x3ff921fb
 8014bac:	413921fb 	.word	0x413921fb
 8014bb0:	3fe00000 	.word	0x3fe00000
 8014bb4:	08015a28 	.word	0x08015a28
 8014bb8:	7fefffff 	.word	0x7fefffff
 8014bbc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8014bc0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8014bc4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8014bc8:	4630      	mov	r0, r6
 8014bca:	460f      	mov	r7, r1
 8014bcc:	f7eb ffec 	bl	8000ba8 <__aeabi_d2iz>
 8014bd0:	f7eb fcd0 	bl	8000574 <__aeabi_i2d>
 8014bd4:	4602      	mov	r2, r0
 8014bd6:	460b      	mov	r3, r1
 8014bd8:	4630      	mov	r0, r6
 8014bda:	4639      	mov	r1, r7
 8014bdc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014be0:	f7eb fb7a 	bl	80002d8 <__aeabi_dsub>
 8014be4:	4b22      	ldr	r3, [pc, #136]	@ (8014c70 <__ieee754_rem_pio2+0x3f0>)
 8014be6:	2200      	movs	r2, #0
 8014be8:	f7eb fd2e 	bl	8000648 <__aeabi_dmul>
 8014bec:	460f      	mov	r7, r1
 8014bee:	4606      	mov	r6, r0
 8014bf0:	f7eb ffda 	bl	8000ba8 <__aeabi_d2iz>
 8014bf4:	f7eb fcbe 	bl	8000574 <__aeabi_i2d>
 8014bf8:	4602      	mov	r2, r0
 8014bfa:	460b      	mov	r3, r1
 8014bfc:	4630      	mov	r0, r6
 8014bfe:	4639      	mov	r1, r7
 8014c00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014c04:	f7eb fb68 	bl	80002d8 <__aeabi_dsub>
 8014c08:	4b19      	ldr	r3, [pc, #100]	@ (8014c70 <__ieee754_rem_pio2+0x3f0>)
 8014c0a:	2200      	movs	r2, #0
 8014c0c:	f7eb fd1c 	bl	8000648 <__aeabi_dmul>
 8014c10:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8014c14:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8014c18:	f04f 0803 	mov.w	r8, #3
 8014c1c:	2600      	movs	r6, #0
 8014c1e:	2700      	movs	r7, #0
 8014c20:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8014c24:	4632      	mov	r2, r6
 8014c26:	463b      	mov	r3, r7
 8014c28:	46c2      	mov	sl, r8
 8014c2a:	f108 38ff 	add.w	r8, r8, #4294967295
 8014c2e:	f7eb ff73 	bl	8000b18 <__aeabi_dcmpeq>
 8014c32:	2800      	cmp	r0, #0
 8014c34:	d1f4      	bne.n	8014c20 <__ieee754_rem_pio2+0x3a0>
 8014c36:	4b0f      	ldr	r3, [pc, #60]	@ (8014c74 <__ieee754_rem_pio2+0x3f4>)
 8014c38:	9301      	str	r3, [sp, #4]
 8014c3a:	2302      	movs	r3, #2
 8014c3c:	9300      	str	r3, [sp, #0]
 8014c3e:	462a      	mov	r2, r5
 8014c40:	4653      	mov	r3, sl
 8014c42:	4621      	mov	r1, r4
 8014c44:	a806      	add	r0, sp, #24
 8014c46:	f000 f81f 	bl	8014c88 <__kernel_rem_pio2>
 8014c4a:	9b04      	ldr	r3, [sp, #16]
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	4605      	mov	r5, r0
 8014c50:	f6bf ae53 	bge.w	80148fa <__ieee754_rem_pio2+0x7a>
 8014c54:	e9d4 2100 	ldrd	r2, r1, [r4]
 8014c58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014c5c:	e9c4 2300 	strd	r2, r3, [r4]
 8014c60:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8014c64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014c68:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8014c6c:	e740      	b.n	8014af0 <__ieee754_rem_pio2+0x270>
 8014c6e:	bf00      	nop
 8014c70:	41700000 	.word	0x41700000
 8014c74:	08015aa8 	.word	0x08015aa8

08014c78 <fabs>:
 8014c78:	ec51 0b10 	vmov	r0, r1, d0
 8014c7c:	4602      	mov	r2, r0
 8014c7e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8014c82:	ec43 2b10 	vmov	d0, r2, r3
 8014c86:	4770      	bx	lr

08014c88 <__kernel_rem_pio2>:
 8014c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c8c:	ed2d 8b02 	vpush	{d8}
 8014c90:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8014c94:	f112 0f14 	cmn.w	r2, #20
 8014c98:	9306      	str	r3, [sp, #24]
 8014c9a:	9104      	str	r1, [sp, #16]
 8014c9c:	4bbe      	ldr	r3, [pc, #760]	@ (8014f98 <__kernel_rem_pio2+0x310>)
 8014c9e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8014ca0:	9008      	str	r0, [sp, #32]
 8014ca2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014ca6:	9300      	str	r3, [sp, #0]
 8014ca8:	9b06      	ldr	r3, [sp, #24]
 8014caa:	f103 33ff 	add.w	r3, r3, #4294967295
 8014cae:	bfa8      	it	ge
 8014cb0:	1ed4      	subge	r4, r2, #3
 8014cb2:	9305      	str	r3, [sp, #20]
 8014cb4:	bfb2      	itee	lt
 8014cb6:	2400      	movlt	r4, #0
 8014cb8:	2318      	movge	r3, #24
 8014cba:	fb94 f4f3 	sdivge	r4, r4, r3
 8014cbe:	f06f 0317 	mvn.w	r3, #23
 8014cc2:	fb04 3303 	mla	r3, r4, r3, r3
 8014cc6:	eb03 0b02 	add.w	fp, r3, r2
 8014cca:	9b00      	ldr	r3, [sp, #0]
 8014ccc:	9a05      	ldr	r2, [sp, #20]
 8014cce:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8014f88 <__kernel_rem_pio2+0x300>
 8014cd2:	eb03 0802 	add.w	r8, r3, r2
 8014cd6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8014cd8:	1aa7      	subs	r7, r4, r2
 8014cda:	ae20      	add	r6, sp, #128	@ 0x80
 8014cdc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014ce0:	2500      	movs	r5, #0
 8014ce2:	4545      	cmp	r5, r8
 8014ce4:	dd13      	ble.n	8014d0e <__kernel_rem_pio2+0x86>
 8014ce6:	9b06      	ldr	r3, [sp, #24]
 8014ce8:	aa20      	add	r2, sp, #128	@ 0x80
 8014cea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8014cee:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8014cf2:	f04f 0800 	mov.w	r8, #0
 8014cf6:	9b00      	ldr	r3, [sp, #0]
 8014cf8:	4598      	cmp	r8, r3
 8014cfa:	dc31      	bgt.n	8014d60 <__kernel_rem_pio2+0xd8>
 8014cfc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8014f88 <__kernel_rem_pio2+0x300>
 8014d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014d04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014d08:	462f      	mov	r7, r5
 8014d0a:	2600      	movs	r6, #0
 8014d0c:	e01b      	b.n	8014d46 <__kernel_rem_pio2+0xbe>
 8014d0e:	42ef      	cmn	r7, r5
 8014d10:	d407      	bmi.n	8014d22 <__kernel_rem_pio2+0x9a>
 8014d12:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014d16:	f7eb fc2d 	bl	8000574 <__aeabi_i2d>
 8014d1a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014d1e:	3501      	adds	r5, #1
 8014d20:	e7df      	b.n	8014ce2 <__kernel_rem_pio2+0x5a>
 8014d22:	ec51 0b18 	vmov	r0, r1, d8
 8014d26:	e7f8      	b.n	8014d1a <__kernel_rem_pio2+0x92>
 8014d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014d2c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8014d30:	f7eb fc8a 	bl	8000648 <__aeabi_dmul>
 8014d34:	4602      	mov	r2, r0
 8014d36:	460b      	mov	r3, r1
 8014d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d3c:	f7eb face 	bl	80002dc <__adddf3>
 8014d40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d44:	3601      	adds	r6, #1
 8014d46:	9b05      	ldr	r3, [sp, #20]
 8014d48:	429e      	cmp	r6, r3
 8014d4a:	f1a7 0708 	sub.w	r7, r7, #8
 8014d4e:	ddeb      	ble.n	8014d28 <__kernel_rem_pio2+0xa0>
 8014d50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014d54:	f108 0801 	add.w	r8, r8, #1
 8014d58:	ecaa 7b02 	vstmia	sl!, {d7}
 8014d5c:	3508      	adds	r5, #8
 8014d5e:	e7ca      	b.n	8014cf6 <__kernel_rem_pio2+0x6e>
 8014d60:	9b00      	ldr	r3, [sp, #0]
 8014d62:	f8dd 8000 	ldr.w	r8, [sp]
 8014d66:	aa0c      	add	r2, sp, #48	@ 0x30
 8014d68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014d6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8014d6e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8014d70:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d76:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8014d7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d7c:	ab98      	add	r3, sp, #608	@ 0x260
 8014d7e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014d82:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8014d86:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014d8a:	ac0c      	add	r4, sp, #48	@ 0x30
 8014d8c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8014d8e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8014d92:	46a1      	mov	r9, r4
 8014d94:	46c2      	mov	sl, r8
 8014d96:	f1ba 0f00 	cmp.w	sl, #0
 8014d9a:	f1a5 0508 	sub.w	r5, r5, #8
 8014d9e:	dc77      	bgt.n	8014e90 <__kernel_rem_pio2+0x208>
 8014da0:	4658      	mov	r0, fp
 8014da2:	ed9d 0b02 	vldr	d0, [sp, #8]
 8014da6:	f000 fac7 	bl	8015338 <scalbn>
 8014daa:	ec57 6b10 	vmov	r6, r7, d0
 8014dae:	2200      	movs	r2, #0
 8014db0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8014db4:	4630      	mov	r0, r6
 8014db6:	4639      	mov	r1, r7
 8014db8:	f7eb fc46 	bl	8000648 <__aeabi_dmul>
 8014dbc:	ec41 0b10 	vmov	d0, r0, r1
 8014dc0:	f000 fb3a 	bl	8015438 <floor>
 8014dc4:	4b75      	ldr	r3, [pc, #468]	@ (8014f9c <__kernel_rem_pio2+0x314>)
 8014dc6:	ec51 0b10 	vmov	r0, r1, d0
 8014dca:	2200      	movs	r2, #0
 8014dcc:	f7eb fc3c 	bl	8000648 <__aeabi_dmul>
 8014dd0:	4602      	mov	r2, r0
 8014dd2:	460b      	mov	r3, r1
 8014dd4:	4630      	mov	r0, r6
 8014dd6:	4639      	mov	r1, r7
 8014dd8:	f7eb fa7e 	bl	80002d8 <__aeabi_dsub>
 8014ddc:	460f      	mov	r7, r1
 8014dde:	4606      	mov	r6, r0
 8014de0:	f7eb fee2 	bl	8000ba8 <__aeabi_d2iz>
 8014de4:	9002      	str	r0, [sp, #8]
 8014de6:	f7eb fbc5 	bl	8000574 <__aeabi_i2d>
 8014dea:	4602      	mov	r2, r0
 8014dec:	460b      	mov	r3, r1
 8014dee:	4630      	mov	r0, r6
 8014df0:	4639      	mov	r1, r7
 8014df2:	f7eb fa71 	bl	80002d8 <__aeabi_dsub>
 8014df6:	f1bb 0f00 	cmp.w	fp, #0
 8014dfa:	4606      	mov	r6, r0
 8014dfc:	460f      	mov	r7, r1
 8014dfe:	dd6c      	ble.n	8014eda <__kernel_rem_pio2+0x252>
 8014e00:	f108 31ff 	add.w	r1, r8, #4294967295
 8014e04:	ab0c      	add	r3, sp, #48	@ 0x30
 8014e06:	9d02      	ldr	r5, [sp, #8]
 8014e08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014e0c:	f1cb 0018 	rsb	r0, fp, #24
 8014e10:	fa43 f200 	asr.w	r2, r3, r0
 8014e14:	4415      	add	r5, r2
 8014e16:	4082      	lsls	r2, r0
 8014e18:	1a9b      	subs	r3, r3, r2
 8014e1a:	aa0c      	add	r2, sp, #48	@ 0x30
 8014e1c:	9502      	str	r5, [sp, #8]
 8014e1e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8014e22:	f1cb 0217 	rsb	r2, fp, #23
 8014e26:	fa43 f902 	asr.w	r9, r3, r2
 8014e2a:	f1b9 0f00 	cmp.w	r9, #0
 8014e2e:	dd64      	ble.n	8014efa <__kernel_rem_pio2+0x272>
 8014e30:	9b02      	ldr	r3, [sp, #8]
 8014e32:	2200      	movs	r2, #0
 8014e34:	3301      	adds	r3, #1
 8014e36:	9302      	str	r3, [sp, #8]
 8014e38:	4615      	mov	r5, r2
 8014e3a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8014e3e:	4590      	cmp	r8, r2
 8014e40:	f300 80b8 	bgt.w	8014fb4 <__kernel_rem_pio2+0x32c>
 8014e44:	f1bb 0f00 	cmp.w	fp, #0
 8014e48:	dd07      	ble.n	8014e5a <__kernel_rem_pio2+0x1d2>
 8014e4a:	f1bb 0f01 	cmp.w	fp, #1
 8014e4e:	f000 80bf 	beq.w	8014fd0 <__kernel_rem_pio2+0x348>
 8014e52:	f1bb 0f02 	cmp.w	fp, #2
 8014e56:	f000 80c6 	beq.w	8014fe6 <__kernel_rem_pio2+0x35e>
 8014e5a:	f1b9 0f02 	cmp.w	r9, #2
 8014e5e:	d14c      	bne.n	8014efa <__kernel_rem_pio2+0x272>
 8014e60:	4632      	mov	r2, r6
 8014e62:	463b      	mov	r3, r7
 8014e64:	494e      	ldr	r1, [pc, #312]	@ (8014fa0 <__kernel_rem_pio2+0x318>)
 8014e66:	2000      	movs	r0, #0
 8014e68:	f7eb fa36 	bl	80002d8 <__aeabi_dsub>
 8014e6c:	4606      	mov	r6, r0
 8014e6e:	460f      	mov	r7, r1
 8014e70:	2d00      	cmp	r5, #0
 8014e72:	d042      	beq.n	8014efa <__kernel_rem_pio2+0x272>
 8014e74:	4658      	mov	r0, fp
 8014e76:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8014f90 <__kernel_rem_pio2+0x308>
 8014e7a:	f000 fa5d 	bl	8015338 <scalbn>
 8014e7e:	4630      	mov	r0, r6
 8014e80:	4639      	mov	r1, r7
 8014e82:	ec53 2b10 	vmov	r2, r3, d0
 8014e86:	f7eb fa27 	bl	80002d8 <__aeabi_dsub>
 8014e8a:	4606      	mov	r6, r0
 8014e8c:	460f      	mov	r7, r1
 8014e8e:	e034      	b.n	8014efa <__kernel_rem_pio2+0x272>
 8014e90:	4b44      	ldr	r3, [pc, #272]	@ (8014fa4 <__kernel_rem_pio2+0x31c>)
 8014e92:	2200      	movs	r2, #0
 8014e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e98:	f7eb fbd6 	bl	8000648 <__aeabi_dmul>
 8014e9c:	f7eb fe84 	bl	8000ba8 <__aeabi_d2iz>
 8014ea0:	f7eb fb68 	bl	8000574 <__aeabi_i2d>
 8014ea4:	4b40      	ldr	r3, [pc, #256]	@ (8014fa8 <__kernel_rem_pio2+0x320>)
 8014ea6:	2200      	movs	r2, #0
 8014ea8:	4606      	mov	r6, r0
 8014eaa:	460f      	mov	r7, r1
 8014eac:	f7eb fbcc 	bl	8000648 <__aeabi_dmul>
 8014eb0:	4602      	mov	r2, r0
 8014eb2:	460b      	mov	r3, r1
 8014eb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014eb8:	f7eb fa0e 	bl	80002d8 <__aeabi_dsub>
 8014ebc:	f7eb fe74 	bl	8000ba8 <__aeabi_d2iz>
 8014ec0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ec4:	f849 0b04 	str.w	r0, [r9], #4
 8014ec8:	4639      	mov	r1, r7
 8014eca:	4630      	mov	r0, r6
 8014ecc:	f7eb fa06 	bl	80002dc <__adddf3>
 8014ed0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ed8:	e75d      	b.n	8014d96 <__kernel_rem_pio2+0x10e>
 8014eda:	d107      	bne.n	8014eec <__kernel_rem_pio2+0x264>
 8014edc:	f108 33ff 	add.w	r3, r8, #4294967295
 8014ee0:	aa0c      	add	r2, sp, #48	@ 0x30
 8014ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014ee6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8014eea:	e79e      	b.n	8014e2a <__kernel_rem_pio2+0x1a2>
 8014eec:	4b2f      	ldr	r3, [pc, #188]	@ (8014fac <__kernel_rem_pio2+0x324>)
 8014eee:	2200      	movs	r2, #0
 8014ef0:	f7eb fe30 	bl	8000b54 <__aeabi_dcmpge>
 8014ef4:	2800      	cmp	r0, #0
 8014ef6:	d143      	bne.n	8014f80 <__kernel_rem_pio2+0x2f8>
 8014ef8:	4681      	mov	r9, r0
 8014efa:	2200      	movs	r2, #0
 8014efc:	2300      	movs	r3, #0
 8014efe:	4630      	mov	r0, r6
 8014f00:	4639      	mov	r1, r7
 8014f02:	f7eb fe09 	bl	8000b18 <__aeabi_dcmpeq>
 8014f06:	2800      	cmp	r0, #0
 8014f08:	f000 80bf 	beq.w	801508a <__kernel_rem_pio2+0x402>
 8014f0c:	f108 33ff 	add.w	r3, r8, #4294967295
 8014f10:	2200      	movs	r2, #0
 8014f12:	9900      	ldr	r1, [sp, #0]
 8014f14:	428b      	cmp	r3, r1
 8014f16:	da6e      	bge.n	8014ff6 <__kernel_rem_pio2+0x36e>
 8014f18:	2a00      	cmp	r2, #0
 8014f1a:	f000 8089 	beq.w	8015030 <__kernel_rem_pio2+0x3a8>
 8014f1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8014f22:	ab0c      	add	r3, sp, #48	@ 0x30
 8014f24:	f1ab 0b18 	sub.w	fp, fp, #24
 8014f28:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d0f6      	beq.n	8014f1e <__kernel_rem_pio2+0x296>
 8014f30:	4658      	mov	r0, fp
 8014f32:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8014f90 <__kernel_rem_pio2+0x308>
 8014f36:	f000 f9ff 	bl	8015338 <scalbn>
 8014f3a:	f108 0301 	add.w	r3, r8, #1
 8014f3e:	00da      	lsls	r2, r3, #3
 8014f40:	9205      	str	r2, [sp, #20]
 8014f42:	ec55 4b10 	vmov	r4, r5, d0
 8014f46:	aa70      	add	r2, sp, #448	@ 0x1c0
 8014f48:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8014fa4 <__kernel_rem_pio2+0x31c>
 8014f4c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8014f50:	4646      	mov	r6, r8
 8014f52:	f04f 0a00 	mov.w	sl, #0
 8014f56:	2e00      	cmp	r6, #0
 8014f58:	f280 80cf 	bge.w	80150fa <__kernel_rem_pio2+0x472>
 8014f5c:	4644      	mov	r4, r8
 8014f5e:	2c00      	cmp	r4, #0
 8014f60:	f2c0 80fd 	blt.w	801515e <__kernel_rem_pio2+0x4d6>
 8014f64:	4b12      	ldr	r3, [pc, #72]	@ (8014fb0 <__kernel_rem_pio2+0x328>)
 8014f66:	461f      	mov	r7, r3
 8014f68:	ab70      	add	r3, sp, #448	@ 0x1c0
 8014f6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014f6e:	9306      	str	r3, [sp, #24]
 8014f70:	f04f 0a00 	mov.w	sl, #0
 8014f74:	f04f 0b00 	mov.w	fp, #0
 8014f78:	2600      	movs	r6, #0
 8014f7a:	eba8 0504 	sub.w	r5, r8, r4
 8014f7e:	e0e2      	b.n	8015146 <__kernel_rem_pio2+0x4be>
 8014f80:	f04f 0902 	mov.w	r9, #2
 8014f84:	e754      	b.n	8014e30 <__kernel_rem_pio2+0x1a8>
 8014f86:	bf00      	nop
	...
 8014f94:	3ff00000 	.word	0x3ff00000
 8014f98:	08015bf0 	.word	0x08015bf0
 8014f9c:	40200000 	.word	0x40200000
 8014fa0:	3ff00000 	.word	0x3ff00000
 8014fa4:	3e700000 	.word	0x3e700000
 8014fa8:	41700000 	.word	0x41700000
 8014fac:	3fe00000 	.word	0x3fe00000
 8014fb0:	08015bb0 	.word	0x08015bb0
 8014fb4:	f854 3b04 	ldr.w	r3, [r4], #4
 8014fb8:	b945      	cbnz	r5, 8014fcc <__kernel_rem_pio2+0x344>
 8014fba:	b123      	cbz	r3, 8014fc6 <__kernel_rem_pio2+0x33e>
 8014fbc:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8014fc0:	f844 3c04 	str.w	r3, [r4, #-4]
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	3201      	adds	r2, #1
 8014fc8:	461d      	mov	r5, r3
 8014fca:	e738      	b.n	8014e3e <__kernel_rem_pio2+0x1b6>
 8014fcc:	1acb      	subs	r3, r1, r3
 8014fce:	e7f7      	b.n	8014fc0 <__kernel_rem_pio2+0x338>
 8014fd0:	f108 32ff 	add.w	r2, r8, #4294967295
 8014fd4:	ab0c      	add	r3, sp, #48	@ 0x30
 8014fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fda:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014fde:	a90c      	add	r1, sp, #48	@ 0x30
 8014fe0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8014fe4:	e739      	b.n	8014e5a <__kernel_rem_pio2+0x1d2>
 8014fe6:	f108 32ff 	add.w	r2, r8, #4294967295
 8014fea:	ab0c      	add	r3, sp, #48	@ 0x30
 8014fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ff0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8014ff4:	e7f3      	b.n	8014fde <__kernel_rem_pio2+0x356>
 8014ff6:	a90c      	add	r1, sp, #48	@ 0x30
 8014ff8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014ffc:	3b01      	subs	r3, #1
 8014ffe:	430a      	orrs	r2, r1
 8015000:	e787      	b.n	8014f12 <__kernel_rem_pio2+0x28a>
 8015002:	3401      	adds	r4, #1
 8015004:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015008:	2a00      	cmp	r2, #0
 801500a:	d0fa      	beq.n	8015002 <__kernel_rem_pio2+0x37a>
 801500c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801500e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015012:	eb0d 0503 	add.w	r5, sp, r3
 8015016:	9b06      	ldr	r3, [sp, #24]
 8015018:	aa20      	add	r2, sp, #128	@ 0x80
 801501a:	4443      	add	r3, r8
 801501c:	f108 0701 	add.w	r7, r8, #1
 8015020:	3d98      	subs	r5, #152	@ 0x98
 8015022:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8015026:	4444      	add	r4, r8
 8015028:	42bc      	cmp	r4, r7
 801502a:	da04      	bge.n	8015036 <__kernel_rem_pio2+0x3ae>
 801502c:	46a0      	mov	r8, r4
 801502e:	e6a2      	b.n	8014d76 <__kernel_rem_pio2+0xee>
 8015030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015032:	2401      	movs	r4, #1
 8015034:	e7e6      	b.n	8015004 <__kernel_rem_pio2+0x37c>
 8015036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015038:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801503c:	f7eb fa9a 	bl	8000574 <__aeabi_i2d>
 8015040:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8015308 <__kernel_rem_pio2+0x680>
 8015044:	e8e6 0102 	strd	r0, r1, [r6], #8
 8015048:	ed8d 7b02 	vstr	d7, [sp, #8]
 801504c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015050:	46b2      	mov	sl, r6
 8015052:	f04f 0800 	mov.w	r8, #0
 8015056:	9b05      	ldr	r3, [sp, #20]
 8015058:	4598      	cmp	r8, r3
 801505a:	dd05      	ble.n	8015068 <__kernel_rem_pio2+0x3e0>
 801505c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015060:	3701      	adds	r7, #1
 8015062:	eca5 7b02 	vstmia	r5!, {d7}
 8015066:	e7df      	b.n	8015028 <__kernel_rem_pio2+0x3a0>
 8015068:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801506c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8015070:	f7eb faea 	bl	8000648 <__aeabi_dmul>
 8015074:	4602      	mov	r2, r0
 8015076:	460b      	mov	r3, r1
 8015078:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801507c:	f7eb f92e 	bl	80002dc <__adddf3>
 8015080:	f108 0801 	add.w	r8, r8, #1
 8015084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015088:	e7e5      	b.n	8015056 <__kernel_rem_pio2+0x3ce>
 801508a:	f1cb 0000 	rsb	r0, fp, #0
 801508e:	ec47 6b10 	vmov	d0, r6, r7
 8015092:	f000 f951 	bl	8015338 <scalbn>
 8015096:	ec55 4b10 	vmov	r4, r5, d0
 801509a:	4b9d      	ldr	r3, [pc, #628]	@ (8015310 <__kernel_rem_pio2+0x688>)
 801509c:	2200      	movs	r2, #0
 801509e:	4620      	mov	r0, r4
 80150a0:	4629      	mov	r1, r5
 80150a2:	f7eb fd57 	bl	8000b54 <__aeabi_dcmpge>
 80150a6:	b300      	cbz	r0, 80150ea <__kernel_rem_pio2+0x462>
 80150a8:	4b9a      	ldr	r3, [pc, #616]	@ (8015314 <__kernel_rem_pio2+0x68c>)
 80150aa:	2200      	movs	r2, #0
 80150ac:	4620      	mov	r0, r4
 80150ae:	4629      	mov	r1, r5
 80150b0:	f7eb faca 	bl	8000648 <__aeabi_dmul>
 80150b4:	f7eb fd78 	bl	8000ba8 <__aeabi_d2iz>
 80150b8:	4606      	mov	r6, r0
 80150ba:	f7eb fa5b 	bl	8000574 <__aeabi_i2d>
 80150be:	4b94      	ldr	r3, [pc, #592]	@ (8015310 <__kernel_rem_pio2+0x688>)
 80150c0:	2200      	movs	r2, #0
 80150c2:	f7eb fac1 	bl	8000648 <__aeabi_dmul>
 80150c6:	460b      	mov	r3, r1
 80150c8:	4602      	mov	r2, r0
 80150ca:	4629      	mov	r1, r5
 80150cc:	4620      	mov	r0, r4
 80150ce:	f7eb f903 	bl	80002d8 <__aeabi_dsub>
 80150d2:	f7eb fd69 	bl	8000ba8 <__aeabi_d2iz>
 80150d6:	ab0c      	add	r3, sp, #48	@ 0x30
 80150d8:	f10b 0b18 	add.w	fp, fp, #24
 80150dc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80150e0:	f108 0801 	add.w	r8, r8, #1
 80150e4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80150e8:	e722      	b.n	8014f30 <__kernel_rem_pio2+0x2a8>
 80150ea:	4620      	mov	r0, r4
 80150ec:	4629      	mov	r1, r5
 80150ee:	f7eb fd5b 	bl	8000ba8 <__aeabi_d2iz>
 80150f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80150f4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80150f8:	e71a      	b.n	8014f30 <__kernel_rem_pio2+0x2a8>
 80150fa:	ab0c      	add	r3, sp, #48	@ 0x30
 80150fc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015100:	f7eb fa38 	bl	8000574 <__aeabi_i2d>
 8015104:	4622      	mov	r2, r4
 8015106:	462b      	mov	r3, r5
 8015108:	f7eb fa9e 	bl	8000648 <__aeabi_dmul>
 801510c:	4652      	mov	r2, sl
 801510e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8015112:	465b      	mov	r3, fp
 8015114:	4620      	mov	r0, r4
 8015116:	4629      	mov	r1, r5
 8015118:	f7eb fa96 	bl	8000648 <__aeabi_dmul>
 801511c:	3e01      	subs	r6, #1
 801511e:	4604      	mov	r4, r0
 8015120:	460d      	mov	r5, r1
 8015122:	e718      	b.n	8014f56 <__kernel_rem_pio2+0x2ce>
 8015124:	9906      	ldr	r1, [sp, #24]
 8015126:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801512a:	9106      	str	r1, [sp, #24]
 801512c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8015130:	f7eb fa8a 	bl	8000648 <__aeabi_dmul>
 8015134:	4602      	mov	r2, r0
 8015136:	460b      	mov	r3, r1
 8015138:	4650      	mov	r0, sl
 801513a:	4659      	mov	r1, fp
 801513c:	f7eb f8ce 	bl	80002dc <__adddf3>
 8015140:	3601      	adds	r6, #1
 8015142:	4682      	mov	sl, r0
 8015144:	468b      	mov	fp, r1
 8015146:	9b00      	ldr	r3, [sp, #0]
 8015148:	429e      	cmp	r6, r3
 801514a:	dc01      	bgt.n	8015150 <__kernel_rem_pio2+0x4c8>
 801514c:	42b5      	cmp	r5, r6
 801514e:	dae9      	bge.n	8015124 <__kernel_rem_pio2+0x49c>
 8015150:	ab48      	add	r3, sp, #288	@ 0x120
 8015152:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015156:	e9c5 ab00 	strd	sl, fp, [r5]
 801515a:	3c01      	subs	r4, #1
 801515c:	e6ff      	b.n	8014f5e <__kernel_rem_pio2+0x2d6>
 801515e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8015160:	2b02      	cmp	r3, #2
 8015162:	dc0b      	bgt.n	801517c <__kernel_rem_pio2+0x4f4>
 8015164:	2b00      	cmp	r3, #0
 8015166:	dc39      	bgt.n	80151dc <__kernel_rem_pio2+0x554>
 8015168:	d05d      	beq.n	8015226 <__kernel_rem_pio2+0x59e>
 801516a:	9b02      	ldr	r3, [sp, #8]
 801516c:	f003 0007 	and.w	r0, r3, #7
 8015170:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8015174:	ecbd 8b02 	vpop	{d8}
 8015178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801517c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801517e:	2b03      	cmp	r3, #3
 8015180:	d1f3      	bne.n	801516a <__kernel_rem_pio2+0x4e2>
 8015182:	9b05      	ldr	r3, [sp, #20]
 8015184:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015188:	eb0d 0403 	add.w	r4, sp, r3
 801518c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8015190:	4625      	mov	r5, r4
 8015192:	46c2      	mov	sl, r8
 8015194:	f1ba 0f00 	cmp.w	sl, #0
 8015198:	f1a5 0508 	sub.w	r5, r5, #8
 801519c:	dc6b      	bgt.n	8015276 <__kernel_rem_pio2+0x5ee>
 801519e:	4645      	mov	r5, r8
 80151a0:	2d01      	cmp	r5, #1
 80151a2:	f1a4 0408 	sub.w	r4, r4, #8
 80151a6:	f300 8087 	bgt.w	80152b8 <__kernel_rem_pio2+0x630>
 80151aa:	9c05      	ldr	r4, [sp, #20]
 80151ac:	ab48      	add	r3, sp, #288	@ 0x120
 80151ae:	441c      	add	r4, r3
 80151b0:	2000      	movs	r0, #0
 80151b2:	2100      	movs	r1, #0
 80151b4:	f1b8 0f01 	cmp.w	r8, #1
 80151b8:	f300 809c 	bgt.w	80152f4 <__kernel_rem_pio2+0x66c>
 80151bc:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80151c0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80151c4:	f1b9 0f00 	cmp.w	r9, #0
 80151c8:	f040 80a6 	bne.w	8015318 <__kernel_rem_pio2+0x690>
 80151cc:	9b04      	ldr	r3, [sp, #16]
 80151ce:	e9c3 7800 	strd	r7, r8, [r3]
 80151d2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80151d6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80151da:	e7c6      	b.n	801516a <__kernel_rem_pio2+0x4e2>
 80151dc:	9d05      	ldr	r5, [sp, #20]
 80151de:	ab48      	add	r3, sp, #288	@ 0x120
 80151e0:	441d      	add	r5, r3
 80151e2:	4644      	mov	r4, r8
 80151e4:	2000      	movs	r0, #0
 80151e6:	2100      	movs	r1, #0
 80151e8:	2c00      	cmp	r4, #0
 80151ea:	da35      	bge.n	8015258 <__kernel_rem_pio2+0x5d0>
 80151ec:	f1b9 0f00 	cmp.w	r9, #0
 80151f0:	d038      	beq.n	8015264 <__kernel_rem_pio2+0x5dc>
 80151f2:	4602      	mov	r2, r0
 80151f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80151f8:	9c04      	ldr	r4, [sp, #16]
 80151fa:	e9c4 2300 	strd	r2, r3, [r4]
 80151fe:	4602      	mov	r2, r0
 8015200:	460b      	mov	r3, r1
 8015202:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8015206:	f7eb f867 	bl	80002d8 <__aeabi_dsub>
 801520a:	ad4a      	add	r5, sp, #296	@ 0x128
 801520c:	2401      	movs	r4, #1
 801520e:	45a0      	cmp	r8, r4
 8015210:	da2b      	bge.n	801526a <__kernel_rem_pio2+0x5e2>
 8015212:	f1b9 0f00 	cmp.w	r9, #0
 8015216:	d002      	beq.n	801521e <__kernel_rem_pio2+0x596>
 8015218:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801521c:	4619      	mov	r1, r3
 801521e:	9b04      	ldr	r3, [sp, #16]
 8015220:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8015224:	e7a1      	b.n	801516a <__kernel_rem_pio2+0x4e2>
 8015226:	9c05      	ldr	r4, [sp, #20]
 8015228:	ab48      	add	r3, sp, #288	@ 0x120
 801522a:	441c      	add	r4, r3
 801522c:	2000      	movs	r0, #0
 801522e:	2100      	movs	r1, #0
 8015230:	f1b8 0f00 	cmp.w	r8, #0
 8015234:	da09      	bge.n	801524a <__kernel_rem_pio2+0x5c2>
 8015236:	f1b9 0f00 	cmp.w	r9, #0
 801523a:	d002      	beq.n	8015242 <__kernel_rem_pio2+0x5ba>
 801523c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015240:	4619      	mov	r1, r3
 8015242:	9b04      	ldr	r3, [sp, #16]
 8015244:	e9c3 0100 	strd	r0, r1, [r3]
 8015248:	e78f      	b.n	801516a <__kernel_rem_pio2+0x4e2>
 801524a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801524e:	f7eb f845 	bl	80002dc <__adddf3>
 8015252:	f108 38ff 	add.w	r8, r8, #4294967295
 8015256:	e7eb      	b.n	8015230 <__kernel_rem_pio2+0x5a8>
 8015258:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801525c:	f7eb f83e 	bl	80002dc <__adddf3>
 8015260:	3c01      	subs	r4, #1
 8015262:	e7c1      	b.n	80151e8 <__kernel_rem_pio2+0x560>
 8015264:	4602      	mov	r2, r0
 8015266:	460b      	mov	r3, r1
 8015268:	e7c6      	b.n	80151f8 <__kernel_rem_pio2+0x570>
 801526a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801526e:	f7eb f835 	bl	80002dc <__adddf3>
 8015272:	3401      	adds	r4, #1
 8015274:	e7cb      	b.n	801520e <__kernel_rem_pio2+0x586>
 8015276:	ed95 7b00 	vldr	d7, [r5]
 801527a:	ed8d 7b00 	vstr	d7, [sp]
 801527e:	ed95 7b02 	vldr	d7, [r5, #8]
 8015282:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015286:	ec53 2b17 	vmov	r2, r3, d7
 801528a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801528e:	f7eb f825 	bl	80002dc <__adddf3>
 8015292:	4602      	mov	r2, r0
 8015294:	460b      	mov	r3, r1
 8015296:	4606      	mov	r6, r0
 8015298:	460f      	mov	r7, r1
 801529a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801529e:	f7eb f81b 	bl	80002d8 <__aeabi_dsub>
 80152a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80152a6:	f7eb f819 	bl	80002dc <__adddf3>
 80152aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80152ae:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80152b2:	e9c5 6700 	strd	r6, r7, [r5]
 80152b6:	e76d      	b.n	8015194 <__kernel_rem_pio2+0x50c>
 80152b8:	ed94 7b00 	vldr	d7, [r4]
 80152bc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80152c0:	ec51 0b17 	vmov	r0, r1, d7
 80152c4:	4652      	mov	r2, sl
 80152c6:	465b      	mov	r3, fp
 80152c8:	ed8d 7b00 	vstr	d7, [sp]
 80152cc:	f7eb f806 	bl	80002dc <__adddf3>
 80152d0:	4602      	mov	r2, r0
 80152d2:	460b      	mov	r3, r1
 80152d4:	4606      	mov	r6, r0
 80152d6:	460f      	mov	r7, r1
 80152d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80152dc:	f7ea fffc 	bl	80002d8 <__aeabi_dsub>
 80152e0:	4652      	mov	r2, sl
 80152e2:	465b      	mov	r3, fp
 80152e4:	f7ea fffa 	bl	80002dc <__adddf3>
 80152e8:	3d01      	subs	r5, #1
 80152ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80152ee:	e9c4 6700 	strd	r6, r7, [r4]
 80152f2:	e755      	b.n	80151a0 <__kernel_rem_pio2+0x518>
 80152f4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80152f8:	f7ea fff0 	bl	80002dc <__adddf3>
 80152fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8015300:	e758      	b.n	80151b4 <__kernel_rem_pio2+0x52c>
 8015302:	bf00      	nop
 8015304:	f3af 8000 	nop.w
	...
 8015310:	41700000 	.word	0x41700000
 8015314:	3e700000 	.word	0x3e700000
 8015318:	9b04      	ldr	r3, [sp, #16]
 801531a:	9a04      	ldr	r2, [sp, #16]
 801531c:	601f      	str	r7, [r3, #0]
 801531e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8015322:	605c      	str	r4, [r3, #4]
 8015324:	609d      	str	r5, [r3, #8]
 8015326:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801532a:	60d3      	str	r3, [r2, #12]
 801532c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015330:	6110      	str	r0, [r2, #16]
 8015332:	6153      	str	r3, [r2, #20]
 8015334:	e719      	b.n	801516a <__kernel_rem_pio2+0x4e2>
 8015336:	bf00      	nop

08015338 <scalbn>:
 8015338:	b570      	push	{r4, r5, r6, lr}
 801533a:	ec55 4b10 	vmov	r4, r5, d0
 801533e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8015342:	4606      	mov	r6, r0
 8015344:	462b      	mov	r3, r5
 8015346:	b991      	cbnz	r1, 801536e <scalbn+0x36>
 8015348:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801534c:	4323      	orrs	r3, r4
 801534e:	d03d      	beq.n	80153cc <scalbn+0x94>
 8015350:	4b35      	ldr	r3, [pc, #212]	@ (8015428 <scalbn+0xf0>)
 8015352:	4620      	mov	r0, r4
 8015354:	4629      	mov	r1, r5
 8015356:	2200      	movs	r2, #0
 8015358:	f7eb f976 	bl	8000648 <__aeabi_dmul>
 801535c:	4b33      	ldr	r3, [pc, #204]	@ (801542c <scalbn+0xf4>)
 801535e:	429e      	cmp	r6, r3
 8015360:	4604      	mov	r4, r0
 8015362:	460d      	mov	r5, r1
 8015364:	da0f      	bge.n	8015386 <scalbn+0x4e>
 8015366:	a328      	add	r3, pc, #160	@ (adr r3, 8015408 <scalbn+0xd0>)
 8015368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801536c:	e01e      	b.n	80153ac <scalbn+0x74>
 801536e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8015372:	4291      	cmp	r1, r2
 8015374:	d10b      	bne.n	801538e <scalbn+0x56>
 8015376:	4622      	mov	r2, r4
 8015378:	4620      	mov	r0, r4
 801537a:	4629      	mov	r1, r5
 801537c:	f7ea ffae 	bl	80002dc <__adddf3>
 8015380:	4604      	mov	r4, r0
 8015382:	460d      	mov	r5, r1
 8015384:	e022      	b.n	80153cc <scalbn+0x94>
 8015386:	460b      	mov	r3, r1
 8015388:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801538c:	3936      	subs	r1, #54	@ 0x36
 801538e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8015392:	4296      	cmp	r6, r2
 8015394:	dd0d      	ble.n	80153b2 <scalbn+0x7a>
 8015396:	2d00      	cmp	r5, #0
 8015398:	a11d      	add	r1, pc, #116	@ (adr r1, 8015410 <scalbn+0xd8>)
 801539a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801539e:	da02      	bge.n	80153a6 <scalbn+0x6e>
 80153a0:	a11d      	add	r1, pc, #116	@ (adr r1, 8015418 <scalbn+0xe0>)
 80153a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80153a6:	a31a      	add	r3, pc, #104	@ (adr r3, 8015410 <scalbn+0xd8>)
 80153a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ac:	f7eb f94c 	bl	8000648 <__aeabi_dmul>
 80153b0:	e7e6      	b.n	8015380 <scalbn+0x48>
 80153b2:	1872      	adds	r2, r6, r1
 80153b4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80153b8:	428a      	cmp	r2, r1
 80153ba:	dcec      	bgt.n	8015396 <scalbn+0x5e>
 80153bc:	2a00      	cmp	r2, #0
 80153be:	dd08      	ble.n	80153d2 <scalbn+0x9a>
 80153c0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80153c4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80153c8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80153cc:	ec45 4b10 	vmov	d0, r4, r5
 80153d0:	bd70      	pop	{r4, r5, r6, pc}
 80153d2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80153d6:	da08      	bge.n	80153ea <scalbn+0xb2>
 80153d8:	2d00      	cmp	r5, #0
 80153da:	a10b      	add	r1, pc, #44	@ (adr r1, 8015408 <scalbn+0xd0>)
 80153dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80153e0:	dac1      	bge.n	8015366 <scalbn+0x2e>
 80153e2:	a10f      	add	r1, pc, #60	@ (adr r1, 8015420 <scalbn+0xe8>)
 80153e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80153e8:	e7bd      	b.n	8015366 <scalbn+0x2e>
 80153ea:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80153ee:	3236      	adds	r2, #54	@ 0x36
 80153f0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80153f4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80153f8:	4620      	mov	r0, r4
 80153fa:	4b0d      	ldr	r3, [pc, #52]	@ (8015430 <scalbn+0xf8>)
 80153fc:	4629      	mov	r1, r5
 80153fe:	2200      	movs	r2, #0
 8015400:	e7d4      	b.n	80153ac <scalbn+0x74>
 8015402:	bf00      	nop
 8015404:	f3af 8000 	nop.w
 8015408:	c2f8f359 	.word	0xc2f8f359
 801540c:	01a56e1f 	.word	0x01a56e1f
 8015410:	8800759c 	.word	0x8800759c
 8015414:	7e37e43c 	.word	0x7e37e43c
 8015418:	8800759c 	.word	0x8800759c
 801541c:	fe37e43c 	.word	0xfe37e43c
 8015420:	c2f8f359 	.word	0xc2f8f359
 8015424:	81a56e1f 	.word	0x81a56e1f
 8015428:	43500000 	.word	0x43500000
 801542c:	ffff3cb0 	.word	0xffff3cb0
 8015430:	3c900000 	.word	0x3c900000
 8015434:	00000000 	.word	0x00000000

08015438 <floor>:
 8015438:	ec51 0b10 	vmov	r0, r1, d0
 801543c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015444:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8015448:	2e13      	cmp	r6, #19
 801544a:	460c      	mov	r4, r1
 801544c:	4605      	mov	r5, r0
 801544e:	4680      	mov	r8, r0
 8015450:	dc34      	bgt.n	80154bc <floor+0x84>
 8015452:	2e00      	cmp	r6, #0
 8015454:	da17      	bge.n	8015486 <floor+0x4e>
 8015456:	a332      	add	r3, pc, #200	@ (adr r3, 8015520 <floor+0xe8>)
 8015458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801545c:	f7ea ff3e 	bl	80002dc <__adddf3>
 8015460:	2200      	movs	r2, #0
 8015462:	2300      	movs	r3, #0
 8015464:	f7eb fb80 	bl	8000b68 <__aeabi_dcmpgt>
 8015468:	b150      	cbz	r0, 8015480 <floor+0x48>
 801546a:	2c00      	cmp	r4, #0
 801546c:	da55      	bge.n	801551a <floor+0xe2>
 801546e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8015472:	432c      	orrs	r4, r5
 8015474:	2500      	movs	r5, #0
 8015476:	42ac      	cmp	r4, r5
 8015478:	4c2b      	ldr	r4, [pc, #172]	@ (8015528 <floor+0xf0>)
 801547a:	bf08      	it	eq
 801547c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8015480:	4621      	mov	r1, r4
 8015482:	4628      	mov	r0, r5
 8015484:	e023      	b.n	80154ce <floor+0x96>
 8015486:	4f29      	ldr	r7, [pc, #164]	@ (801552c <floor+0xf4>)
 8015488:	4137      	asrs	r7, r6
 801548a:	ea01 0307 	and.w	r3, r1, r7
 801548e:	4303      	orrs	r3, r0
 8015490:	d01d      	beq.n	80154ce <floor+0x96>
 8015492:	a323      	add	r3, pc, #140	@ (adr r3, 8015520 <floor+0xe8>)
 8015494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015498:	f7ea ff20 	bl	80002dc <__adddf3>
 801549c:	2200      	movs	r2, #0
 801549e:	2300      	movs	r3, #0
 80154a0:	f7eb fb62 	bl	8000b68 <__aeabi_dcmpgt>
 80154a4:	2800      	cmp	r0, #0
 80154a6:	d0eb      	beq.n	8015480 <floor+0x48>
 80154a8:	2c00      	cmp	r4, #0
 80154aa:	bfbe      	ittt	lt
 80154ac:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80154b0:	4133      	asrlt	r3, r6
 80154b2:	18e4      	addlt	r4, r4, r3
 80154b4:	ea24 0407 	bic.w	r4, r4, r7
 80154b8:	2500      	movs	r5, #0
 80154ba:	e7e1      	b.n	8015480 <floor+0x48>
 80154bc:	2e33      	cmp	r6, #51	@ 0x33
 80154be:	dd0a      	ble.n	80154d6 <floor+0x9e>
 80154c0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80154c4:	d103      	bne.n	80154ce <floor+0x96>
 80154c6:	4602      	mov	r2, r0
 80154c8:	460b      	mov	r3, r1
 80154ca:	f7ea ff07 	bl	80002dc <__adddf3>
 80154ce:	ec41 0b10 	vmov	d0, r0, r1
 80154d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154d6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80154da:	f04f 37ff 	mov.w	r7, #4294967295
 80154de:	40df      	lsrs	r7, r3
 80154e0:	4207      	tst	r7, r0
 80154e2:	d0f4      	beq.n	80154ce <floor+0x96>
 80154e4:	a30e      	add	r3, pc, #56	@ (adr r3, 8015520 <floor+0xe8>)
 80154e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154ea:	f7ea fef7 	bl	80002dc <__adddf3>
 80154ee:	2200      	movs	r2, #0
 80154f0:	2300      	movs	r3, #0
 80154f2:	f7eb fb39 	bl	8000b68 <__aeabi_dcmpgt>
 80154f6:	2800      	cmp	r0, #0
 80154f8:	d0c2      	beq.n	8015480 <floor+0x48>
 80154fa:	2c00      	cmp	r4, #0
 80154fc:	da0a      	bge.n	8015514 <floor+0xdc>
 80154fe:	2e14      	cmp	r6, #20
 8015500:	d101      	bne.n	8015506 <floor+0xce>
 8015502:	3401      	adds	r4, #1
 8015504:	e006      	b.n	8015514 <floor+0xdc>
 8015506:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801550a:	2301      	movs	r3, #1
 801550c:	40b3      	lsls	r3, r6
 801550e:	441d      	add	r5, r3
 8015510:	4545      	cmp	r5, r8
 8015512:	d3f6      	bcc.n	8015502 <floor+0xca>
 8015514:	ea25 0507 	bic.w	r5, r5, r7
 8015518:	e7b2      	b.n	8015480 <floor+0x48>
 801551a:	2500      	movs	r5, #0
 801551c:	462c      	mov	r4, r5
 801551e:	e7af      	b.n	8015480 <floor+0x48>
 8015520:	8800759c 	.word	0x8800759c
 8015524:	7e37e43c 	.word	0x7e37e43c
 8015528:	bff00000 	.word	0xbff00000
 801552c:	000fffff 	.word	0x000fffff

08015530 <_init>:
 8015530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015532:	bf00      	nop
 8015534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015536:	bc08      	pop	{r3}
 8015538:	469e      	mov	lr, r3
 801553a:	4770      	bx	lr

0801553c <_fini>:
 801553c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801553e:	bf00      	nop
 8015540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015542:	bc08      	pop	{r3}
 8015544:	469e      	mov	lr, r3
 8015546:	4770      	bx	lr
