[
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"output/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_3",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_1",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_2",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_6",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_7",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_5",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_4",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dec|Dec>io_output_0",
    "sources":[
      "~Dec|Dec>io_input_0",
      "~Dec|Dec>io_input_2",
      "~Dec|Dec>io_input_1"
    ]
  }
]