// Seed: 2086465646
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1 !== 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input supply0 id_0
    , id_2
);
  supply1 id_3;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  always_comb id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire id_4;
  assign id_4 = id_2;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  always $display;
  id_6 :
  assert property (@(posedge id_2) 1)
  else;
  wire id_7;
  wire id_8;
endmodule
