git clone --depth 1 --no-tags https://github.com/NatsukiDeng/hello.git f:/verilog_sva_gh_scraper/data/full_repos/722393887
git clone --depth 1 --no-tags https://github.com/shengnian6/uart.git f:/verilog_sva_gh_scraper/data/full_repos/722690639
git clone --depth 1 --no-tags https://github.com/ShizzleBlitz/Verilog-Pipelined-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/723148242
git clone --depth 1 --no-tags https://github.com/vachas23/Full-adder-using-half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/723571754
git clone --depth 1 --no-tags https://github.com/rafaelpinheiro32/DFFr-4bit.git f:/verilog_sva_gh_scraper/data/full_repos/723476608
git clone --depth 1 --no-tags https://github.com/vsaosuo/Gym-TrAIner.git f:/verilog_sva_gh_scraper/data/full_repos/719908024
git clone --depth 1 --no-tags https://github.com/shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL_FINAL_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/721732051
git clone --depth 1 --no-tags https://github.com/WTrenyer/rode-of-verlog.git f:/verilog_sva_gh_scraper/data/full_repos/717041478
git clone --depth 1 --no-tags https://github.com/PCZNB/CE-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/717870505
git clone --depth 1 --no-tags https://github.com/cipherKT/EC_201_codes.git f:/verilog_sva_gh_scraper/data/full_repos/717675991
git clone --depth 1 --no-tags https://github.com/theriders/vrased_project.git f:/verilog_sva_gh_scraper/data/full_repos/719889784
git clone --depth 1 --no-tags https://github.com/dsatizabal/cpuy.git f:/verilog_sva_gh_scraper/data/full_repos/718646204
git clone --depth 1 --no-tags https://github.com/LeoMattosMartins/EC311_Project.git f:/verilog_sva_gh_scraper/data/full_repos/721680486
git clone --depth 1 --no-tags https://github.com/FHDO-ICLAB/RISC-V-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/722108540
git clone --depth 1 --no-tags https://github.com/SeyyedAhmadRokni/Maxnet-neural-network.git f:/verilog_sva_gh_scraper/data/full_repos/716507260
git clone --depth 1 --no-tags https://github.com/devadigapratham/RISC-V-PathPlanner.git f:/verilog_sva_gh_scraper/data/full_repos/720634460
git clone --depth 1 --no-tags https://github.com/SREE1949/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/723753326
git clone --depth 1 --no-tags https://github.com/amraliraqi/IEE754-32bits-Floating-Numbers-Adder-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/723411284
git clone --depth 1 --no-tags https://github.com/Justsomebody1234/RRISC-V-32I-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/723054273
git clone --depth 1 --no-tags https://github.com/koross49/CSA_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/717725161
git clone --depth 1 --no-tags https://github.com/Poulami2515/RISC_V_Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/717173722
git clone --depth 1 --no-tags https://github.com/MarcoAntonioVA/Example.git f:/verilog_sva_gh_scraper/data/full_repos/718260658
git clone --depth 1 --no-tags https://github.com/pieceofApple/-50K_-.git f:/verilog_sva_gh_scraper/data/full_repos/718553182
git clone --depth 1 --no-tags https://github.com/mtomlin5/test.git f:/verilog_sva_gh_scraper/data/full_repos/718843722
git clone --depth 1 --no-tags https://github.com/mlmartin99/Verilog_DE10_Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/716293265
git clone --depth 1 --no-tags https://github.com/AmirhosseinZanjani/GT.git f:/verilog_sva_gh_scraper/data/full_repos/716298509
git clone --depth 1 --no-tags https://github.com/Dannyracho1/LVDS_VC707_Test.git f:/verilog_sva_gh_scraper/data/full_repos/716050831
git clone --depth 1 --no-tags https://github.com/JudeHoog/caravel_user_projectH.git f:/verilog_sva_gh_scraper/data/full_repos/719382188
git clone --depth 1 --no-tags https://github.com/nekoday/ElecDesign-Contest-University-2021.git f:/verilog_sva_gh_scraper/data/full_repos/719154100
git clone --depth 1 --no-tags https://github.com/izaazm/Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/719364834
git clone --depth 1 --no-tags https://github.com/srosales700/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/719778911
git clone --depth 1 --no-tags https://github.com/asanaullah/gdb_test.git f:/verilog_sva_gh_scraper/data/full_repos/719742175
git clone --depth 1 --no-tags https://github.com/Peggyliao/Lab-4-2.git f:/verilog_sva_gh_scraper/data/full_repos/719600158
git clone --depth 1 --no-tags https://github.com/JadenAntM/Combo-Lock-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/720587622
git clone --depth 1 --no-tags https://github.com/holyuming/CDC-synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/720444784
git clone --depth 1 --no-tags https://github.com/saneeaman9/pes_tlc_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/720337935
git clone --depth 1 --no-tags https://github.com/youssifabuzied/RV32I-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/718811652
git clone --depth 1 --no-tags https://github.com/EthanL3/ec311_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/718335991
git clone --depth 1 --no-tags https://github.com/Suraj21209/RISC-V-Processor-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/720835796
git clone --depth 1 --no-tags https://github.com/Aditya-0109/Group11_CA_Project_5.git f:/verilog_sva_gh_scraper/data/full_repos/721019093
git clone --depth 1 --no-tags https://github.com/Yumonor/studies.git f:/verilog_sva_gh_scraper/data/full_repos/721409328
git clone --depth 1 --no-tags https://github.com/gajeradhrumil38/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/721750342
git clone --depth 1 --no-tags https://github.com/jonathanfoohy/D1DesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/722081988
git clone --depth 1 --no-tags https://github.com/Pallavi068/RiscV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/721685894
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Crypto_blake2s.git f:/verilog_sva_gh_scraper/data/full_repos/722180301
git clone --depth 1 --no-tags https://github.com/spurthimalode/18_demux.git f:/verilog_sva_gh_scraper/data/full_repos/722937670
git clone --depth 1 --no-tags https://github.com/JacobLouie/Efabless-testing.git f:/verilog_sva_gh_scraper/data/full_repos/723238873
git clone --depth 1 --no-tags https://github.com/NandeeshaSwamy/icg_design.git f:/verilog_sva_gh_scraper/data/full_repos/721776779
git clone --depth 1 --no-tags https://github.com/Davucas/CORDIC-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/723456382
git clone --depth 1 --no-tags https://github.com/iamgeeyuh/CS2204.git f:/verilog_sva_gh_scraper/data/full_repos/723514917
git clone --depth 1 --no-tags https://github.com/Vishnu1426/pes_ram_design_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723344711
git clone --depth 1 --no-tags https://github.com/akarxxx1030/pes_karatsuba_multiplier_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723743198
git clone --depth 1 --no-tags https://github.com/masoud-babaabasi/RGB-Dot-Matrix-Display.git f:/verilog_sva_gh_scraper/data/full_repos/722995423
git clone --depth 1 --no-tags https://github.com/Cesar1019FV/proyectoFinal-CircuitosDigitales1-C-sar-Jostin-Steven.git f:/verilog_sva_gh_scraper/data/full_repos/721859066
git clone --depth 1 --no-tags https://github.com/ebankstori/ICProject.git f:/verilog_sva_gh_scraper/data/full_repos/718765041
git clone --depth 1 --no-tags https://github.com/aniketh-g/CAD-for-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/717323585
git clone --depth 1 --no-tags https://github.com/diy-ic/openlane-manchester-baby.git f:/verilog_sva_gh_scraper/data/full_repos/718791487
git clone --depth 1 --no-tags https://github.com/siri-n-shetty/Car-Parking-System-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/721842160
git clone --depth 1 --no-tags https://github.com/Jinghao-Tu/my_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/715844738
git clone --depth 1 --no-tags https://github.com/johnmmower/AWSR_1M.git f:/verilog_sva_gh_scraper/data/full_repos/719667526
git clone --depth 1 --no-tags https://github.com/RustColeone/216AProject.git f:/verilog_sva_gh_scraper/data/full_repos/718428769
git clone --depth 1 --no-tags https://github.com/MarlonNorman/vlsimarlon.git f:/verilog_sva_gh_scraper/data/full_repos/717570004
git clone --depth 1 --no-tags https://github.com/cl-liamchiu/CA.git f:/verilog_sva_gh_scraper/data/full_repos/719441598
git clone --depth 1 --no-tags https://github.com/ronnyismael1/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/717982613
git clone --depth 1 --no-tags https://github.com/amraliraqi/RiscV-Single-Cycle-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/723415992
git clone --depth 1 --no-tags https://github.com/jdtech3/FlightGPA.git f:/verilog_sva_gh_scraper/data/full_repos/716302934
git clone --depth 1 --no-tags https://github.com/mdelduca/FPGA-Dinosaur-Game.git f:/verilog_sva_gh_scraper/data/full_repos/718779081
git clone --depth 1 --no-tags https://github.com/ThienNguyen15/First_In_First_Out.git f:/verilog_sva_gh_scraper/data/full_repos/718447189
git clone --depth 1 --no-tags https://github.com/VientoGuo/HDLBits-Answer.git f:/verilog_sva_gh_scraper/data/full_repos/718313692
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-05-reharden.git f:/verilog_sva_gh_scraper/data/full_repos/722778791
git clone --depth 1 --no-tags https://github.com/Suhyun1006/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/718489380
git clone --depth 1 --no-tags https://github.com/SHAWN-HOSIK-CHOO/TinyProj.git f:/verilog_sva_gh_scraper/data/full_repos/722881786
git clone --depth 1 --no-tags https://github.com/rogeermv/ELEC_UABC.git f:/verilog_sva_gh_scraper/data/full_repos/717297780
git clone --depth 1 --no-tags https://github.com/angardo/TT_demo.git f:/verilog_sva_gh_scraper/data/full_repos/717320184
git clone --depth 1 --no-tags https://github.com/rogeermv/tt_um_zafari.git f:/verilog_sva_gh_scraper/data/full_repos/717314553
git clone --depth 1 --no-tags https://github.com/rogeermv/prueba4353.git f:/verilog_sva_gh_scraper/data/full_repos/717526414
git clone --depth 1 --no-tags https://github.com/CCstar0918/five_stage_pipeling.git f:/verilog_sva_gh_scraper/data/full_repos/717968318
git clone --depth 1 --no-tags https://github.com/caden-miller/simulARM.git f:/verilog_sva_gh_scraper/data/full_repos/718198926
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab3-task-2.git f:/verilog_sva_gh_scraper/data/full_repos/718519133
git clone --depth 1 --no-tags https://github.com/singulardroid/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/718746713
git clone --depth 1 --no-tags https://github.com/huaizhenchen/RISC-V-CPU-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/720228659
git clone --depth 1 --no-tags https://github.com/LiuGengyin/SOC-lab.git f:/verilog_sva_gh_scraper/data/full_repos/720084092
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_LAB4-2.git f:/verilog_sva_gh_scraper/data/full_repos/721448621
git clone --depth 1 --no-tags https://github.com/anirudhprabhakaran3/efabless-github-runner.git f:/verilog_sva_gh_scraper/data/full_repos/721245435
git clone --depth 1 --no-tags https://github.com/ranan-usp/my_gf180.git f:/verilog_sva_gh_scraper/data/full_repos/720664410
git clone --depth 1 --no-tags https://github.com/M-ArafatZaman/fpga-fsm-even-num.git f:/verilog_sva_gh_scraper/data/full_repos/721939691
git clone --depth 1 --no-tags https://github.com/gwlee1998/RADAR_PIM_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/722432085
git clone --depth 1 --no-tags https://github.com/hishamelreedy/AES.git f:/verilog_sva_gh_scraper/data/full_repos/722730567
git clone --depth 1 --no-tags https://github.com/RandomHero07/T5-S2-main.git f:/verilog_sva_gh_scraper/data/full_repos/719041998
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/Dinesh_Float_Comp_Tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723037318
git clone --depth 1 --no-tags https://github.com/vachas23/Cyclic-shift.git f:/verilog_sva_gh_scraper/data/full_repos/723576606
git clone --depth 1 --no-tags https://github.com/Huffer342-WSH/multimedia_video_processor.git f:/verilog_sva_gh_scraper/data/full_repos/717418897
git clone --depth 1 --no-tags https://github.com/amith-bharadwaj/Sparse_matrix_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/723685440
git clone --depth 1 --no-tags https://github.com/ericmaclean/Digital-Design-.git f:/verilog_sva_gh_scraper/data/full_repos/722323900
git clone --depth 1 --no-tags https://github.com/shubham-swadi/memory-bist.git f:/verilog_sva_gh_scraper/data/full_repos/717086565
git clone --depth 1 --no-tags https://github.com/lkl110137918218/SOC_lab_caravel_fir.git f:/verilog_sva_gh_scraper/data/full_repos/719869828
git clone --depth 1 --no-tags https://github.com/jjagerezjimenez/AyDCI-Multiplicador.git f:/verilog_sva_gh_scraper/data/full_repos/717939767
git clone --depth 1 --no-tags https://github.com/1102131860/EEE339.git f:/verilog_sva_gh_scraper/data/full_repos/719012088
git clone --depth 1 --no-tags https://github.com/IvonLuiz/PCID-Processador-Trabalho.git f:/verilog_sva_gh_scraper/data/full_repos/723523881
git clone --depth 1 --no-tags https://github.com/kietuan/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/720655099
