# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../END_SEM.srcs/sources_1/bd/endSem/ipshared/ec67/hdl" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_lmb_bram_0/sim/endSem_lmb_bram_0.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_xbar_0/sim/endSem_xbar_0.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_axi_bram_ctrl_0_bram_0/sim/endSem_axi_bram_ctrl_0_bram_0.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_pc_1/sim/endSem_auto_pc_1.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_us_0/sim/endSem_auto_us_0.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_ds_0/sim/endSem_auto_ds_0.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_pc_0/sim/endSem_auto_pc_0.v" \
"../../../../END_SEM.ip_user_files/bd/endSem/sim/endSem.v" \
"../../../../END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v" \
"../../../../END_SEM.srcs/sim_1/new/endSem_tb1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
