Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Tue Mar 24 19:08:22 2020
| Host         : ADITYASEHGA539D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_timing_summary_routed.rpt -pb au_top_timing_summary_routed.pb -rpx au_top_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.270        0.000                      0                   22        0.164        0.000                      0                   22        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.270        0.000                      0                   22        0.164        0.000                      0                   22        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.794ns (23.452%)  route 2.592ns (76.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.270     7.003    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  fourbtcount/cnt[7]_i_7/O
                         net (fo=5, routed)           0.847     7.974    fourbtcount/cnt[7]_i_7_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     8.126 r  fourbtcount/cnt[1]_i_1/O
                         net (fo=1, routed)           0.475     8.601    fourbtcount/p_1_in[1]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.275    14.871    fourbtcount/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.794ns (24.125%)  route 2.497ns (75.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.270     7.003    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  fourbtcount/cnt[7]_i_7/O
                         net (fo=5, routed)           0.845     7.972    fourbtcount/cnt[7]_i_7_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.152     8.124 r  fourbtcount/cnt[2]_i_1/O
                         net (fo=1, routed)           0.382     8.507    fourbtcount/p_1_in[2]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.283    14.863    fourbtcount/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.131%)  route 2.282ns (74.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.269     7.002    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.126 f  fourbtcount/cnt[7]_i_4/O
                         net (fo=1, routed)           0.659     7.785    fourbtcount/cnt[7]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  fourbtcount/cnt[7]_i_1/O
                         net (fo=6, routed)           0.355     8.263    fourbtcount/cnt[7]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[5]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    14.622    fourbtcount/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.131%)  route 2.282ns (74.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.269     7.002    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.126 f  fourbtcount/cnt[7]_i_4/O
                         net (fo=1, routed)           0.659     7.785    fourbtcount/cnt[7]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  fourbtcount/cnt[7]_i_1/O
                         net (fo=6, routed)           0.355     8.263    fourbtcount/cnt[7]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[7]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    14.622    fourbtcount/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.131%)  route 2.282ns (74.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.269     7.002    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.126 f  fourbtcount/cnt[7]_i_4/O
                         net (fo=1, routed)           0.659     7.785    fourbtcount/cnt[7]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  fourbtcount/cnt[7]_i_1/O
                         net (fo=6, routed)           0.355     8.263    fourbtcount/cnt[7]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.717    fourbtcount/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.131%)  route 2.282ns (74.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.269     7.002    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.126 f  fourbtcount/cnt[7]_i_4/O
                         net (fo=1, routed)           0.659     7.785    fourbtcount/cnt[7]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  fourbtcount/cnt[7]_i_1/O
                         net (fo=6, routed)           0.355     8.263    fourbtcount/cnt[7]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.717    fourbtcount/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.131%)  route 2.282ns (74.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.269     7.002    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.126 f  fourbtcount/cnt[7]_i_4/O
                         net (fo=1, routed)           0.659     7.785    fourbtcount/cnt[7]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  fourbtcount/cnt[7]_i_1/O
                         net (fo=6, routed)           0.355     8.263    fourbtcount/cnt[7]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.717    fourbtcount/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.766ns (25.131%)  route 2.282ns (74.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 f  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.269     7.002    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.126 f  fourbtcount/cnt[7]_i_4/O
                         net (fo=1, routed)           0.659     7.785    fourbtcount/cnt[7]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  fourbtcount/cnt[7]_i_1/O
                         net (fo=6, routed)           0.355     8.263    fourbtcount/cnt[7]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[6]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.717    fourbtcount/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 fourbtcount/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.058ns (31.872%)  route 2.262ns (68.128%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.636     5.220    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     5.676 r  fourbtcount/cnt_reg[2]/Q
                         net (fo=17, routed)          0.876     6.552    fourbtcount/countout[2]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.152     6.704 r  fourbtcount/cnt[7]_i_6/O
                         net (fo=3, routed)           0.801     7.505    fourbtcount/cnt[7]_i_6_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.831 r  fourbtcount/cnt[3]_i_2/O
                         net (fo=1, routed)           0.585     8.416    fourbtcount/cnt0_in[3]
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.540 r  fourbtcount/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.540    fourbtcount/cnt[3]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  fourbtcount/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.515    14.920    fourbtcount/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  fourbtcount/cnt_reg[3]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.029    15.173    fourbtcount/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.766ns (25.034%)  route 2.294ns (74.966%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.215    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.733 r  nolabel_line27/edge1/Q
                         net (fo=7, routed)           1.270     7.003    fourbtcount/edgeout_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.127 f  fourbtcount/cnt[7]_i_7/O
                         net (fo=5, routed)           0.676     7.803    fourbtcount/cnt[7]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.927 r  fourbtcount/cnt[7]_i_2/O
                         net (fo=6, routed)           0.348     8.275    fourbtcount/cnt0_in[2]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y9           FDRE (Setup_fdre_C_CE)      -0.205    14.941    fourbtcount/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.538    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  fourbtcount/cnt_reg[4]/Q
                         net (fo=7, routed)           0.112     1.790    fourbtcount/cnt_reg_n_0_[4]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  fourbtcount/cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     1.835    fourbtcount/p_1_in[7]
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[7]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.121     1.672    fourbtcount/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.065%)  route 0.114ns (37.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.538    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  fourbtcount/cnt_reg[4]/Q
                         net (fo=7, routed)           0.114     1.792    fourbtcount/cnt_reg_n_0_[4]
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  fourbtcount/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    fourbtcount/p_1_in[5]
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[5]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.671    fourbtcount/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.740%)  route 0.086ns (29.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.538    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  fourbtcount/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  fourbtcount/cnt_reg[7]/Q
                         net (fo=6, routed)           0.086     1.788    fourbtcount/cnt_reg_n_0_[7]
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  fourbtcount/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    fourbtcount/p_1_in[6]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[6]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092     1.643    fourbtcount/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.535    fourbtcount/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fourbtcount/cnt_reg[0]/Q
                         net (fo=17, routed)          0.197     1.873    fourbtcount/countout[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.918 r  fourbtcount/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    fourbtcount/cnt[0]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.862     2.052    fourbtcount/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.091     1.626    fourbtcount/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.773%)  route 0.239ns (56.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.535    fourbtcount/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fourbtcount/cnt_reg[0]/Q
                         net (fo=17, routed)          0.239     1.915    fourbtcount/countout[0]
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.960 r  fourbtcount/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.960    fourbtcount/p_1_in[4]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[4]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092     1.667    fourbtcount/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 nolabel_line28/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line28/edge0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.672%)  route 0.309ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.590     1.534    nolabel_line28/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line28/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  nolabel_line28/edge1/Q
                         net (fo=5, routed)           0.309     2.007    nolabel_line28/edgeout_1
    SLICE_X4Y9           FDRE                                         r  nolabel_line28/edge0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     2.053    nolabel_line28/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  nolabel_line28/edge0/C
                         clock pessimism             -0.501     1.552    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.066     1.618    nolabel_line28/edge0
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.846%)  route 0.321ns (58.154%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.538    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  fourbtcount/cnt_reg[1]/Q
                         net (fo=17, routed)          0.203     1.881    fourbtcount/countout[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.926 r  fourbtcount/cnt[3]_i_4/O
                         net (fo=1, routed)           0.118     2.045    fourbtcount/cnt[3]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     2.090 r  fourbtcount/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.090    fourbtcount/cnt[3]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  fourbtcount/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     2.053    fourbtcount/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  fourbtcount/cnt_reg[3]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.091     1.664    fourbtcount/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 nolabel_line27/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line27/edge0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.774%)  route 0.387ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.590     1.534    nolabel_line27/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  nolabel_line27/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  nolabel_line27/edge1/Q
                         net (fo=7, routed)           0.387     2.085    nolabel_line27/edgeout_1
    SLICE_X4Y9           FDRE                                         r  nolabel_line27/edge0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     2.053    nolabel_line27/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  nolabel_line27/edge0/C
                         clock pessimism             -0.501     1.552    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.075     1.627    nolabel_line27/edge0
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.183ns (36.238%)  route 0.322ns (63.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.594     1.538    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  fourbtcount/cnt_reg[1]/Q
                         net (fo=17, routed)          0.203     1.881    fourbtcount/countout[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.042     1.923 r  fourbtcount/cnt[2]_i_1/O
                         net (fo=1, routed)           0.119     2.043    fourbtcount/p_1_in[2]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.004     1.542    fourbtcount/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.190ns (34.536%)  route 0.360ns (65.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.592     1.536    fourbtcount/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  fourbtcount/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fourbtcount/cnt_reg[3]/Q
                         net (fo=18, routed)          0.211     1.888    fourbtcount/countout[3]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.049     1.937 r  fourbtcount/cnt[1]_i_1/O
                         net (fo=1, routed)           0.149     2.086    fourbtcount/p_1_in[1]
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[1]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.003     1.578    fourbtcount/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    fourbtcount/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     fourbtcount/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     fourbtcount/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     fourbtcount/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     fourbtcount/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     fourbtcount/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     fourbtcount/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     nolabel_line27/edge0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    fourbtcount/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    nolabel_line27/edge1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    nolabel_line28/edge1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     fourbtcount/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     fourbtcount/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    fourbtcount/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     fourbtcount/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     nolabel_line27/edge0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    nolabel_line27/edge1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     nolabel_line28/edge0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    nolabel_line28/edge1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     fourbtcount/cnt_reg[5]/C



