// Seed: 2515212336
module module_0 (
    output wand id_0
);
  supply1 id_2 = 1'b0 == 1;
  assign id_0 = ~id_2;
  supply0 id_3;
  assign id_2 = id_3;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output logic id_6,
    inout logic id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    input logic id_11,
    input uwire id_12
);
  assign id_6 = id_11;
  module_0 modCall_1 (id_9);
  assign modCall_1.type_5 = 0;
  always begin : LABEL_0
    id_7 <= id_0.id_11;
  end
endmodule
