TimeQuest Timing Analyzer report for Part7c
Sat Mar 02 14:05:00 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'AUD_DACLRCK'
 13. Slow Model Hold: 'AUD_DACLRCK'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'AUD_DACLRCK'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'AUD_DACLRCK'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'AUD_DACLRCK'
 34. Fast Model Minimum Pulse Width: 'AUD_DACLRCK'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Part7c                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; AUD_DACLRCK                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { AUD_DACLRCK }                                                ;
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+-------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                  ;
+------------+-----------------+-------------+-------------------------------------------------------+
; 157.28 MHz ; 157.28 MHz      ; CLOCK_50    ;                                                       ;
; 304.51 MHz ; 260.01 MHz      ; AUD_DACLRCK ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -7.696 ; -277.764      ;
; AUD_DACLRCK ; -1.835 ; -137.816      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; AUD_DACLRCK ; 0.391 ; 0.000         ;
; CLOCK_50    ; 0.391 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.696 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.205     ; 7.456      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.646 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.945     ; 7.666      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.643 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.902     ; 7.706      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.607 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.141     ; 7.431      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.531 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.384      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.491 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.916     ; 7.540      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.462 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.235      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.443 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.210     ; 7.198      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.442 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.224     ; 7.183      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.420 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.178     ; 7.207      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.417 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.219     ; 7.163      ;
; -7.405 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.192     ; 7.178      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_DACLRCK'                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.835 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 2.843      ;
; -1.808 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.228      ; 3.072      ;
; -1.789 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.896      ;
; -1.733 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.542      ; 3.311      ;
; -1.733 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.840      ;
; -1.726 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.228      ; 2.990      ;
; -1.673 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.228      ; 2.937      ;
; -1.662 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.698      ;
; -1.656 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 2.664      ;
; -1.628 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.735      ;
; -1.624 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.312      ; 2.972      ;
; -1.615 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.651      ;
; -1.594 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.230      ; 2.860      ;
; -1.572 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.679      ;
; -1.566 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.602      ;
; -1.565 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.601      ;
; -1.560 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 2.568      ;
; -1.547 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.301      ; 2.884      ;
; -1.541 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.002     ; 2.575      ;
; -1.520 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.556      ;
; -1.495 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.531      ;
; -1.493 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.600      ;
; -1.483 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 2.491      ;
; -1.483 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.519      ;
; -1.481 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 2.489      ;
; -1.464 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.500      ;
; -1.463 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.542      ; 3.041      ;
; -1.457 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.493      ;
; -1.455 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.491      ;
; -1.452 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.488      ;
; -1.449 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.002     ; 2.483      ;
; -1.437 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.544      ;
; -1.426 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.462      ;
; -1.419 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.455      ;
; -1.403 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.439      ;
; -1.401 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.437      ;
; -1.387 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.423      ;
; -1.386 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.301      ; 2.723      ;
; -1.383 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.419      ;
; -1.381 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.417      ;
; -1.380 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.542      ; 2.958      ;
; -1.379 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.415      ;
; -1.377 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 2.385      ;
; -1.373 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.409      ;
; -1.365 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.401      ;
; -1.363 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.399      ;
; -1.358 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.230      ; 2.624      ;
; -1.356 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.228      ; 2.620      ;
; -1.355 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.391      ;
; -1.354 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.312      ; 2.702      ;
; -1.352 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.388      ;
; -1.343 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.379      ;
; -1.334 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.228      ; 2.598      ;
; -1.332 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.368      ;
; -1.327 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.363      ;
; -1.325 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.432      ;
; -1.320 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.356      ;
; -1.314 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.350      ;
; -1.314 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.350      ;
; -1.310 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.344      ;
; -1.294 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.330      ;
; -1.290 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.326      ;
; -1.286 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.322      ;
; -1.285 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.002     ; 2.319      ;
; -1.276 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.312      ;
; -1.271 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.312      ; 2.619      ;
; -1.269 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.305      ;
; -1.269 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.376      ;
; -1.261 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.297      ;
; -1.254 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.028      ; 2.318      ;
; -1.251 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.301      ; 2.588      ;
; -1.246 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.282      ;
; -1.245 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.281      ;
; -1.244 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.280      ;
; -1.243 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.279      ;
; -1.243 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.279      ;
; -1.237 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.273      ;
; -1.235 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.271      ;
; -1.226 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.262      ;
; -1.223 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.002     ; 2.257      ;
; -1.216 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.252      ;
; -1.215 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.251      ;
; -1.212 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.248      ;
; -1.205 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.241      ;
; -1.204 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.240      ;
; -1.200 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.236      ;
; -1.193 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.229      ;
; -1.190 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.002     ; 2.224      ;
; -1.188 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.182 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.218      ;
; -1.180 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.216      ;
; -1.173 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.542      ; 2.751      ;
; -1.173 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.209      ;
; -1.170 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.206      ;
; -1.166 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.071      ; 2.273      ;
; -1.166 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.202      ;
; -1.162 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.230      ; 2.428      ;
; -1.159 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.195      ;
; -1.156 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.192      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.799      ;
; 0.541 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.807      ;
; 0.662 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.928      ;
; 0.717 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.983      ;
; 0.717 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.983      ;
; 0.720 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.986      ;
; 0.797 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.063      ;
; 0.809 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.740      ; 1.286      ;
; 0.812 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.083      ;
; 0.820 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.086      ;
; 0.827 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.094      ;
; 0.835 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg1   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.405      ; 0.975      ;
; 0.836 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 0.984      ;
; 0.843 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 0.987      ;
; 0.843 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 0.987      ;
; 0.844 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.695      ; 1.276      ;
; 0.848 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg0   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.405      ; 0.987      ;
; 0.848 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 0.992      ;
; 0.848 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 0.993      ;
; 0.849 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|address_d3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.118      ;
; 0.856 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 1.000      ;
; 0.856 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 1.001      ;
; 0.857 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.124      ;
; 0.860 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.127      ;
; 0.862 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.128      ;
; 0.863 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.129      ;
; 0.863 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.129      ;
; 0.899 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.165      ;
; 0.899 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.165      ;
; 0.945 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.211      ;
; 0.972 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.635      ; 1.341      ;
; 0.981 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.247      ;
; 0.993 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.259      ;
; 0.993 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.259      ;
; 0.996 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.262      ;
; 0.997 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.263      ;
; 0.997 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.263      ;
; 1.004 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.028     ; 1.242      ;
; 1.008 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.274      ;
; 1.008 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.274      ;
; 1.011 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.277      ;
; 1.026 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.292      ;
; 1.035 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.301      ;
; 1.037 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.303      ;
; 1.037 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.303      ;
; 1.047 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.768      ; 1.549      ;
; 1.053 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.740      ; 1.527      ;
; 1.058 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.740      ; 1.532      ;
; 1.061 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.740      ; 1.535      ;
; 1.071 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.740      ; 1.545      ;
; 1.072 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.338      ;
; 1.072 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.338      ;
; 1.073 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.339      ;
; 1.077 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.723      ; 1.534      ;
; 1.083 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg8   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.405      ; 1.222      ;
; 1.083 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.695      ; 1.512      ;
; 1.084 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.695      ; 1.513      ;
; 1.085 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.417      ; 1.236      ;
; 1.088 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg5   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.405      ; 1.227      ;
; 1.091 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.357      ;
; 1.092 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 1.236      ;
; 1.093 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.526      ; 1.353      ;
; 1.096 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.410      ; 1.240      ;
; 1.097 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.695      ; 1.526      ;
; 1.099 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.695      ; 1.528      ;
; 1.100 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.002     ; 1.364      ;
; 1.104 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.532      ; 1.370      ;
; 1.106 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.230      ; 1.602      ;
; 1.106 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.372      ;
; 1.109 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg4   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.405      ; 1.248      ;
; 1.109 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.417      ; 1.260      ;
; 1.111 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.417      ; 1.262      ;
; 1.113 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg3   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.405      ; 1.252      ;
; 1.117 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.416      ; 1.267      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                            ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                 ; PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~4                                                                                                                                                                                  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~4                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; handshake_p3:h|state~2                                                                                                                                                                                                                                 ; handshake_p3:h|state~2                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; handshake_p3:h|data_rd                                                                                                                                                                                                                                 ; handshake_p3:h|data_rd                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; handshake_p3:h|sound_code[2]                                                                                                                                                                                                                           ; handshake_p3:h|sound_code[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; handshake_p3:h|sound_code[0]                                                                                                                                                                                                                           ; handshake_p3:h|sound_code[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.521 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.543 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.547 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|data_rd                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.551 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.556 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.557 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.564 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                                       ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.567 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.833      ;
; 0.569 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.835      ;
; 0.583 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.849      ;
; 0.649 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[2]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.650 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[4]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.652 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[6]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.653 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[0]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[1]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.676 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.942      ;
; 0.692 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                                                                                                                                                                                  ; handshake_p3:h|data[2]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.957      ;
; 0.694 ; PS2_Controller:PS2|ps2_data_reg                                                                                                                                                                                                                        ; PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.958      ;
; 0.731 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                                                                                                                                                                                  ; handshake_p3:h|data[0]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.996      ;
; 0.735 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                                                                                                                                                                                  ; handshake_p3:h|data[1]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.000      ;
; 0.750 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.017      ;
; 0.753 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.020      ;
; 0.763 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                                                                                                                                                                                 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.029      ;
; 0.764 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[7]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.030      ;
; 0.773 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.039      ;
; 0.777 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.043      ;
; 0.785 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.788 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.789 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.789 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.791 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.792 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.792 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.794 ; handshake_p3:h|data[1]                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; synthesizer:s|dur_cnt[0]                                                                                                                                                                                                                               ; synthesizer:s|dur_cnt[0]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 4.461 ; 4.461 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 2.021 ; 2.021 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.892 ; 7.892 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.892 ; 7.892 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; 4.021 ; 4.021 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; 4.031 ; 4.031 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -4.231 ; -4.231 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.810 ; -0.810 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -3.826 ; -3.826 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -3.826 ; -3.826 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; -3.791 ; -3.791 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; -3.801 ; -3.801 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 8.375  ; 8.375  ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 8.101  ; 8.101  ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 10.867 ; 10.867 ; Rise       ; CLOCK_50                                                   ;
; PS2_CLK    ; CLOCK_50   ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                                   ;
; PS2_DAT    ; CLOCK_50   ; 8.989  ; 8.989  ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969  ;        ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;        ; 2.969  ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 8.375 ; 8.375 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 8.101 ; 8.101 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 9.289 ; 9.289 ; Rise       ; CLOCK_50                                                   ;
; PS2_CLK    ; CLOCK_50   ; 8.639 ; 8.639 ; Rise       ; CLOCK_50                                                   ;
; PS2_DAT    ; CLOCK_50   ; 8.059 ; 8.059 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 2.969 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.983 ;      ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 8.138 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.733 ;      ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 7.849 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.983     ;           ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 8.138     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.733     ;           ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 7.849     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -3.358 ; -100.885      ;
; AUD_DACLRCK ; -0.289 ; -6.982        ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50    ; 0.024 ; 0.000         ;
; AUD_DACLRCK ; 0.215 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.358 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.923      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.401     ; 3.898      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.300 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.290     ; 4.009      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.452     ; 3.801      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.254 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.275     ; 3.978      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.251 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.811      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.250 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.303     ; 3.946      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.236 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.788      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.235 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.377     ; 3.857      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.229 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.805      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.214 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.447     ; 3.766      ;
; -3.211 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.439     ; 3.771      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.289 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.109      ; 1.430      ;
; -0.279 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.019     ; 1.292      ;
; -0.265 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.261      ; 1.558      ;
; -0.259 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.109      ; 1.400      ;
; -0.256 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.132      ; 0.887      ;
; -0.251 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.318      ;
; -0.225 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.292      ;
; -0.224 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.109      ; 1.365      ;
; -0.202 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.234      ;
; -0.189 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.221      ;
; -0.184 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.019     ; 1.197      ;
; -0.182 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.110      ; 1.324      ;
; -0.181 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.151      ; 1.364      ;
; -0.180 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.147      ; 0.826      ;
; -0.180 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.212      ;
; -0.169 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.145      ; 1.346      ;
; -0.144 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.211      ;
; -0.141 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.001     ; 1.172      ;
; -0.138 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.868      ;
; -0.134 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.019     ; 1.147      ;
; -0.128 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.160      ;
; -0.124 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.156      ;
; -0.123 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.155      ;
; -0.122 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.261      ; 1.415      ;
; -0.118 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.150      ;
; -0.118 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.185      ;
; -0.113 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.145      ;
; -0.111 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.156      ; 0.766      ;
; -0.108 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.156      ; 0.763      ;
; -0.107 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.139      ;
; -0.105 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.187      ; 0.791      ;
; -0.101 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.152      ; 0.752      ;
; -0.101 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.152      ; 0.752      ;
; -0.101 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.133      ;
; -0.096 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.152      ; 0.747      ;
; -0.096 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.128      ;
; -0.095 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.931      ;
; -0.094 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.152      ; 0.745      ;
; -0.094 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.001     ; 1.125      ;
; -0.094 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.019     ; 1.107      ;
; -0.094 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.126      ;
; -0.093 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.261      ; 1.386      ;
; -0.093 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.125      ;
; -0.093 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.019     ; 1.106      ;
; -0.092 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.124      ;
; -0.092 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.124      ;
; -0.091 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.167      ; 0.757      ;
; -0.091 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.307      ; 0.897      ;
; -0.091 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.152      ; 0.742      ;
; -0.090 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.152      ; 0.741      ;
; -0.090 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.157      ;
; -0.090 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.122      ;
; -0.089 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.925      ;
; -0.087 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.923      ;
; -0.085 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.109      ; 1.226      ;
; -0.084 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.156      ; 0.739      ;
; -0.083 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.156      ; 0.738      ;
; -0.082 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.446      ; 1.027      ;
; -0.081 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.110      ; 1.223      ;
; -0.081 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.113      ;
; -0.078 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg2   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.242      ; 0.819      ;
; -0.076 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.912      ;
; -0.075 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.167      ; 0.741      ;
; -0.075 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.187      ; 0.761      ;
; -0.075 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.107      ;
; -0.074 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.156      ; 0.729      ;
; -0.074 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.106      ;
; -0.073 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.156      ; 0.728      ;
; -0.073 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.909      ;
; -0.072 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.104      ;
; -0.070 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.906      ;
; -0.070 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.102      ;
; -0.068 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.132      ; 0.699      ;
; -0.066 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.098      ;
; -0.065 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.337      ; 0.901      ;
; -0.064 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.131      ;
; -0.062 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.145      ; 1.239      ;
; -0.061 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.109      ; 1.202      ;
; -0.058 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.090      ;
; -0.057 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.089      ;
; -0.056 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.088      ;
; -0.053 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.120      ;
; -0.051 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.083      ;
; -0.043 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.075      ;
; -0.038 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.151      ; 1.221      ;
; -0.037 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.360      ; 0.896      ;
; -0.037 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.069      ;
; -0.036 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.019     ; 1.049      ;
; -0.034 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.066      ;
; -0.033 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.065      ;
; -0.032 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.762      ;
; -0.032 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.172      ; 0.703      ;
; -0.031 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.063      ;
; -0.030 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.062      ;
; -0.028 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.758      ;
; -0.027 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.035      ; 1.094      ;
; -0.024 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.056      ;
; -0.024 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.056      ;
; -0.022 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.752      ;
; -0.022 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.752      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.024 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.825      ;
; 0.054 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.855      ;
; 0.054 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.855      ;
; 0.055 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.856      ;
; 0.055 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.856      ;
; 0.059 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.860      ;
; 0.092 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.895      ;
; 0.094 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.897      ;
; 0.094 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.897      ;
; 0.094 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.897      ;
; 0.150 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.953      ;
; 0.151 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.954      ;
; 0.167 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.970      ;
; 0.167 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.970      ;
; 0.168 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.969      ;
; 0.168 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.969      ;
; 0.168 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.969      ;
; 0.188 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.991      ;
; 0.213 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 2.016      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                            ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                 ; PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~4                                                                                                                                                                                  ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~4                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; handshake_p3:h|state~2                                                                                                                                                                                                                                 ; handshake_p3:h|state~2                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; handshake_p3:h|data_rd                                                                                                                                                                                                                                 ; handshake_p3:h|data_rd                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; handshake_p3:h|sound_code[2]                                                                                                                                                                                                                           ; handshake_p3:h|sound_code[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; handshake_p3:h|sound_code[0]                                                                                                                                                                                                                           ; handshake_p3:h|sound_code[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.252 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.257 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|data_rd                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; handshake_p3:h|state~3                                                                                                                                                                                                                                 ; handshake_p3:h|sound_code[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.262 ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                                       ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 2.063      ;
; 0.263 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.271 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                   ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.285 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.650      ; 2.087      ;
; 0.296 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.657      ; 2.105      ;
; 0.296 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.657      ; 2.105      ;
; 0.296 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.657      ; 2.105      ;
; 0.296 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.657      ; 2.105      ;
; 0.296 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.657      ; 2.105      ;
; 0.296 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.657      ; 2.105      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_DACLRCK'                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.399      ;
; 0.294 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.446      ;
; 0.323 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.477      ;
; 0.362 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.539      ;
; 0.390 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.546      ;
; 0.395 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.547      ;
; 0.407 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.559      ;
; 0.419 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.571      ;
; 0.438 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.590      ;
; 0.445 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.597      ;
; 0.445 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.597      ;
; 0.447 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.599      ;
; 0.448 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.600      ;
; 0.454 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.606      ;
; 0.461 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.613      ;
; 0.468 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.019     ; 0.601      ;
; 0.473 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.626      ;
; 0.475 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.627      ;
; 0.485 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.637      ;
; 0.486 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.638      ;
; 0.487 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.639      ;
; 0.487 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.639      ;
; 0.493 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.001     ; 0.645      ;
; 0.496 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.650      ;
; 0.503 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|address_c3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.019     ; 0.646      ;
; 0.514 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.151      ; 0.823      ;
; 0.521 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.151      ; 0.825      ;
; 0.523 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.110      ; 0.785      ;
; 0.524 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.676      ;
; 0.528 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.683      ;
; 0.536 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.691      ;
; 0.539 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.691      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 2.434 ; 2.434 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.657 ; 0.657 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 4.113 ; 4.113 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 4.113 ; 4.113 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; 2.231 ; 2.231 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.024 ; -0.024 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; -2.111 ; -2.111 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.636 ; 4.636 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 5.659 ; 5.659 ; Rise       ; CLOCK_50                                                   ;
; PS2_CLK    ; CLOCK_50   ; 4.781 ; 4.781 ; Rise       ; CLOCK_50                                                   ;
; PS2_DAT    ; CLOCK_50   ; 4.837 ; 4.837 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.636 ; 4.636 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.991 ; 4.991 ; Rise       ; CLOCK_50                                                   ;
; PS2_CLK    ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                                                   ;
; PS2_DAT    ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.867 ;      ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.393 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.749 ;      ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.274 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.867     ;           ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.393     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.749     ;           ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.274     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.696   ; 0.024 ; N/A      ; N/A     ; -1.423              ;
;  AUD_DACLRCK     ; -1.835   ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50        ; -7.696   ; 0.024 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS  ; -415.58  ; 0.0   ; 0.0      ; 0.0     ; -415.818            ;
;  AUD_DACLRCK     ; -137.816 ; 0.000 ; N/A      ; N/A     ; -415.818            ;
;  CLOCK_50        ; -277.764 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 4.461 ; 4.461 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 2.021 ; 2.021 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.892 ; 7.892 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.892 ; 7.892 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; 4.021 ; 4.021 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; 4.031 ; 4.031 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.024 ; -0.024 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
; PS2_CLK     ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; CLOCK_50        ;
; PS2_DAT     ; CLOCK_50   ; -2.111 ; -2.111 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 8.375  ; 8.375  ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 8.101  ; 8.101  ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 10.867 ; 10.867 ; Rise       ; CLOCK_50                                                   ;
; PS2_CLK    ; CLOCK_50   ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                                   ;
; PS2_DAT    ; CLOCK_50   ; 8.989  ; 8.989  ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969  ;        ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;        ; 2.969  ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.636 ; 4.636 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.991 ; 4.991 ; Rise       ; CLOCK_50                                                   ;
; PS2_CLK    ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                                                   ;
; PS2_DAT    ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 8157     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 8157     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 350   ; 350  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 02 14:04:59 2024
Info: Command: quartus_sta Part7c -c Part7c
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Part7c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.696      -277.764 CLOCK_50 
    Info (332119):    -1.835      -137.816 AUD_DACLRCK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 AUD_DACLRCK 
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.358      -100.885 CLOCK_50 
    Info (332119):    -0.289        -6.982 AUD_DACLRCK 
Info (332146): Worst-case hold slack is 0.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.024         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Sat Mar 02 14:05:00 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


