{'CPU_init_end': {'DefVars': [None, None],
                  'Lines': ['120:C', '120:C'],
                  'Sensitivities': [['Tx_mac_wa', 'CPU_init_end'],
                                    ['Tx_mac_wa', 'CPU_init_end']]},
 'Reset': {'DefVars': [None, None, None, None, None, None],
           'Lines': ['111:C', '111:C', '111:C', '137:C', '137:C', '137:C'],
           'Sensitivities': [['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset']]},
 'Rx_mac_pa': {'DefVars': [None],
               'Lines': ['147:C'],
               'Sensitivities': [['Rx_mac_pa']]},
 'Rx_mac_ra': {'DefVars': [None, None],
               'Lines': ['139:C', '139:C'],
               'Sensitivities': [['Rx_mac_ra', 'Rx_mac_rd'],
                                 ['Rx_mac_ra', 'Rx_mac_rd']]},
 'Rx_mac_rd': {'DefVars': [None, None],
               'Lines': ['139:C', '139:C'],
               'Sensitivities': [['Rx_mac_ra', 'Rx_mac_rd'],
                                 ['Rx_mac_ra', 'Rx_mac_rd']]},
 'Tx_mac_eop': {'DefVars': [None, None],
                'Lines': ['113:C', '113:C'],
                'Sensitivities': [['Tx_mac_eop', 'Tx_mac_wa'],
                                  ['Tx_mac_eop', 'Tx_mac_wa']]},
 'Tx_mac_wa': {'DefVars': [None, None, None, None, None],
               'Lines': ['113:C', '115:C', '113:C', '120:C', '120:C'],
               'Sensitivities': [['Tx_mac_eop', 'Tx_mac_wa'],
                                 ['Tx_mac_wa'],
                                 ['Tx_mac_eop', 'Tx_mac_wa'],
                                 ['Tx_mac_wa', 'CPU_init_end'],
                                 ['Tx_mac_wa', 'CPU_init_end']]},
 'data': {'DefVars': ['Tx_mac_data'],
          'Lines': ['128:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fe07b782390>]},
 'operation': {'DefVars': ['Tx_mac_wr',
                           'Tx_mac_sop',
                           'Tx_mac_eop',
                           'Tx_mac_BE'],
               'Lines': ['129:D', '130:D', '131:D', '132:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fe07b782550>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fe07b782710>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fe07b7828d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fe07b782a90>]}}
