# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_11.srcs/sources_1/new/port_dizi_ornek.vhd"
