-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity monte_sim_dev_pow_32_16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (31 downto 0);
    y_V : IN STD_LOGIC_VECTOR (18 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of monte_sim_dev_pow_32_16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_is_neg_1_reg_98_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_V_read_reg_449 : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter3_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter4_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter5_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter6_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter7_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter8_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter9_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter10_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter11_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter12_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter13_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter14_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter15_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter16_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter17_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter18_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter19_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter20_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter21_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter22_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter23_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter24_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter25_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter26_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter27_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter28_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter29_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter30_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter31_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal y_V_read_reg_449_pp0_iter32_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal x_V_read_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln63_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_461_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_reg_465_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_469_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ln_x_s_V_fu_233_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal ln_x_s_V_reg_474 : STD_LOGIC_VECTOR (55 downto 0);
    signal and_ln84_fu_253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_265_p2 : STD_LOGIC_VECTOR (73 downto 0);
    signal r_V_1_reg_494 : STD_LOGIC_VECTOR (73 downto 0);
    signal tmp_reg_501 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_4_reg_511_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_reg_515 : STD_LOGIC_VECTOR (41 downto 0);
    signal and_ln155_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln155_reg_520_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_exp_core_32_16_50_s_fu_161_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_r_V_reg_525 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_log_67_17_s_fu_144_ap_start : STD_LOGIC;
    signal grp_log_67_17_s_fu_144_ap_done : STD_LOGIC;
    signal grp_log_67_17_s_fu_144_ap_idle : STD_LOGIC;
    signal grp_log_67_17_s_fu_144_ap_ready : STD_LOGIC;
    signal grp_log_67_17_s_fu_144_x_V : STD_LOGIC_VECTOR (66 downto 0);
    signal grp_log_67_17_s_fu_144_ap_return : STD_LOGIC_VECTOR (66 downto 0);
    signal grp_log_67_17_s_fu_144_ap_ext_blocking_n : STD_LOGIC;
    signal grp_log_67_17_s_fu_144_ap_str_blocking_n : STD_LOGIC;
    signal grp_log_67_17_s_fu_144_ap_int_blocking_n : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_start : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_done : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_idle : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_ready : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_ext_blocking_n : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_str_blocking_n : STD_LOGIC;
    signal grp_exp_core_32_16_50_s_fu_161_ap_int_blocking_n : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_r_V_2_phi_fu_114_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_r_V_2_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_10_fu_438_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1499_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln174_fu_418_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_log_67_17_s_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op70_call_state2_state1 : BOOLEAN;
    signal grp_exp_core_32_16_50_s_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op140_call_state39_state38 : BOOLEAN;
    signal trunc_ln612_fu_174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1498_fu_184_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_7_fu_190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_e_1_V_fu_198_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal xs_V_1_fu_201_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Result_9_fu_207_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln178_fu_217_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln84_fu_237_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_57_fu_246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_265_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_fu_279_p1 : STD_LOGIC_VECTOR (87 downto 0);
    signal p_Result_s_fu_282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_295_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_4_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_2_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_3_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_5_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_2_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_1_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_3_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_1_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln155_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_432_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to53 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_265_p10 : STD_LOGIC_VECTOR (73 downto 0);
    signal ap_condition_632 : BOOLEAN;
    signal ap_condition_509 : BOOLEAN;
    signal ap_condition_845 : BOOLEAN;
    signal ap_condition_933 : BOOLEAN;

    component monte_sim_dev_log_67_17_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (66 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (66 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component monte_sim_dev_exp_core_32_16_50_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (41 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (55 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (73 downto 0) );
    end component;



begin
    grp_log_67_17_s_fu_144 : component monte_sim_dev_log_67_17_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_log_67_17_s_fu_144_ap_start,
        ap_done => grp_log_67_17_s_fu_144_ap_done,
        ap_idle => grp_log_67_17_s_fu_144_ap_idle,
        ap_ready => grp_log_67_17_s_fu_144_ap_ready,
        x_V => grp_log_67_17_s_fu_144_x_V,
        ap_return => grp_log_67_17_s_fu_144_ap_return,
        ap_ext_blocking_n => grp_log_67_17_s_fu_144_ap_ext_blocking_n,
        ap_str_blocking_n => grp_log_67_17_s_fu_144_ap_str_blocking_n,
        ap_int_blocking_n => grp_log_67_17_s_fu_144_ap_int_blocking_n);

    grp_exp_core_32_16_50_s_fu_161 : component monte_sim_dev_exp_core_32_16_50_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_core_32_16_50_s_fu_161_ap_start,
        ap_done => grp_exp_core_32_16_50_s_fu_161_ap_done,
        ap_idle => grp_exp_core_32_16_50_s_fu_161_ap_idle,
        ap_ready => grp_exp_core_32_16_50_s_fu_161_ap_ready,
        x_V => trunc_ln4_reg_515,
        ap_return => grp_exp_core_32_16_50_s_fu_161_ap_return,
        ap_ext_blocking_n => grp_exp_core_32_16_50_s_fu_161_ap_ext_blocking_n,
        ap_str_blocking_n => grp_exp_core_32_16_50_s_fu_161_ap_str_blocking_n,
        ap_int_blocking_n => grp_exp_core_32_16_50_s_fu_161_ap_int_blocking_n);

    monte_sim_dev_mul_56s_19ns_74_4_1_U31 : component monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 56,
        din1_WIDTH => 19,
        dout_WIDTH => 74)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ln_x_s_V_reg_474,
        din1 => grp_fu_265_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_265_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_core_32_16_50_s_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_core_32_16_50_s_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_predicate_op140_call_state39_state38 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter37 = ap_const_logic_1))) then 
                    grp_exp_core_32_16_50_s_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_core_32_16_50_s_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_exp_core_32_16_50_s_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_log_67_17_s_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_log_67_17_s_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_predicate_op70_call_state2_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_log_67_17_s_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_log_67_17_s_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_log_67_17_s_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1498_fu_184_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((p_Result_7_fu_190_p3 = ap_const_lv1_1) and (icmp_ln1498_fu_184_p2 = ap_const_lv1_0) and (icmp_ln63_fu_178_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_632)) then
                if (((p_Result_7_reg_469 = ap_const_lv1_0) and (icmp_ln1498_reg_465 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_509)) then 
                    ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98 <= and_ln84_fu_253_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter38_r_V_2_reg_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter37 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_845)) then 
                    ap_phi_reg_pp0_iter38_r_V_2_reg_110 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter38_r_V_2_reg_110 <= ap_phi_reg_pp0_iter37_r_V_2_reg_110;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter53 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_933)) then 
                    ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121 <= ap_const_lv32_80000000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_Result_7_reg_469_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0)) or ((icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter36_reg = ap_const_lv1_1))))) then
                and_ln155_reg_520 <= and_ln155_fu_412_p2;
                or_ln135_4_reg_511 <= or_ln135_4_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln155_reg_520_pp0_iter38_reg <= and_ln155_reg_520;
                and_ln155_reg_520_pp0_iter39_reg <= and_ln155_reg_520_pp0_iter38_reg;
                and_ln155_reg_520_pp0_iter40_reg <= and_ln155_reg_520_pp0_iter39_reg;
                and_ln155_reg_520_pp0_iter41_reg <= and_ln155_reg_520_pp0_iter40_reg;
                and_ln155_reg_520_pp0_iter42_reg <= and_ln155_reg_520_pp0_iter41_reg;
                and_ln155_reg_520_pp0_iter43_reg <= and_ln155_reg_520_pp0_iter42_reg;
                and_ln155_reg_520_pp0_iter44_reg <= and_ln155_reg_520_pp0_iter43_reg;
                and_ln155_reg_520_pp0_iter45_reg <= and_ln155_reg_520_pp0_iter44_reg;
                and_ln155_reg_520_pp0_iter46_reg <= and_ln155_reg_520_pp0_iter45_reg;
                and_ln155_reg_520_pp0_iter47_reg <= and_ln155_reg_520_pp0_iter46_reg;
                and_ln155_reg_520_pp0_iter48_reg <= and_ln155_reg_520_pp0_iter47_reg;
                and_ln155_reg_520_pp0_iter49_reg <= and_ln155_reg_520_pp0_iter48_reg;
                and_ln155_reg_520_pp0_iter50_reg <= and_ln155_reg_520_pp0_iter49_reg;
                and_ln155_reg_520_pp0_iter51_reg <= and_ln155_reg_520_pp0_iter50_reg;
                and_ln155_reg_520_pp0_iter52_reg <= and_ln155_reg_520_pp0_iter51_reg;
                and_ln155_reg_520_pp0_iter53_reg <= and_ln155_reg_520_pp0_iter52_reg;
                icmp_ln1498_reg_465_pp0_iter10_reg <= icmp_ln1498_reg_465_pp0_iter9_reg;
                icmp_ln1498_reg_465_pp0_iter11_reg <= icmp_ln1498_reg_465_pp0_iter10_reg;
                icmp_ln1498_reg_465_pp0_iter12_reg <= icmp_ln1498_reg_465_pp0_iter11_reg;
                icmp_ln1498_reg_465_pp0_iter13_reg <= icmp_ln1498_reg_465_pp0_iter12_reg;
                icmp_ln1498_reg_465_pp0_iter14_reg <= icmp_ln1498_reg_465_pp0_iter13_reg;
                icmp_ln1498_reg_465_pp0_iter15_reg <= icmp_ln1498_reg_465_pp0_iter14_reg;
                icmp_ln1498_reg_465_pp0_iter16_reg <= icmp_ln1498_reg_465_pp0_iter15_reg;
                icmp_ln1498_reg_465_pp0_iter17_reg <= icmp_ln1498_reg_465_pp0_iter16_reg;
                icmp_ln1498_reg_465_pp0_iter18_reg <= icmp_ln1498_reg_465_pp0_iter17_reg;
                icmp_ln1498_reg_465_pp0_iter19_reg <= icmp_ln1498_reg_465_pp0_iter18_reg;
                icmp_ln1498_reg_465_pp0_iter20_reg <= icmp_ln1498_reg_465_pp0_iter19_reg;
                icmp_ln1498_reg_465_pp0_iter21_reg <= icmp_ln1498_reg_465_pp0_iter20_reg;
                icmp_ln1498_reg_465_pp0_iter22_reg <= icmp_ln1498_reg_465_pp0_iter21_reg;
                icmp_ln1498_reg_465_pp0_iter23_reg <= icmp_ln1498_reg_465_pp0_iter22_reg;
                icmp_ln1498_reg_465_pp0_iter24_reg <= icmp_ln1498_reg_465_pp0_iter23_reg;
                icmp_ln1498_reg_465_pp0_iter25_reg <= icmp_ln1498_reg_465_pp0_iter24_reg;
                icmp_ln1498_reg_465_pp0_iter26_reg <= icmp_ln1498_reg_465_pp0_iter25_reg;
                icmp_ln1498_reg_465_pp0_iter27_reg <= icmp_ln1498_reg_465_pp0_iter26_reg;
                icmp_ln1498_reg_465_pp0_iter28_reg <= icmp_ln1498_reg_465_pp0_iter27_reg;
                icmp_ln1498_reg_465_pp0_iter29_reg <= icmp_ln1498_reg_465_pp0_iter28_reg;
                icmp_ln1498_reg_465_pp0_iter2_reg <= icmp_ln1498_reg_465_pp0_iter1_reg;
                icmp_ln1498_reg_465_pp0_iter30_reg <= icmp_ln1498_reg_465_pp0_iter29_reg;
                icmp_ln1498_reg_465_pp0_iter31_reg <= icmp_ln1498_reg_465_pp0_iter30_reg;
                icmp_ln1498_reg_465_pp0_iter32_reg <= icmp_ln1498_reg_465_pp0_iter31_reg;
                icmp_ln1498_reg_465_pp0_iter33_reg <= icmp_ln1498_reg_465_pp0_iter32_reg;
                icmp_ln1498_reg_465_pp0_iter34_reg <= icmp_ln1498_reg_465_pp0_iter33_reg;
                icmp_ln1498_reg_465_pp0_iter35_reg <= icmp_ln1498_reg_465_pp0_iter34_reg;
                icmp_ln1498_reg_465_pp0_iter36_reg <= icmp_ln1498_reg_465_pp0_iter35_reg;
                icmp_ln1498_reg_465_pp0_iter37_reg <= icmp_ln1498_reg_465_pp0_iter36_reg;
                icmp_ln1498_reg_465_pp0_iter38_reg <= icmp_ln1498_reg_465_pp0_iter37_reg;
                icmp_ln1498_reg_465_pp0_iter39_reg <= icmp_ln1498_reg_465_pp0_iter38_reg;
                icmp_ln1498_reg_465_pp0_iter3_reg <= icmp_ln1498_reg_465_pp0_iter2_reg;
                icmp_ln1498_reg_465_pp0_iter40_reg <= icmp_ln1498_reg_465_pp0_iter39_reg;
                icmp_ln1498_reg_465_pp0_iter41_reg <= icmp_ln1498_reg_465_pp0_iter40_reg;
                icmp_ln1498_reg_465_pp0_iter42_reg <= icmp_ln1498_reg_465_pp0_iter41_reg;
                icmp_ln1498_reg_465_pp0_iter43_reg <= icmp_ln1498_reg_465_pp0_iter42_reg;
                icmp_ln1498_reg_465_pp0_iter44_reg <= icmp_ln1498_reg_465_pp0_iter43_reg;
                icmp_ln1498_reg_465_pp0_iter45_reg <= icmp_ln1498_reg_465_pp0_iter44_reg;
                icmp_ln1498_reg_465_pp0_iter46_reg <= icmp_ln1498_reg_465_pp0_iter45_reg;
                icmp_ln1498_reg_465_pp0_iter47_reg <= icmp_ln1498_reg_465_pp0_iter46_reg;
                icmp_ln1498_reg_465_pp0_iter48_reg <= icmp_ln1498_reg_465_pp0_iter47_reg;
                icmp_ln1498_reg_465_pp0_iter49_reg <= icmp_ln1498_reg_465_pp0_iter48_reg;
                icmp_ln1498_reg_465_pp0_iter4_reg <= icmp_ln1498_reg_465_pp0_iter3_reg;
                icmp_ln1498_reg_465_pp0_iter50_reg <= icmp_ln1498_reg_465_pp0_iter49_reg;
                icmp_ln1498_reg_465_pp0_iter51_reg <= icmp_ln1498_reg_465_pp0_iter50_reg;
                icmp_ln1498_reg_465_pp0_iter52_reg <= icmp_ln1498_reg_465_pp0_iter51_reg;
                icmp_ln1498_reg_465_pp0_iter53_reg <= icmp_ln1498_reg_465_pp0_iter52_reg;
                icmp_ln1498_reg_465_pp0_iter5_reg <= icmp_ln1498_reg_465_pp0_iter4_reg;
                icmp_ln1498_reg_465_pp0_iter6_reg <= icmp_ln1498_reg_465_pp0_iter5_reg;
                icmp_ln1498_reg_465_pp0_iter7_reg <= icmp_ln1498_reg_465_pp0_iter6_reg;
                icmp_ln1498_reg_465_pp0_iter8_reg <= icmp_ln1498_reg_465_pp0_iter7_reg;
                icmp_ln1498_reg_465_pp0_iter9_reg <= icmp_ln1498_reg_465_pp0_iter8_reg;
                icmp_ln63_reg_461_pp0_iter10_reg <= icmp_ln63_reg_461_pp0_iter9_reg;
                icmp_ln63_reg_461_pp0_iter11_reg <= icmp_ln63_reg_461_pp0_iter10_reg;
                icmp_ln63_reg_461_pp0_iter12_reg <= icmp_ln63_reg_461_pp0_iter11_reg;
                icmp_ln63_reg_461_pp0_iter13_reg <= icmp_ln63_reg_461_pp0_iter12_reg;
                icmp_ln63_reg_461_pp0_iter14_reg <= icmp_ln63_reg_461_pp0_iter13_reg;
                icmp_ln63_reg_461_pp0_iter15_reg <= icmp_ln63_reg_461_pp0_iter14_reg;
                icmp_ln63_reg_461_pp0_iter16_reg <= icmp_ln63_reg_461_pp0_iter15_reg;
                icmp_ln63_reg_461_pp0_iter17_reg <= icmp_ln63_reg_461_pp0_iter16_reg;
                icmp_ln63_reg_461_pp0_iter18_reg <= icmp_ln63_reg_461_pp0_iter17_reg;
                icmp_ln63_reg_461_pp0_iter19_reg <= icmp_ln63_reg_461_pp0_iter18_reg;
                icmp_ln63_reg_461_pp0_iter20_reg <= icmp_ln63_reg_461_pp0_iter19_reg;
                icmp_ln63_reg_461_pp0_iter21_reg <= icmp_ln63_reg_461_pp0_iter20_reg;
                icmp_ln63_reg_461_pp0_iter22_reg <= icmp_ln63_reg_461_pp0_iter21_reg;
                icmp_ln63_reg_461_pp0_iter23_reg <= icmp_ln63_reg_461_pp0_iter22_reg;
                icmp_ln63_reg_461_pp0_iter24_reg <= icmp_ln63_reg_461_pp0_iter23_reg;
                icmp_ln63_reg_461_pp0_iter25_reg <= icmp_ln63_reg_461_pp0_iter24_reg;
                icmp_ln63_reg_461_pp0_iter26_reg <= icmp_ln63_reg_461_pp0_iter25_reg;
                icmp_ln63_reg_461_pp0_iter27_reg <= icmp_ln63_reg_461_pp0_iter26_reg;
                icmp_ln63_reg_461_pp0_iter28_reg <= icmp_ln63_reg_461_pp0_iter27_reg;
                icmp_ln63_reg_461_pp0_iter29_reg <= icmp_ln63_reg_461_pp0_iter28_reg;
                icmp_ln63_reg_461_pp0_iter2_reg <= icmp_ln63_reg_461_pp0_iter1_reg;
                icmp_ln63_reg_461_pp0_iter30_reg <= icmp_ln63_reg_461_pp0_iter29_reg;
                icmp_ln63_reg_461_pp0_iter31_reg <= icmp_ln63_reg_461_pp0_iter30_reg;
                icmp_ln63_reg_461_pp0_iter32_reg <= icmp_ln63_reg_461_pp0_iter31_reg;
                icmp_ln63_reg_461_pp0_iter33_reg <= icmp_ln63_reg_461_pp0_iter32_reg;
                icmp_ln63_reg_461_pp0_iter34_reg <= icmp_ln63_reg_461_pp0_iter33_reg;
                icmp_ln63_reg_461_pp0_iter35_reg <= icmp_ln63_reg_461_pp0_iter34_reg;
                icmp_ln63_reg_461_pp0_iter36_reg <= icmp_ln63_reg_461_pp0_iter35_reg;
                icmp_ln63_reg_461_pp0_iter37_reg <= icmp_ln63_reg_461_pp0_iter36_reg;
                icmp_ln63_reg_461_pp0_iter38_reg <= icmp_ln63_reg_461_pp0_iter37_reg;
                icmp_ln63_reg_461_pp0_iter39_reg <= icmp_ln63_reg_461_pp0_iter38_reg;
                icmp_ln63_reg_461_pp0_iter3_reg <= icmp_ln63_reg_461_pp0_iter2_reg;
                icmp_ln63_reg_461_pp0_iter40_reg <= icmp_ln63_reg_461_pp0_iter39_reg;
                icmp_ln63_reg_461_pp0_iter41_reg <= icmp_ln63_reg_461_pp0_iter40_reg;
                icmp_ln63_reg_461_pp0_iter42_reg <= icmp_ln63_reg_461_pp0_iter41_reg;
                icmp_ln63_reg_461_pp0_iter43_reg <= icmp_ln63_reg_461_pp0_iter42_reg;
                icmp_ln63_reg_461_pp0_iter44_reg <= icmp_ln63_reg_461_pp0_iter43_reg;
                icmp_ln63_reg_461_pp0_iter45_reg <= icmp_ln63_reg_461_pp0_iter44_reg;
                icmp_ln63_reg_461_pp0_iter46_reg <= icmp_ln63_reg_461_pp0_iter45_reg;
                icmp_ln63_reg_461_pp0_iter47_reg <= icmp_ln63_reg_461_pp0_iter46_reg;
                icmp_ln63_reg_461_pp0_iter48_reg <= icmp_ln63_reg_461_pp0_iter47_reg;
                icmp_ln63_reg_461_pp0_iter49_reg <= icmp_ln63_reg_461_pp0_iter48_reg;
                icmp_ln63_reg_461_pp0_iter4_reg <= icmp_ln63_reg_461_pp0_iter3_reg;
                icmp_ln63_reg_461_pp0_iter50_reg <= icmp_ln63_reg_461_pp0_iter49_reg;
                icmp_ln63_reg_461_pp0_iter51_reg <= icmp_ln63_reg_461_pp0_iter50_reg;
                icmp_ln63_reg_461_pp0_iter52_reg <= icmp_ln63_reg_461_pp0_iter51_reg;
                icmp_ln63_reg_461_pp0_iter53_reg <= icmp_ln63_reg_461_pp0_iter52_reg;
                icmp_ln63_reg_461_pp0_iter5_reg <= icmp_ln63_reg_461_pp0_iter4_reg;
                icmp_ln63_reg_461_pp0_iter6_reg <= icmp_ln63_reg_461_pp0_iter5_reg;
                icmp_ln63_reg_461_pp0_iter7_reg <= icmp_ln63_reg_461_pp0_iter6_reg;
                icmp_ln63_reg_461_pp0_iter8_reg <= icmp_ln63_reg_461_pp0_iter7_reg;
                icmp_ln63_reg_461_pp0_iter9_reg <= icmp_ln63_reg_461_pp0_iter8_reg;
                or_ln135_4_reg_511_pp0_iter38_reg <= or_ln135_4_reg_511;
                or_ln135_4_reg_511_pp0_iter39_reg <= or_ln135_4_reg_511_pp0_iter38_reg;
                or_ln135_4_reg_511_pp0_iter40_reg <= or_ln135_4_reg_511_pp0_iter39_reg;
                or_ln135_4_reg_511_pp0_iter41_reg <= or_ln135_4_reg_511_pp0_iter40_reg;
                or_ln135_4_reg_511_pp0_iter42_reg <= or_ln135_4_reg_511_pp0_iter41_reg;
                or_ln135_4_reg_511_pp0_iter43_reg <= or_ln135_4_reg_511_pp0_iter42_reg;
                or_ln135_4_reg_511_pp0_iter44_reg <= or_ln135_4_reg_511_pp0_iter43_reg;
                or_ln135_4_reg_511_pp0_iter45_reg <= or_ln135_4_reg_511_pp0_iter44_reg;
                or_ln135_4_reg_511_pp0_iter46_reg <= or_ln135_4_reg_511_pp0_iter45_reg;
                or_ln135_4_reg_511_pp0_iter47_reg <= or_ln135_4_reg_511_pp0_iter46_reg;
                or_ln135_4_reg_511_pp0_iter48_reg <= or_ln135_4_reg_511_pp0_iter47_reg;
                or_ln135_4_reg_511_pp0_iter49_reg <= or_ln135_4_reg_511_pp0_iter48_reg;
                or_ln135_4_reg_511_pp0_iter50_reg <= or_ln135_4_reg_511_pp0_iter49_reg;
                or_ln135_4_reg_511_pp0_iter51_reg <= or_ln135_4_reg_511_pp0_iter50_reg;
                or_ln135_4_reg_511_pp0_iter52_reg <= or_ln135_4_reg_511_pp0_iter51_reg;
                or_ln135_4_reg_511_pp0_iter53_reg <= or_ln135_4_reg_511_pp0_iter52_reg;
                p_Result_7_reg_469_pp0_iter10_reg <= p_Result_7_reg_469_pp0_iter9_reg;
                p_Result_7_reg_469_pp0_iter11_reg <= p_Result_7_reg_469_pp0_iter10_reg;
                p_Result_7_reg_469_pp0_iter12_reg <= p_Result_7_reg_469_pp0_iter11_reg;
                p_Result_7_reg_469_pp0_iter13_reg <= p_Result_7_reg_469_pp0_iter12_reg;
                p_Result_7_reg_469_pp0_iter14_reg <= p_Result_7_reg_469_pp0_iter13_reg;
                p_Result_7_reg_469_pp0_iter15_reg <= p_Result_7_reg_469_pp0_iter14_reg;
                p_Result_7_reg_469_pp0_iter16_reg <= p_Result_7_reg_469_pp0_iter15_reg;
                p_Result_7_reg_469_pp0_iter17_reg <= p_Result_7_reg_469_pp0_iter16_reg;
                p_Result_7_reg_469_pp0_iter18_reg <= p_Result_7_reg_469_pp0_iter17_reg;
                p_Result_7_reg_469_pp0_iter19_reg <= p_Result_7_reg_469_pp0_iter18_reg;
                p_Result_7_reg_469_pp0_iter20_reg <= p_Result_7_reg_469_pp0_iter19_reg;
                p_Result_7_reg_469_pp0_iter21_reg <= p_Result_7_reg_469_pp0_iter20_reg;
                p_Result_7_reg_469_pp0_iter22_reg <= p_Result_7_reg_469_pp0_iter21_reg;
                p_Result_7_reg_469_pp0_iter23_reg <= p_Result_7_reg_469_pp0_iter22_reg;
                p_Result_7_reg_469_pp0_iter24_reg <= p_Result_7_reg_469_pp0_iter23_reg;
                p_Result_7_reg_469_pp0_iter25_reg <= p_Result_7_reg_469_pp0_iter24_reg;
                p_Result_7_reg_469_pp0_iter26_reg <= p_Result_7_reg_469_pp0_iter25_reg;
                p_Result_7_reg_469_pp0_iter27_reg <= p_Result_7_reg_469_pp0_iter26_reg;
                p_Result_7_reg_469_pp0_iter28_reg <= p_Result_7_reg_469_pp0_iter27_reg;
                p_Result_7_reg_469_pp0_iter29_reg <= p_Result_7_reg_469_pp0_iter28_reg;
                p_Result_7_reg_469_pp0_iter2_reg <= p_Result_7_reg_469_pp0_iter1_reg;
                p_Result_7_reg_469_pp0_iter30_reg <= p_Result_7_reg_469_pp0_iter29_reg;
                p_Result_7_reg_469_pp0_iter31_reg <= p_Result_7_reg_469_pp0_iter30_reg;
                p_Result_7_reg_469_pp0_iter32_reg <= p_Result_7_reg_469_pp0_iter31_reg;
                p_Result_7_reg_469_pp0_iter33_reg <= p_Result_7_reg_469_pp0_iter32_reg;
                p_Result_7_reg_469_pp0_iter34_reg <= p_Result_7_reg_469_pp0_iter33_reg;
                p_Result_7_reg_469_pp0_iter35_reg <= p_Result_7_reg_469_pp0_iter34_reg;
                p_Result_7_reg_469_pp0_iter36_reg <= p_Result_7_reg_469_pp0_iter35_reg;
                p_Result_7_reg_469_pp0_iter37_reg <= p_Result_7_reg_469_pp0_iter36_reg;
                p_Result_7_reg_469_pp0_iter38_reg <= p_Result_7_reg_469_pp0_iter37_reg;
                p_Result_7_reg_469_pp0_iter39_reg <= p_Result_7_reg_469_pp0_iter38_reg;
                p_Result_7_reg_469_pp0_iter3_reg <= p_Result_7_reg_469_pp0_iter2_reg;
                p_Result_7_reg_469_pp0_iter40_reg <= p_Result_7_reg_469_pp0_iter39_reg;
                p_Result_7_reg_469_pp0_iter41_reg <= p_Result_7_reg_469_pp0_iter40_reg;
                p_Result_7_reg_469_pp0_iter42_reg <= p_Result_7_reg_469_pp0_iter41_reg;
                p_Result_7_reg_469_pp0_iter43_reg <= p_Result_7_reg_469_pp0_iter42_reg;
                p_Result_7_reg_469_pp0_iter44_reg <= p_Result_7_reg_469_pp0_iter43_reg;
                p_Result_7_reg_469_pp0_iter45_reg <= p_Result_7_reg_469_pp0_iter44_reg;
                p_Result_7_reg_469_pp0_iter46_reg <= p_Result_7_reg_469_pp0_iter45_reg;
                p_Result_7_reg_469_pp0_iter47_reg <= p_Result_7_reg_469_pp0_iter46_reg;
                p_Result_7_reg_469_pp0_iter48_reg <= p_Result_7_reg_469_pp0_iter47_reg;
                p_Result_7_reg_469_pp0_iter49_reg <= p_Result_7_reg_469_pp0_iter48_reg;
                p_Result_7_reg_469_pp0_iter4_reg <= p_Result_7_reg_469_pp0_iter3_reg;
                p_Result_7_reg_469_pp0_iter50_reg <= p_Result_7_reg_469_pp0_iter49_reg;
                p_Result_7_reg_469_pp0_iter51_reg <= p_Result_7_reg_469_pp0_iter50_reg;
                p_Result_7_reg_469_pp0_iter52_reg <= p_Result_7_reg_469_pp0_iter51_reg;
                p_Result_7_reg_469_pp0_iter53_reg <= p_Result_7_reg_469_pp0_iter52_reg;
                p_Result_7_reg_469_pp0_iter5_reg <= p_Result_7_reg_469_pp0_iter4_reg;
                p_Result_7_reg_469_pp0_iter6_reg <= p_Result_7_reg_469_pp0_iter5_reg;
                p_Result_7_reg_469_pp0_iter7_reg <= p_Result_7_reg_469_pp0_iter6_reg;
                p_Result_7_reg_469_pp0_iter8_reg <= p_Result_7_reg_469_pp0_iter7_reg;
                p_Result_7_reg_469_pp0_iter9_reg <= p_Result_7_reg_469_pp0_iter8_reg;
                r_is_neg_1_reg_98_pp0_iter35_reg <= r_is_neg_1_reg_98;
                r_is_neg_1_reg_98_pp0_iter36_reg <= r_is_neg_1_reg_98_pp0_iter35_reg;
                r_is_neg_1_reg_98_pp0_iter37_reg <= r_is_neg_1_reg_98_pp0_iter36_reg;
                r_is_neg_1_reg_98_pp0_iter38_reg <= r_is_neg_1_reg_98_pp0_iter37_reg;
                r_is_neg_1_reg_98_pp0_iter39_reg <= r_is_neg_1_reg_98_pp0_iter38_reg;
                r_is_neg_1_reg_98_pp0_iter40_reg <= r_is_neg_1_reg_98_pp0_iter39_reg;
                r_is_neg_1_reg_98_pp0_iter41_reg <= r_is_neg_1_reg_98_pp0_iter40_reg;
                r_is_neg_1_reg_98_pp0_iter42_reg <= r_is_neg_1_reg_98_pp0_iter41_reg;
                r_is_neg_1_reg_98_pp0_iter43_reg <= r_is_neg_1_reg_98_pp0_iter42_reg;
                r_is_neg_1_reg_98_pp0_iter44_reg <= r_is_neg_1_reg_98_pp0_iter43_reg;
                r_is_neg_1_reg_98_pp0_iter45_reg <= r_is_neg_1_reg_98_pp0_iter44_reg;
                r_is_neg_1_reg_98_pp0_iter46_reg <= r_is_neg_1_reg_98_pp0_iter45_reg;
                r_is_neg_1_reg_98_pp0_iter47_reg <= r_is_neg_1_reg_98_pp0_iter46_reg;
                r_is_neg_1_reg_98_pp0_iter48_reg <= r_is_neg_1_reg_98_pp0_iter47_reg;
                r_is_neg_1_reg_98_pp0_iter49_reg <= r_is_neg_1_reg_98_pp0_iter48_reg;
                r_is_neg_1_reg_98_pp0_iter50_reg <= r_is_neg_1_reg_98_pp0_iter49_reg;
                r_is_neg_1_reg_98_pp0_iter51_reg <= r_is_neg_1_reg_98_pp0_iter50_reg;
                r_is_neg_1_reg_98_pp0_iter52_reg <= r_is_neg_1_reg_98_pp0_iter51_reg;
                r_is_neg_1_reg_98_pp0_iter53_reg <= r_is_neg_1_reg_98_pp0_iter52_reg;
                y_V_read_reg_449_pp0_iter10_reg <= y_V_read_reg_449_pp0_iter9_reg;
                y_V_read_reg_449_pp0_iter11_reg <= y_V_read_reg_449_pp0_iter10_reg;
                y_V_read_reg_449_pp0_iter12_reg <= y_V_read_reg_449_pp0_iter11_reg;
                y_V_read_reg_449_pp0_iter13_reg <= y_V_read_reg_449_pp0_iter12_reg;
                y_V_read_reg_449_pp0_iter14_reg <= y_V_read_reg_449_pp0_iter13_reg;
                y_V_read_reg_449_pp0_iter15_reg <= y_V_read_reg_449_pp0_iter14_reg;
                y_V_read_reg_449_pp0_iter16_reg <= y_V_read_reg_449_pp0_iter15_reg;
                y_V_read_reg_449_pp0_iter17_reg <= y_V_read_reg_449_pp0_iter16_reg;
                y_V_read_reg_449_pp0_iter18_reg <= y_V_read_reg_449_pp0_iter17_reg;
                y_V_read_reg_449_pp0_iter19_reg <= y_V_read_reg_449_pp0_iter18_reg;
                y_V_read_reg_449_pp0_iter20_reg <= y_V_read_reg_449_pp0_iter19_reg;
                y_V_read_reg_449_pp0_iter21_reg <= y_V_read_reg_449_pp0_iter20_reg;
                y_V_read_reg_449_pp0_iter22_reg <= y_V_read_reg_449_pp0_iter21_reg;
                y_V_read_reg_449_pp0_iter23_reg <= y_V_read_reg_449_pp0_iter22_reg;
                y_V_read_reg_449_pp0_iter24_reg <= y_V_read_reg_449_pp0_iter23_reg;
                y_V_read_reg_449_pp0_iter25_reg <= y_V_read_reg_449_pp0_iter24_reg;
                y_V_read_reg_449_pp0_iter26_reg <= y_V_read_reg_449_pp0_iter25_reg;
                y_V_read_reg_449_pp0_iter27_reg <= y_V_read_reg_449_pp0_iter26_reg;
                y_V_read_reg_449_pp0_iter28_reg <= y_V_read_reg_449_pp0_iter27_reg;
                y_V_read_reg_449_pp0_iter29_reg <= y_V_read_reg_449_pp0_iter28_reg;
                y_V_read_reg_449_pp0_iter2_reg <= y_V_read_reg_449_pp0_iter1_reg;
                y_V_read_reg_449_pp0_iter30_reg <= y_V_read_reg_449_pp0_iter29_reg;
                y_V_read_reg_449_pp0_iter31_reg <= y_V_read_reg_449_pp0_iter30_reg;
                y_V_read_reg_449_pp0_iter32_reg <= y_V_read_reg_449_pp0_iter31_reg;
                y_V_read_reg_449_pp0_iter3_reg <= y_V_read_reg_449_pp0_iter2_reg;
                y_V_read_reg_449_pp0_iter4_reg <= y_V_read_reg_449_pp0_iter3_reg;
                y_V_read_reg_449_pp0_iter5_reg <= y_V_read_reg_449_pp0_iter4_reg;
                y_V_read_reg_449_pp0_iter6_reg <= y_V_read_reg_449_pp0_iter5_reg;
                y_V_read_reg_449_pp0_iter7_reg <= y_V_read_reg_449_pp0_iter6_reg;
                y_V_read_reg_449_pp0_iter8_reg <= y_V_read_reg_449_pp0_iter7_reg;
                y_V_read_reg_449_pp0_iter9_reg <= y_V_read_reg_449_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter10_r_V_2_reg_110 <= ap_phi_reg_pp0_iter9_r_V_2_reg_110;
                ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter11_r_V_2_reg_110 <= ap_phi_reg_pp0_iter10_r_V_2_reg_110;
                ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter12_r_V_2_reg_110 <= ap_phi_reg_pp0_iter11_r_V_2_reg_110;
                ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter13_r_V_2_reg_110 <= ap_phi_reg_pp0_iter12_r_V_2_reg_110;
                ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter14_r_V_2_reg_110 <= ap_phi_reg_pp0_iter13_r_V_2_reg_110;
                ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter15_r_V_2_reg_110 <= ap_phi_reg_pp0_iter14_r_V_2_reg_110;
                ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter16_r_V_2_reg_110 <= ap_phi_reg_pp0_iter15_r_V_2_reg_110;
                ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter17_r_V_2_reg_110 <= ap_phi_reg_pp0_iter16_r_V_2_reg_110;
                ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter18_r_V_2_reg_110 <= ap_phi_reg_pp0_iter17_r_V_2_reg_110;
                ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter19_r_V_2_reg_110 <= ap_phi_reg_pp0_iter18_r_V_2_reg_110;
                ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_r_V_2_reg_110 <= ap_phi_reg_pp0_iter0_r_V_2_reg_110;
                ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter20_r_V_2_reg_110 <= ap_phi_reg_pp0_iter19_r_V_2_reg_110;
                ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter21_r_V_2_reg_110 <= ap_phi_reg_pp0_iter20_r_V_2_reg_110;
                ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter22_r_V_2_reg_110 <= ap_phi_reg_pp0_iter21_r_V_2_reg_110;
                ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter23_r_V_2_reg_110 <= ap_phi_reg_pp0_iter22_r_V_2_reg_110;
                ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter24_r_V_2_reg_110 <= ap_phi_reg_pp0_iter23_r_V_2_reg_110;
                ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter24 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter25_r_V_2_reg_110 <= ap_phi_reg_pp0_iter24_r_V_2_reg_110;
                ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter26_r_V_2_reg_110 <= ap_phi_reg_pp0_iter25_r_V_2_reg_110;
                ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter27_r_V_2_reg_110 <= ap_phi_reg_pp0_iter26_r_V_2_reg_110;
                ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter28_r_V_2_reg_110 <= ap_phi_reg_pp0_iter27_r_V_2_reg_110;
                ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter29_r_V_2_reg_110 <= ap_phi_reg_pp0_iter28_r_V_2_reg_110;
                ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter2_r_V_2_reg_110 <= ap_phi_reg_pp0_iter1_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter30_r_V_2_reg_110 <= ap_phi_reg_pp0_iter29_r_V_2_reg_110;
                ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter31_r_V_2_reg_110 <= ap_phi_reg_pp0_iter30_r_V_2_reg_110;
                ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter32_r_V_2_reg_110 <= ap_phi_reg_pp0_iter31_r_V_2_reg_110;
                ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter32 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter33_r_V_2_reg_110 <= ap_phi_reg_pp0_iter32_r_V_2_reg_110;
                ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter34_r_V_2_reg_110 <= ap_phi_reg_pp0_iter33_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter34 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter35_r_V_2_reg_110 <= ap_phi_reg_pp0_iter34_r_V_2_reg_110;
                r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter35 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter36_r_V_2_reg_110 <= ap_phi_reg_pp0_iter35_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter37_r_V_2_reg_110 <= ap_phi_reg_pp0_iter36_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter37 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter39_r_V_2_reg_110 <= ap_phi_reg_pp0_iter38_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter3_r_V_2_reg_110 <= ap_phi_reg_pp0_iter2_r_V_2_reg_110;
                ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter40_r_V_2_reg_110 <= ap_phi_reg_pp0_iter39_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter41_r_V_2_reg_110 <= ap_phi_reg_pp0_iter40_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter42_r_V_2_reg_110 <= ap_phi_reg_pp0_iter41_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter42 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter43_r_V_2_reg_110 <= ap_phi_reg_pp0_iter42_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter43 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter44_r_V_2_reg_110 <= ap_phi_reg_pp0_iter43_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter45_r_V_2_reg_110 <= ap_phi_reg_pp0_iter44_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter46_r_V_2_reg_110 <= ap_phi_reg_pp0_iter45_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter46 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter47_r_V_2_reg_110 <= ap_phi_reg_pp0_iter46_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter47 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter48_r_V_2_reg_110 <= ap_phi_reg_pp0_iter47_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter48 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter49_r_V_2_reg_110 <= ap_phi_reg_pp0_iter48_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter4_r_V_2_reg_110 <= ap_phi_reg_pp0_iter3_r_V_2_reg_110;
                ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter49 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter50_r_V_2_reg_110 <= ap_phi_reg_pp0_iter49_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter50 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter51_r_V_2_reg_110 <= ap_phi_reg_pp0_iter50_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter51 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter52_r_V_2_reg_110 <= ap_phi_reg_pp0_iter51_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter52 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter53_r_V_2_reg_110 <= ap_phi_reg_pp0_iter52_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter53 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter54_r_V_2_reg_110 <= ap_phi_reg_pp0_iter53_r_V_2_reg_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter5_r_V_2_reg_110 <= ap_phi_reg_pp0_iter4_r_V_2_reg_110;
                ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter6_r_V_2_reg_110 <= ap_phi_reg_pp0_iter5_r_V_2_reg_110;
                ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter7_r_V_2_reg_110 <= ap_phi_reg_pp0_iter6_r_V_2_reg_110;
                ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter8_r_V_2_reg_110 <= ap_phi_reg_pp0_iter7_r_V_2_reg_110;
                ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121;
                ap_phi_reg_pp0_iter9_r_V_2_reg_110 <= ap_phi_reg_pp0_iter8_r_V_2_reg_110;
                ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((or_ln135_4_reg_511_pp0_iter52_reg = ap_const_lv1_0) and (p_Result_7_reg_469_pp0_iter52_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter52_reg = ap_const_lv1_0)) or ((or_ln135_4_reg_511_pp0_iter52_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter52_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter52_reg = ap_const_lv1_1))))) then
                exp_r_V_reg_525 <= grp_exp_core_32_16_50_s_fu_161_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1498_reg_465 <= icmp_ln1498_fu_184_p2;
                icmp_ln1498_reg_465_pp0_iter1_reg <= icmp_ln1498_reg_465;
                icmp_ln63_reg_461 <= icmp_ln63_fu_178_p2;
                icmp_ln63_reg_461_pp0_iter1_reg <= icmp_ln63_reg_461;
                p_Result_7_reg_469_pp0_iter1_reg <= p_Result_7_reg_469;
                x_V_read_reg_456 <= x_V;
                y_V_read_reg_449 <= y_V;
                y_V_read_reg_449_pp0_iter1_reg <= y_V_read_reg_449;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_Result_7_reg_469_pp0_iter31_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter31_reg = ap_const_lv1_0)) or ((icmp_ln1498_reg_465_pp0_iter31_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter31_reg = ap_const_lv1_1))))) then
                ln_x_s_V_reg_474 <= ln_x_s_V_fu_233_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1498_fu_184_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Result_7_reg_469 <= p_Result_7_fu_190_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((p_Result_7_reg_469_pp0_iter35_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter35_reg = ap_const_lv1_0)) or ((icmp_ln1498_reg_465_pp0_iter35_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter35_reg = ap_const_lv1_1))))) then
                r_V_1_reg_494 <= grp_fu_265_p2;
                tmp_reg_501 <= grp_fu_265_p2(73 downto 73);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((or_ln135_4_fu_384_p2 = ap_const_lv1_0) and (p_Result_7_reg_469_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0)) or ((or_ln135_4_fu_384_p2 = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter36_reg = ap_const_lv1_1))))) then
                trunc_ln4_reg_515 <= r_V_1_reg_494(73 downto 32);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln155_fu_412_p2 <= (xor_ln155_fu_406_p2 and or_ln135_4_fu_384_p2);
    and_ln84_fu_253_p2 <= (tmp_57_fu_246_p3 and icmp_ln84_fu_240_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_509_assign_proc : process(icmp_ln63_reg_461_pp0_iter32_reg, icmp_ln1498_reg_465_pp0_iter32_reg, p_Result_7_reg_469_pp0_iter32_reg)
    begin
                ap_condition_509 <= ((p_Result_7_reg_469_pp0_iter32_reg = ap_const_lv1_1) and (icmp_ln1498_reg_465_pp0_iter32_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter32_reg = ap_const_lv1_1));
    end process;


    ap_condition_632_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_632 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_845_assign_proc : process(icmp_ln63_reg_461_pp0_iter36_reg, icmp_ln1498_reg_465_pp0_iter36_reg, p_Result_7_reg_469_pp0_iter36_reg, or_ln135_4_fu_384_p2)
    begin
                ap_condition_845 <= (((or_ln135_4_fu_384_p2 = ap_const_lv1_1) and (p_Result_7_reg_469_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0)) or ((or_ln135_4_fu_384_p2 = ap_const_lv1_1) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter36_reg = ap_const_lv1_1)));
    end process;


    ap_condition_933_assign_proc : process(r_is_neg_1_reg_98_pp0_iter52_reg, icmp_ln63_reg_461_pp0_iter52_reg, icmp_ln1498_reg_465_pp0_iter52_reg, p_Result_7_reg_469_pp0_iter52_reg, and_ln155_reg_520_pp0_iter52_reg)
    begin
                ap_condition_933 <= (((ap_const_lv1_1 = and_ln155_reg_520_pp0_iter52_reg) and (p_Result_7_reg_469_pp0_iter52_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter52_reg = ap_const_lv1_0) and (r_is_neg_1_reg_98_pp0_iter52_reg = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln155_reg_520_pp0_iter52_reg) and (icmp_ln1498_reg_465_pp0_iter52_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter52_reg = ap_const_lv1_1) and (r_is_neg_1_reg_98_pp0_iter52_reg = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter54, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter54 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to53_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0))) then 
            ap_idle_pp0_0to53 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to53 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_phi_mux_UnifiedRetVal_phi_fu_126_p12_assign_proc : process(r_is_neg_1_reg_98_pp0_iter53_reg, icmp_ln63_reg_461_pp0_iter53_reg, icmp_ln1498_reg_465_pp0_iter53_reg, p_Result_7_reg_469_pp0_iter53_reg, and_ln155_reg_520_pp0_iter53_reg, ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121, p_Result_10_fu_438_p4, icmp_ln1499_fu_426_p2, select_ln174_fu_418_p3)
    begin
        if ((((p_Result_7_reg_469_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (r_is_neg_1_reg_98_pp0_iter53_reg = ap_const_lv1_0)) or ((icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter53_reg = ap_const_lv1_1) and (r_is_neg_1_reg_98_pp0_iter53_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 <= select_ln174_fu_418_p3;
        elsif ((((icmp_ln1499_fu_426_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln155_reg_520_pp0_iter53_reg) and (p_Result_7_reg_469_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (r_is_neg_1_reg_98_pp0_iter53_reg = ap_const_lv1_1)) or ((icmp_ln1499_fu_426_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln155_reg_520_pp0_iter53_reg) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter53_reg = ap_const_lv1_1) and (r_is_neg_1_reg_98_pp0_iter53_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 <= ap_const_lv32_0;
        elsif ((((icmp_ln1499_fu_426_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln155_reg_520_pp0_iter53_reg) and (p_Result_7_reg_469_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (r_is_neg_1_reg_98_pp0_iter53_reg = ap_const_lv1_1)) or ((icmp_ln1499_fu_426_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln155_reg_520_pp0_iter53_reg) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter53_reg = ap_const_lv1_1) and (r_is_neg_1_reg_98_pp0_iter53_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 <= p_Result_10_fu_438_p4;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 <= ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121;
        end if; 
    end process;


    ap_phi_mux_r_V_2_phi_fu_114_p4_assign_proc : process(icmp_ln63_reg_461_pp0_iter53_reg, icmp_ln1498_reg_465_pp0_iter53_reg, p_Result_7_reg_469_pp0_iter53_reg, or_ln135_4_reg_511_pp0_iter53_reg, exp_r_V_reg_525, ap_phi_reg_pp0_iter54_r_V_2_reg_110)
    begin
        if ((((or_ln135_4_reg_511_pp0_iter53_reg = ap_const_lv1_0) and (p_Result_7_reg_469_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0)) or ((or_ln135_4_reg_511_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter53_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter53_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_r_V_2_phi_fu_114_p4 <= exp_r_V_reg_525;
        else 
            ap_phi_mux_r_V_2_phi_fu_114_p4 <= ap_phi_reg_pp0_iter54_r_V_2_reg_110;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_V_2_reg_110 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98 <= "X";

    ap_predicate_op140_call_state39_state38_assign_proc : process(icmp_ln63_reg_461_pp0_iter36_reg, icmp_ln1498_reg_465_pp0_iter36_reg, p_Result_7_reg_469_pp0_iter36_reg, or_ln135_4_fu_384_p2)
    begin
                ap_predicate_op140_call_state39_state38 <= (((or_ln135_4_fu_384_p2 = ap_const_lv1_0) and (p_Result_7_reg_469_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0)) or ((or_ln135_4_fu_384_p2 = ap_const_lv1_0) and (icmp_ln1498_reg_465_pp0_iter36_reg = ap_const_lv1_0) and (icmp_ln63_reg_461_pp0_iter36_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op70_call_state2_state1_assign_proc : process(icmp_ln63_fu_178_p2, icmp_ln1498_fu_184_p2, p_Result_7_fu_190_p3)
    begin
                ap_predicate_op70_call_state2_state1 <= (((p_Result_7_fu_190_p3 = ap_const_lv1_0) and (icmp_ln1498_fu_184_p2 = ap_const_lv1_0)) or ((icmp_ln1498_fu_184_p2 = ap_const_lv1_0) and (icmp_ln63_fu_178_p2 = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to53)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to53 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_126_p12;
    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    grp_exp_core_32_16_50_s_fu_161_ap_start <= grp_exp_core_32_16_50_s_fu_161_ap_start_reg;
    grp_fu_265_p1 <= grp_fu_265_p10(19 - 1 downto 0);
    grp_fu_265_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_read_reg_449_pp0_iter32_reg),74));
    grp_log_67_17_s_fu_144_ap_start <= grp_log_67_17_s_fu_144_ap_start_reg;
    grp_log_67_17_s_fu_144_x_V <= (select_ln178_fu_217_p3 & ap_const_lv34_0);
    icmp_ln1498_fu_184_p0 <= x_V;
    icmp_ln1498_fu_184_p2 <= "1" when (icmp_ln1498_fu_184_p0 = ap_const_lv32_0) else "0";
    icmp_ln1499_fu_426_p2 <= "1" when (ap_phi_mux_r_V_2_phi_fu_114_p4 = ap_const_lv32_0) else "0";
    icmp_ln63_fu_178_p2 <= "1" when (trunc_ln612_fu_174_p1 = ap_const_lv16_0) else "0";
    icmp_ln84_fu_240_p2 <= "0" when (trunc_ln84_fu_237_p1 = ap_const_lv18_0) else "1";
    ln_x_s_V_fu_233_p1 <= grp_log_67_17_s_fu_144_ap_return(56 - 1 downto 0);
    or_ln135_1_fu_366_p2 <= (xor_ln135_3_fu_329_p2 or or_ln135_fu_360_p2);
    or_ln135_2_fu_372_p2 <= (xor_ln135_fu_290_p2 or xor_ln135_5_fu_355_p2);
    or_ln135_3_fu_378_p2 <= (xor_ln135_1_fu_303_p2 or or_ln135_2_fu_372_p2);
    or_ln135_4_fu_384_p2 <= (or_ln135_3_fu_378_p2 or or_ln135_1_fu_366_p2);
    or_ln135_fu_360_p2 <= (xor_ln135_4_fu_342_p2 or xor_ln135_2_fu_316_p2);
    
    p_Result_10_fu_438_p4_proc : process(r_V_3_fu_432_p2)
    begin
        p_Result_10_fu_438_p4 <= r_V_3_fu_432_p2;
        p_Result_10_fu_438_p4(31) <= ap_const_lv1_1(0);
    end process;

    p_Result_1_fu_295_p3 <= sext_ln1118_fu_279_p1(82 downto 82);
    p_Result_2_fu_308_p3 <= sext_ln1118_fu_279_p1(83 downto 83);
    p_Result_3_fu_321_p3 <= sext_ln1118_fu_279_p1(84 downto 84);
    p_Result_4_fu_334_p3 <= sext_ln1118_fu_279_p1(85 downto 85);
    p_Result_5_fu_347_p3 <= sext_ln1118_fu_279_p1(86 downto 86);
    p_Result_7_fu_190_p1 <= x_V;
    p_Result_7_fu_190_p3 <= p_Result_7_fu_190_p1(31 downto 31);
    
    p_Result_9_fu_207_p4_proc : process(xs_V_1_fu_201_p2)
    begin
        p_Result_9_fu_207_p4 <= xs_V_1_fu_201_p2;
        p_Result_9_fu_207_p4(32) <= ap_const_lv1_0(0);
    end process;

    p_Result_s_fu_282_p3 <= sext_ln1118_fu_279_p1(81 downto 81);
    r_V_3_fu_432_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ap_phi_mux_r_V_2_phi_fu_114_p4));
    select_ln174_fu_418_p3 <= 
        ap_const_lv32_7FFFFFFF when (and_ln155_reg_520_pp0_iter53_reg(0) = '1') else 
        ap_phi_mux_r_V_2_phi_fu_114_p4;
    select_ln178_fu_217_p3 <= 
        p_Result_9_fu_207_p4 when (p_Result_7_reg_469(0) = '1') else 
        x_e_1_V_fu_198_p1;
        sext_ln1118_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_reg_494),88));

    tmp_57_fu_246_p3 <= y_V_read_reg_449_pp0_iter32_reg(16 downto 16);
    tmp_59_fu_399_p3 <= r_V_1_reg_494(73 downto 73);
    trunc_ln612_fu_174_p1 <= y_V(16 - 1 downto 0);
    trunc_ln84_fu_237_p1 <= y_V_read_reg_449_pp0_iter32_reg(18 - 1 downto 0);
        x_e_1_V_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_read_reg_456),33));

    xor_ln135_1_fu_303_p2 <= (tmp_reg_501 xor p_Result_1_fu_295_p3);
    xor_ln135_2_fu_316_p2 <= (tmp_reg_501 xor p_Result_2_fu_308_p3);
    xor_ln135_3_fu_329_p2 <= (tmp_reg_501 xor p_Result_3_fu_321_p3);
    xor_ln135_4_fu_342_p2 <= (tmp_reg_501 xor p_Result_4_fu_334_p3);
    xor_ln135_5_fu_355_p2 <= (tmp_reg_501 xor p_Result_5_fu_347_p3);
    xor_ln135_fu_290_p2 <= (tmp_reg_501 xor p_Result_s_fu_282_p3);
    xor_ln155_fu_406_p2 <= (tmp_59_fu_399_p3 xor ap_const_lv1_1);
    xs_V_1_fu_201_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(x_e_1_V_fu_198_p1));
end behav;
