# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is tylcurt@CEAT-ENDV350-12.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 07:56:55 on Mar 18,2024
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# ** Warning: riscv_single.sv(236): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module aludec
# -- Compiling module loaddec
# -- Compiling module storedec
# -- Compiling module branchdec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module PCadder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module shift12
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module loadalu
# -- Compiling module storealu
# -- Compiling module branchalu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	PCadder
# 	flopenr
# 	branchalu
# End time: 07:56:56 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 07:56:56 on Mar 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=1501, type=RAM at location riscv_single.sv:607
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.loaddec(fast)
# Loading work.storedec(fast)
# Loading work.branchdec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.storealu(fast)
# Loading work.shift12(fast)
# Loading work.loadalu(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'rv32single'.  Expected 10, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single File: riscv_single.sv Line: 581
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PCException'. The port definition is at: riscv_single.sv(133).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single File: riscv_single.sv Line: 581
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Instr'. The port definition is at: riscv_single.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single File: riscv_single.sv Line: 581
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'MemWrite'. The port definition is at: riscv_single.sv(136).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single File: riscv_single.sv Line: 581
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ReadData'. The port definition is at: riscv_single.sv(138).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single File: riscv_single.sv Line: 581
# ** Warning: (vsim-3722) riscv_single.sv(581): [TFMPC] - Missing connection for port 'MemAccess'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ALUSrc'. The port definition is at: riscv_single.sv(182).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'ImmSrc'. The port definition is at: riscv_single.sv(211).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c/md File: riscv_single.sv Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'funt3'. The port definition is at: riscv_single.sv(352).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c/storedec File: riscv_single.sv Line: 197
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'loadctrl'. The port definition is at: riscv_single.sv(414).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'Jump'. The port definition is at: riscv_single.sv(415).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'd1'. The port definition is at: riscv_single.sv(560).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp/srcbmux File: riscv_single.sv Line: 451
# ** Error (suppressible): (vsim-3839) Variable '/testbench/dut/Instr', driven via a port connection, is multiply driven. See riscv_single.sv(581).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/imem File: riscv_single.sv Line: 583
# ** Error (suppressible): (vsim-3839) Variable '/testbench/dut/ReadData', driven via a port connection, is multiply driven. See riscv_single.sv(581).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/dmem File: riscv_single.sv Line: 584
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./riscv_single.do PAUSED at line 33
