package controller

import "C"
import (
	"log"
	"runtime"
	"fmt"
)

var globalScheduler *ScheInfer

// InitializeGlobalScheduler sets the scheduler used by the C backend
func InitializeGlobalScheduler(l3Size uint64, gpuName string, computeCap int, avx512 bool) {
	globalScheduler = NewScheInfer(l3Size, gpuName, computeCap, avx512)
}

//export scheinfer_route_task
func scheinfer_route_task(dataSizeBytes uint64) *C.char {
	if globalScheduler == nil {
		return C.CString("CPU_AVX2")
	}
	provider := globalScheduler.RouteTask(dataSizeBytes)
	return C.CString(provider)
}

// ScheInfer handles intelligent task routing based on hardware topology
type ScheInfer struct {
	l3CacheSize uint64
	hasCuda     bool
	hasVulkan   bool
	hasAvx512   bool
	gpuName     string
}

func NewScheInfer(l3Size uint64, gpuName string, computeCap int, avx512 bool) *ScheInfer {
	return &ScheInfer{
		l3CacheSize: l3Size,
		gpuName:     gpuName,
		hasAvx512:   avx512,
		// Ampere (7.0+) or better preferred for CUDA path
		hasCuda:     gpuName != "" && computeCap >= 70,
		// Pascal/Turing fallback to Vulkan
		hasVulkan:   gpuName != "" && computeCap >= 60 && computeCap < 70,
	}
}

// RouteTask determines the optimal execution provider for a given tensor size
func (s *ScheInfer) RouteTask(dataSizeBytes uint64) string {
	// Strategic Pivot: The 16MB Cache Line
	if dataSizeBytes < s.l3CacheSize {
		log.Printf("[ScheInfer] ğŸ¯ Cache-Resident Task (%d KB): Routing to CPU AVX2", dataSizeBytes/1024)
		return "CPU_AVX2"
	}

	// For large tensors, prefer GPU if available
	if s.hasCuda {
		log.Printf("[ScheInfer] ğŸš€ High-Throughput Task (%d MB): Routing to NVIDIA CUDA (Ampere+)", dataSizeBytes/(1024*1024))
		return "GPU_CUDA"
	}

	if s.hasVulkan {
		log.Printf("[ScheInfer] ğŸŒ Legacy GPU Task (%d MB): Routing to Vulkan", dataSizeBytes/(1024*1024))
		return "GPU_VULKAN"
	}

	// AVX-512 Tier: High-performance CPU fallback when no GPU exists (Task 11.1)
	if s.hasAvx512 {
		log.Printf("[ScheInfer] âš¡ AVX-512 Optimized Path (%d MB): Routing to i1185G7 Vector Tier", dataSizeBytes/(1024*1024))
		return "CPU_AVX512"
	}

	log.Printf("[ScheInfer] âš ï¸ DRAM-Bound Task (%d MB): Routing to standard CPU path", dataSizeBytes/(1024*1024))
	return "CPU_AVX2"
}

// RouteLayer implements Smart Layer Partitioning (Task 10.2)
func (s *ScheInfer) RouteLayer(layerID int) string {
	// Heuristic: Pin first half of layers to GPU (Compute-heavy), 
	// second half to CPU (Latency-sensitive reasoning)
	if layerID < 16 {
		if s.hasCuda { return "GPU_CUDA" }
	}
	
	// Routing to CPU for late-stage reasoning/decoding
	return "CPU_AVX2"
}

// GetMeshCapability returns the node's performance profile for the Global Mesh
func (s *ScheInfer) GetMeshCapability() string {
	profile := fmt.Sprintf("CPU:%d cores", runtime.NumCPU())
	if s.hasCuda {
		profile += " | GPU:CUDA(Ampere)"
	} else if s.hasAvx512 {
		profile += " | CPU:AVX-512"
	}
	return profile
}
