

================================================================
== Vitis HLS Report for 'dataflow_in_loop_height_loop_entry6'
================================================================
* Date:           Tue Jul 27 20:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    162|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|    164|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |alpha_out_blk_n                |   9|          2|    1|          2|
    |ap_done                        |   9|          2|    1|          2|
    |com_out_blk_n                  |   9|          2|    1|          2|
    |dstin_out_blk_n                |   9|          2|    1|          2|
    |dstout_out_blk_n               |   9|          2|    1|          2|
    |fill_out_blk_n                 |   9|          2|    1|          2|
    |frame_size_out3_blk_n          |   9|          2|    1|          2|
    |frame_size_out_blk_n           |   9|          2|    1|          2|
    |id_out_blk_n                   |   9|          2|    1|          2|
    |mapchip_draw_xsize_out1_blk_n  |   9|          2|    1|          2|
    |mapchip_draw_xsize_out_blk_n   |   9|          2|    1|          2|
    |mapchip_maxheight_out_blk_n    |   9|          2|    1|          2|
    |mapchip_maxwidth_out_blk_n     |   9|          2|    1|          2|
    |srcin_out_blk_n                |   9|          2|    1|          2|
    |xstart_pos_out_blk_n           |   9|          2|    1|          2|
    |y_out2_blk_n                   |   9|          2|    1|          2|
    |y_out_blk_n                    |   9|          2|    1|          2|
    |ystart_pos_out_blk_n           |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 162|         36|   18|         36|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop.entry6|  return value|
|mapchip_draw_xsize              |   in|   32|     ap_none|                   mapchip_draw_xsize|        scalar|
|id                              |   in|   32|     ap_none|                                   id|        scalar|
|mapchip_maxheight               |   in|   32|     ap_none|                    mapchip_maxheight|        scalar|
|ystart_pos                      |   in|   32|     ap_none|                           ystart_pos|        scalar|
|mapchip_maxwidth                |   in|   32|     ap_none|                     mapchip_maxwidth|        scalar|
|xstart_pos                      |   in|   32|     ap_none|                           xstart_pos|        scalar|
|y                               |   in|   32|     ap_none|                                    y|        scalar|
|srcin                           |   in|   64|     ap_none|                                srcin|        scalar|
|frame_size                      |   in|   32|     ap_none|                           frame_size|        scalar|
|dstin                           |   in|   64|     ap_none|                                dstin|        scalar|
|com                             |   in|   24|     ap_none|                                  com|        scalar|
|fill                            |   in|   24|     ap_none|                                 fill|        scalar|
|alpha                           |   in|    8|     ap_none|                                alpha|        scalar|
|dstout                          |   in|   64|     ap_none|                               dstout|        scalar|
|mapchip_draw_xsize_out_din      |  out|   32|     ap_fifo|               mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_full_n   |   in|    1|     ap_fifo|               mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_write    |  out|    1|     ap_fifo|               mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out1_din     |  out|   32|     ap_fifo|              mapchip_draw_xsize_out1|       pointer|
|mapchip_draw_xsize_out1_full_n  |   in|    1|     ap_fifo|              mapchip_draw_xsize_out1|       pointer|
|mapchip_draw_xsize_out1_write   |  out|    1|     ap_fifo|              mapchip_draw_xsize_out1|       pointer|
|id_out_din                      |  out|   32|     ap_fifo|                               id_out|       pointer|
|id_out_full_n                   |   in|    1|     ap_fifo|                               id_out|       pointer|
|id_out_write                    |  out|    1|     ap_fifo|                               id_out|       pointer|
|mapchip_maxheight_out_din       |  out|   32|     ap_fifo|                mapchip_maxheight_out|       pointer|
|mapchip_maxheight_out_full_n    |   in|    1|     ap_fifo|                mapchip_maxheight_out|       pointer|
|mapchip_maxheight_out_write     |  out|    1|     ap_fifo|                mapchip_maxheight_out|       pointer|
|ystart_pos_out_din              |  out|   32|     ap_fifo|                       ystart_pos_out|       pointer|
|ystart_pos_out_full_n           |   in|    1|     ap_fifo|                       ystart_pos_out|       pointer|
|ystart_pos_out_write            |  out|    1|     ap_fifo|                       ystart_pos_out|       pointer|
|mapchip_maxwidth_out_din        |  out|   32|     ap_fifo|                 mapchip_maxwidth_out|       pointer|
|mapchip_maxwidth_out_full_n     |   in|    1|     ap_fifo|                 mapchip_maxwidth_out|       pointer|
|mapchip_maxwidth_out_write      |  out|    1|     ap_fifo|                 mapchip_maxwidth_out|       pointer|
|xstart_pos_out_din              |  out|   32|     ap_fifo|                       xstart_pos_out|       pointer|
|xstart_pos_out_full_n           |   in|    1|     ap_fifo|                       xstart_pos_out|       pointer|
|xstart_pos_out_write            |  out|    1|     ap_fifo|                       xstart_pos_out|       pointer|
|y_out_din                       |  out|   32|     ap_fifo|                                y_out|       pointer|
|y_out_full_n                    |   in|    1|     ap_fifo|                                y_out|       pointer|
|y_out_write                     |  out|    1|     ap_fifo|                                y_out|       pointer|
|y_out2_din                      |  out|   32|     ap_fifo|                               y_out2|       pointer|
|y_out2_full_n                   |   in|    1|     ap_fifo|                               y_out2|       pointer|
|y_out2_write                    |  out|    1|     ap_fifo|                               y_out2|       pointer|
|srcin_out_din                   |  out|   64|     ap_fifo|                            srcin_out|       pointer|
|srcin_out_full_n                |   in|    1|     ap_fifo|                            srcin_out|       pointer|
|srcin_out_write                 |  out|    1|     ap_fifo|                            srcin_out|       pointer|
|frame_size_out_din              |  out|   32|     ap_fifo|                       frame_size_out|       pointer|
|frame_size_out_full_n           |   in|    1|     ap_fifo|                       frame_size_out|       pointer|
|frame_size_out_write            |  out|    1|     ap_fifo|                       frame_size_out|       pointer|
|frame_size_out3_din             |  out|   32|     ap_fifo|                      frame_size_out3|       pointer|
|frame_size_out3_full_n          |   in|    1|     ap_fifo|                      frame_size_out3|       pointer|
|frame_size_out3_write           |  out|    1|     ap_fifo|                      frame_size_out3|       pointer|
|dstin_out_din                   |  out|   64|     ap_fifo|                            dstin_out|       pointer|
|dstin_out_full_n                |   in|    1|     ap_fifo|                            dstin_out|       pointer|
|dstin_out_write                 |  out|    1|     ap_fifo|                            dstin_out|       pointer|
|com_out_din                     |  out|   24|     ap_fifo|                              com_out|       pointer|
|com_out_full_n                  |   in|    1|     ap_fifo|                              com_out|       pointer|
|com_out_write                   |  out|    1|     ap_fifo|                              com_out|       pointer|
|fill_out_din                    |  out|   24|     ap_fifo|                             fill_out|       pointer|
|fill_out_full_n                 |   in|    1|     ap_fifo|                             fill_out|       pointer|
|fill_out_write                  |  out|    1|     ap_fifo|                             fill_out|       pointer|
|alpha_out_din                   |  out|    8|     ap_fifo|                            alpha_out|       pointer|
|alpha_out_full_n                |   in|    1|     ap_fifo|                            alpha_out|       pointer|
|alpha_out_write                 |  out|    1|     ap_fifo|                            alpha_out|       pointer|
|dstout_out_din                  |  out|   64|     ap_fifo|                           dstout_out|       pointer|
|dstout_out_full_n               |   in|    1|     ap_fifo|                           dstout_out|       pointer|
|dstout_out_write                |  out|    1|     ap_fifo|                           dstout_out|       pointer|
+--------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dstout"   --->   Operation 3 'read' 'dstout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %alpha"   --->   Operation 4 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%fill_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %fill"   --->   Operation 5 'read' 'fill_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%com_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %com"   --->   Operation 6 'read' 'com_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dstin"   --->   Operation 7 'read' 'dstin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 8 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %srcin"   --->   Operation 9 'read' 'srcin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y"   --->   Operation 10 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstart_pos"   --->   Operation 11 'read' 'xstart_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mapchip_maxwidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_maxwidth"   --->   Operation 12 'read' 'mapchip_maxwidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystart_pos"   --->   Operation 13 'read' 'ystart_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mapchip_maxheight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_maxheight"   --->   Operation 14 'read' 'mapchip_maxheight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id"   --->   Operation 15 'read' 'id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_draw_xsize"   --->   Operation 16 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_draw_xsize_out, i32 %mapchip_draw_xsize_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_draw_xsize_out1, i32 %mapchip_draw_xsize_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %id_out, i32 %id_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_maxheight_out, i32 %mapchip_maxheight_read"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ystart_pos_out, i32 %ystart_pos_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_maxwidth_out, i32 %mapchip_maxwidth_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %xstart_pos_out, i32 %xstart_pos_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %y_out, i32 %y_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %y_out2, i32 %y_read"   --->   Operation 33 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %srcin_out, i64 %srcin_read"   --->   Operation 35 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %frame_size_out, i32 %frame_size_read"   --->   Operation 37 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_out3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %frame_size_out3, i32 %frame_size_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %dstin_out, i64 %dstin_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %com_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i24P0A, i24 %com_out, i24 %com_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %fill_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i24P0A, i24 %fill_out, i24 %fill_read"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %alpha_out, i8 %alpha_read"   --->   Operation 47 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %dstout_out, i64 %dstout_read"   --->   Operation 49 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxheight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxwidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ com]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fill]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_draw_xsize_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mapchip_draw_xsize_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ id_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mapchip_maxheight_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ystart_pos_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mapchip_maxwidth_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xstart_pos_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcin_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstin_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ com_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fill_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ alpha_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstout_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 00]
dstout_read             (read         ) [ 00]
alpha_read              (read         ) [ 00]
fill_read               (read         ) [ 00]
com_read                (read         ) [ 00]
dstin_read              (read         ) [ 00]
frame_size_read         (read         ) [ 00]
srcin_read              (read         ) [ 00]
y_read                  (read         ) [ 00]
xstart_pos_read         (read         ) [ 00]
mapchip_maxwidth_read   (read         ) [ 00]
ystart_pos_read         (read         ) [ 00]
mapchip_maxheight_read  (read         ) [ 00]
id_read                 (read         ) [ 00]
mapchip_draw_xsize_read (read         ) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
specinterface_ln0       (specinterface) [ 00]
write_ln0               (write        ) [ 00]
ret_ln0                 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="id">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mapchip_maxheight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ystart_pos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mapchip_maxwidth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xstart_pos">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="frame_size">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dstin">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="com">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="com"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fill">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alpha">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dstout">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mapchip_draw_xsize_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mapchip_draw_xsize_out1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_out1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="id_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mapchip_maxheight_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ystart_pos_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mapchip_maxwidth_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xstart_pos_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="y_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="y_out2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="srcin_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="frame_size_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="frame_size_out3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_out3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dstin_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="com_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="com_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="fill_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="alpha_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dstout_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="dstout_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="alpha_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="fill_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fill_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="com_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="com_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dstin_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstin_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="frame_size_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="srcin_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcin_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="y_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xstart_pos_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_pos_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mapchip_maxwidth_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxwidth_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ystart_pos_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_pos_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mapchip_maxheight_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxheight_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="id_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mapchip_draw_xsize_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln0_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln0_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln0_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln0_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln0_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln0_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln0_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="64" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln0_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln0_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln0_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="64" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_ln0_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="0" index="2" bw="24" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln0_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="0"/>
<pin id="291" dir="0" index="2" bw="24" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_ln0_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="write_ln0_write_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="64" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="76" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="76" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="82" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="170" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="170" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="164" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="158" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="152" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="146" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="84" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="140" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="84" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="134" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="134" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="128" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="84" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="122" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="122" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="116" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="110" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="104" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="90" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="98" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="86" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="92" pin="2"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mapchip_draw_xsize_out | {1 }
	Port: mapchip_draw_xsize_out1 | {1 }
	Port: id_out | {1 }
	Port: mapchip_maxheight_out | {1 }
	Port: ystart_pos_out | {1 }
	Port: mapchip_maxwidth_out | {1 }
	Port: xstart_pos_out | {1 }
	Port: y_out | {1 }
	Port: y_out2 | {1 }
	Port: srcin_out | {1 }
	Port: frame_size_out | {1 }
	Port: frame_size_out3 | {1 }
	Port: dstin_out | {1 }
	Port: com_out | {1 }
	Port: fill_out | {1 }
	Port: alpha_out | {1 }
	Port: dstout_out | {1 }
 - Input state : 
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_draw_xsize | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : id | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_maxheight | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : ystart_pos | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_maxwidth | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : xstart_pos | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : y | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : srcin | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : frame_size | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : dstin | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : com | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : fill | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : alpha | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : dstout | {1 }
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_draw_xsize_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_draw_xsize_out1 | {}
	Port: dataflow_in_loop_height_loop.entry6 : id_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_maxheight_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : ystart_pos_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : mapchip_maxwidth_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : xstart_pos_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : y_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : y_out2 | {}
	Port: dataflow_in_loop_height_loop.entry6 : srcin_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : frame_size_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : frame_size_out3 | {}
	Port: dataflow_in_loop_height_loop.entry6 : dstin_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : com_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : fill_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : alpha_out | {}
	Port: dataflow_in_loop_height_loop.entry6 : dstout_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|          |        dstout_read_read_fu_92       |
|          |        alpha_read_read_fu_98        |
|          |        fill_read_read_fu_104        |
|          |         com_read_read_fu_110        |
|          |        dstin_read_read_fu_116       |
|          |     frame_size_read_read_fu_122     |
|   read   |        srcin_read_read_fu_128       |
|          |          y_read_read_fu_134         |
|          |     xstart_pos_read_read_fu_140     |
|          |  mapchip_maxwidth_read_read_fu_146  |
|          |     ystart_pos_read_read_fu_152     |
|          |  mapchip_maxheight_read_read_fu_158 |
|          |         id_read_read_fu_164         |
|          | mapchip_draw_xsize_read_read_fu_170 |
|----------|-------------------------------------|
|          |        write_ln0_write_fu_176       |
|          |        write_ln0_write_fu_184       |
|          |        write_ln0_write_fu_192       |
|          |        write_ln0_write_fu_200       |
|          |        write_ln0_write_fu_208       |
|          |        write_ln0_write_fu_216       |
|          |        write_ln0_write_fu_224       |
|          |        write_ln0_write_fu_232       |
|   write  |        write_ln0_write_fu_240       |
|          |        write_ln0_write_fu_248       |
|          |        write_ln0_write_fu_256       |
|          |        write_ln0_write_fu_264       |
|          |        write_ln0_write_fu_272       |
|          |        write_ln0_write_fu_280       |
|          |        write_ln0_write_fu_288       |
|          |        write_ln0_write_fu_296       |
|          |        write_ln0_write_fu_304       |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
