# IC_Design
A repository that implements CLA, ALU, FIFO, clock_alarm,etc design using Verilog
