vendor_name = ModelSim
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_mem_instrucoes.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_regP1_IF_ID.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_registradores.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_PC.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_regP4_MEM_WB.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_regP3_EX_MEM.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_regP2_ID_EX.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_somador32.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_somadorPC.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_mux2.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/comp_mux4.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/simul_mux2.vwf
source_file = 1, /opt/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/breno/gitH/MIPS_VHDL/db/MIPS_VHDL.cbx.xml
design_name = mips_vhdl
instance = comp, \out0~output\, out0~output, mips_vhdl, 1
instance = comp, \in0~input\, in0~input, mips_vhdl, 1
