#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Mar 05 10:16:42 2015
# Process ID: 3232
# Log file: d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/MIPS_CPU_wrapper.vds
# Journal file: d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPS_CPU_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.cache/wt [current_project]
# set_property parent.project_path d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/IPCatalog [current_project]
# add_files d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/MIPS_CPU.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/IPCatalog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/MIPS_CPU_ooc.xdc]
# set_property is_locked true [get_files d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/MIPS_CPU.bd]
# read_verilog -library xil_defaultlib d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/imports/hdl/MIPS_CPU_wrapper.v
# read_xdc d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/constrs_1/imports/Constraint/MIPS_CPU.xdc
# set_property used_in_implementation false [get_files d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/constrs_1/imports/Constraint/MIPS_CPU.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file MIPS_CPU_wrapper.hwdef }
# synth_design -top MIPS_CPU_wrapper -part xc7a35tcpg236-1
Command: synth_design -top MIPS_CPU_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 253.809 ; gain = 58.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_wrapper' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/imports/hdl/MIPS_CPU_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/hdl/MIPS_CPU.v:12]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_ALU32_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_ALU32_0_0/synth/MIPS_CPU_ALU32_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ALU32' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/ALU.v:24]
INFO: [Synth 8-638] synthesizing module 'SHIFT32' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/SHIFT.v:23]
INFO: [Synth 8-256] done synthesizing module 'SHIFT32' (1#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/SHIFT.v:23]
INFO: [Synth 8-638] synthesizing module 'LOGIC32' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/LOGIC.v:24]
INFO: [Synth 8-256] done synthesizing module 'LOGIC32' (2#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/LOGIC.v:24]
INFO: [Synth 8-638] synthesizing module 'ADDSUB32' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:142]
INFO: [Synth 8-638] synthesizing module 'CLA32' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:127]
INFO: [Synth 8-638] synthesizing module 'CLA16' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:111]
INFO: [Synth 8-638] synthesizing module 'CLA8' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:95]
INFO: [Synth 8-638] synthesizing module 'CLA4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:79]
INFO: [Synth 8-638] synthesizing module 'CLA2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:63]
INFO: [Synth 8-638] synthesizing module 'ADD' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:21]
INFO: [Synth 8-256] done synthesizing module 'ADD' (3#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:21]
INFO: [Synth 8-638] synthesizing module 'G_P' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:32]
INFO: [Synth 8-256] done synthesizing module 'G_P' (4#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:32]
INFO: [Synth 8-256] done synthesizing module 'CLA2' (5#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:63]
INFO: [Synth 8-256] done synthesizing module 'CLA4' (6#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:79]
INFO: [Synth 8-256] done synthesizing module 'CLA8' (7#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:95]
INFO: [Synth 8-256] done synthesizing module 'CLA16' (8#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:111]
INFO: [Synth 8-256] done synthesizing module 'CLA32' (9#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:127]
INFO: [Synth 8-256] done synthesizing module 'ADDSUB32' (10#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/MATH.v:142]
INFO: [Synth 8-256] done synthesizing module 'ALU32' (11#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/ALU32_v1_0/074d7300/sources_1/new/ALU.v:24]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_ALU32_0_0' (12#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_ALU32_0_0/synth/MIPS_CPU_ALU32_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_CONTROL_UNIT_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_CONTROL_UNIT_0_0/synth/MIPS_CPU_CONTROL_UNIT_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/CONTROL_UNIT_v1_0/ff97bbaf/sources_1/new/CONTROL_UNIT.v:21]
	Parameter cmd_add bound to: 6'b100000 
	Parameter cmd_sub bound to: 6'b100010 
	Parameter cmd_and bound to: 6'b100100 
	Parameter cmd_or bound to: 6'b100101 
	Parameter cmd_xor bound to: 6'b100110 
	Parameter cmd_sll bound to: 6'b000000 
	Parameter cmd_srl bound to: 6'b000010 
	Parameter cmd_sra bound to: 6'b000011 
	Parameter cmd_jr bound to: 6'b001000 
	Parameter cmd_addi bound to: 6'b001000 
	Parameter cmd_andi bound to: 6'b001100 
	Parameter cmd_ori bound to: 6'b001101 
	Parameter cmd_xori bound to: 6'b001110 
	Parameter cmd_lw bound to: 6'b100011 
	Parameter cmd_sw bound to: 6'b101011 
	Parameter cmd_beq bound to: 6'b000100 
	Parameter cmd_bne bound to: 6'b000101 
	Parameter cmd_lui bound to: 6'b001111 
	Parameter cmd_j bound to: 6'b000010 
	Parameter cmd_jal bound to: 6'b000011 
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (13#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/CONTROL_UNIT_v1_0/ff97bbaf/sources_1/new/CONTROL_UNIT.v:21]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_CONTROL_UNIT_0_0' (14#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_CONTROL_UNIT_0_0/synth/MIPS_CPU_CONTROL_UNIT_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_DATAPATH_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_DATAPATH_0_0/synth/MIPS_CPU_DATAPATH_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'DATAPATH' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/DATAPATH_v1_2/37ca0665/DATAPATH.v:23]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/DATAPATH_v1_2/37ca0665/DATAPATH.v:99]
INFO: [Synth 8-256] done synthesizing module 'DATAPATH' (15#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/DATAPATH_v1_2/37ca0665/DATAPATH.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_DATAPATH_0_0' (16#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_DATAPATH_0_0/synth/MIPS_CPU_DATAPATH_0_0.v:56]
WARNING: [Synth 8-350] instance 'DATAPATH_0' of module 'MIPS_CPU_DATAPATH_0_0' requires 34 connections, but only 33 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/hdl/MIPS_CPU.v:81]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_DATA_MEM_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_DATA_MEM_0_0/synth/MIPS_CPU_DATA_MEM_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'DATA_MEM' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/DATA_MEM_v1_0/fc23e26c/DATA_MEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'DATA_MEM' (17#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/DATA_MEM_v1_0/fc23e26c/DATA_MEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_DATA_MEM_0_0' (18#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_DATA_MEM_0_0/synth/MIPS_CPU_DATA_MEM_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (19#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_KEY2INST_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_KEY2INST_0_0/synth/MIPS_CPU_KEY2INST_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'KEY2INST' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/KEY2INST_v1_0/95ad72f6/sources_1/new/KEY2INST.v:23]
	Parameter cmd_add bound to: 3'b000 
	Parameter cmd_sub bound to: 3'b001 
	Parameter cmd_and bound to: 3'b010 
	Parameter cmd_or bound to: 3'b011 
	Parameter cmd_xor bound to: 3'b100 
	Parameter cmd_sll bound to: 3'b101 
	Parameter cmd_srl bound to: 3'b110 
	Parameter cmd_sra bound to: 3'b111 
	Parameter sl_al bound to: 2'b00 
	Parameter sl_ah bound to: 2'b01 
	Parameter sl_bl bound to: 2'b10 
	Parameter sl_bh bound to: 2'b11 
	Parameter st_idle bound to: 5'b00001 
	Parameter st_load bound to: 5'b00010 
	Parameter st_run bound to: 5'b00100 
	Parameter st_wrom bound to: 5'b01000 
	Parameter st_reset bound to: 5'b10000 
	Parameter func_add bound to: 6'b100000 
	Parameter func_sub bound to: 6'b100010 
	Parameter func_and bound to: 6'b100100 
	Parameter func_or bound to: 6'b100101 
	Parameter func_xor bound to: 6'b100110 
	Parameter func_sll bound to: 6'b000000 
	Parameter func_srl bound to: 6'b000010 
	Parameter func_sra bound to: 6'b000011 
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/KEY2INST_v1_0/95ad72f6/sources_1/new/KEY2INST.v:103]
INFO: [Synth 8-256] done synthesizing module 'KEY2INST' (20#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/KEY2INST_v1_0/95ad72f6/sources_1/new/KEY2INST.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_KEY2INST_0_0' (21#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_KEY2INST_0_0/synth/MIPS_CPU_KEY2INST_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_REGFILE_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_REGFILE_0_0/synth/MIPS_CPU_REGFILE_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'REGFILE' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/REGFILE_v1_0/98f17ae9/sources_1/new/REGFILE.v:23]
INFO: [Synth 8-256] done synthesizing module 'REGFILE' (22#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/REGFILE_v1_0/98f17ae9/sources_1/new/REGFILE.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_REGFILE_0_0' (23#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_REGFILE_0_0/synth/MIPS_CPU_REGFILE_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_SHOW_ON_LED_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_SHOW_ON_LED_0_0/synth/MIPS_CPU_SHOW_ON_LED_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SHOW_ON_LED' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/SHOW_ON_LED_v1_0/e457e91a/SHOW_ON_LED.v:23]
INFO: [Synth 8-256] done synthesizing module 'SHOW_ON_LED' (24#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/ipshared/dtysky/SHOW_ON_LED_v1_0/e457e91a/SHOW_ON_LED.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_SHOW_ON_LED_0_0' (25#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_SHOW_ON_LED_0_0/synth/MIPS_CPU_SHOW_ON_LED_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_clk_wiz_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU_clk_wiz_0_0_clk_wiz' [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (26#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (27#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (28#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_clk_wiz_0_0_clk_wiz' (29#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_clk_wiz_0_0' (30#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.v:69]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'MIPS_CPU_clk_wiz_0_0' requires 4 connections, but only 3 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/hdl/MIPS_CPU.v:145]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (31#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/hdl/MIPS_CPU.v:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU_wrapper' (32#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/imports/hdl/MIPS_CPU_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 288.008 ; gain = 93.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 288.008 ; gain = 93.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_board.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0_board.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc] for cell 'MIPS_CPU_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/ip/MIPS_CPU_clk_wiz_0_0/MIPS_CPU_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_CPU_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_CPU_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/constrs_1/imports/Constraint/MIPS_CPU.xdc]
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.srcs/constrs_1/imports/Constraint/MIPS_CPU.xdc]
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_CPU_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_CPU_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 601.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MIPS_CPU_i. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/ALU32_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/CONTROL_UNIT_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/DATAPATH_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/DATA_MEM_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/KEY2INST_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/REGFILE_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/SHOW_ON_LED_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/clk_wiz_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for MIPS_CPU_i/clk_wiz_0/inst. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab4/MIPS_CPU/src/prj/MIPS_CPU.runs/synth_1/dont_touch.xdc, line 34).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
ROM "z" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "cmd_out" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'st_reg' in module 'KEY2INST'
ROM "data_now_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_now_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_now_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "data_now_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "inst_rom" won't be mapped to RAM because it is too sparse.
ROM "r_clrn" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[31]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[30]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[29]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[28]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[27]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[26]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[25]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[24]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[23]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[22]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[21]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[20]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[19]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[18]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[17]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[16]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[15]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[14]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[13]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[12]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[11]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[10]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[9]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[8]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[7]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[6]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[5]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[4]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[3]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[2]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[1]" won't be mapped to RAM because it is too sparse.
ROM "reg32_reg[0]" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               32 Bit    Registers := 36    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	  32 Input     32 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     14 Bit        Muxes := 1     
	  13 Input     14 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_CPU_wrapper 
Detailed RTL Component Info : 
Module SHIFT32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module LOGIC32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ADD 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module G_P 
Detailed RTL Component Info : 
Module CLA2 
Detailed RTL Component Info : 
Module CLA4 
Detailed RTL Component Info : 
Module CLA8 
Detailed RTL Component Info : 
Module CLA16 
Detailed RTL Component Info : 
Module CLA32 
Detailed RTL Component Info : 
Module ADDSUB32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ALU32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MIPS_CPU_ALU32_0_0 
Detailed RTL Component Info : 
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     14 Bit        Muxes := 1     
	  13 Input     14 Bit        Muxes := 1     
Module MIPS_CPU_CONTROL_UNIT_0_0 
Detailed RTL Component Info : 
Module DATAPATH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module MIPS_CPU_DATAPATH_0_0 
Detailed RTL Component Info : 
Module DATA_MEM 
Detailed RTL Component Info : 
Module MIPS_CPU_DATA_MEM_0_0 
Detailed RTL Component Info : 
Module KEY2INST 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module MIPS_CPU_KEY2INST_0_0 
Detailed RTL Component Info : 
Module REGFILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module MIPS_CPU_REGFILE_0_0 
Detailed RTL Component Info : 
Module SHOW_ON_LED 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module MIPS_CPU_SHOW_ON_LED_0_0 
Detailed RTL Component Info : 
Module MIPS_CPU_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
Module MIPS_CPU_clk_wiz_0_0 
Detailed RTL Component Info : 
Module MIPS_CPU 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "inst/z" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/cmd_out" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 601.855 ; gain = 406.977

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+----------------------+--------------+--------------------+----------------------+-----------------+--------------------------------------------------------+
|Module Name           | RTL Object   | Inference Criteria | Size (depth X width) | Primitives      | Hierarchical Name                                      | 
+----------------------+--------------+--------------------+----------------------+-----------------+--------------------------------------------------------+
|MIPS_CPU_DATA_MEM_0_0 | inst/ram_reg | Implied            | 32 X 32              | RAM32X1S x 32   | MIPS_CPU_wrapper/MIPS_CPU/MIPS_CPU_DATA_MEM_0_0/ram__2 | 
+----------------------+--------------+--------------------+----------------------+-----------------+--------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 601.855 ; gain = 406.977

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 601.855 ; gain = 406.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][31] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][30] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][29] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][28] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][26] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][25] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][24] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][23] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][22] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][21] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][20] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][19] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][18] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][17] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][16] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][15] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][14] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][13] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][12] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][11] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][10] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][9] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][8] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][7] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][6] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][5] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][4] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][3] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[3][2] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][25] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][24] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][23] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][22] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][20] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][19] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][18] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][15] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][14] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][13] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][4] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[2][3] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][31] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][30] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][28] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][27] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][26] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][25] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][24] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][23] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][22] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][21] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][20] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][19] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][18] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[1][16] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][31] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][30] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][28] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][27] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][26] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][25] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][24] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][23] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][22] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][21] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][20] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][19] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][18] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/inst_rom_reg[0][17] ) is unused and will be removed from module MIPS_CPU_KEY2INST_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 624.230 ; gain = 429.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 624.230 ; gain = 429.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 624.230 ; gain = 429.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 624.230 ; gain = 429.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     8|
|3     |GND        |     1|
|4     |LUT1       |    48|
|5     |LUT2       |    56|
|6     |LUT3       |   122|
|7     |LUT4       |   126|
|8     |LUT5       |   217|
|9     |LUT6       |   940|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   259|
|12    |MUXF8      |     1|
|13    |RAM32X1S   |    32|
|14    |FDCE       |  1060|
|15    |FDPE       |     1|
|16    |FDRE       |   102|
|17    |IBUF       |    17|
|18    |OBUF       |    16|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-----------------------------+------+
|      |Instance           |Module                       |Cells |
+------+-------------------+-----------------------------+------+
|1     |top                |                             |  3009|
|2     |  MIPS_CPU_i       |MIPS_CPU                     |  2977|
|3     |    ALU32_0        |MIPS_CPU_ALU32_0_0           |   519|
|4     |    CONTROL_UNIT_0 |MIPS_CPU_CONTROL_UNIT_0_0    |    35|
|5     |    DATAPATH_0     |MIPS_CPU_DATAPATH_0_0        |   316|
|6     |      inst         |DATAPATH                     |   247|
|7     |    DATA_MEM_0     |MIPS_CPU_DATA_MEM_0_0        |    32|
|8     |      inst         |DATA_MEM                     |    32|
|9     |    KEY2INST_0     |MIPS_CPU_KEY2INST_0_0        |   140|
|10    |      inst         |KEY2INST                     |   139|
|11    |    REGFILE_0      |MIPS_CPU_REGFILE_0_0         |  1896|
|12    |      inst         |REGFILE                      |  1895|
|13    |    SHOW_ON_LED_0  |MIPS_CPU_SHOW_ON_LED_0_0     |    34|
|14    |      inst         |SHOW_ON_LED                  |    34|
|15    |    clk_wiz_0      |MIPS_CPU_clk_wiz_0_0         |     4|
|16    |      inst         |MIPS_CPU_clk_wiz_0_0_clk_wiz |     4|
+------+-------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 624.230 ; gain = 429.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 624.230 ; gain = 86.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 624.230 ; gain = 429.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 624.230 ; gain = 420.141
# write_checkpoint -noxdef MIPS_CPU_wrapper.dcp
# catch { report_utilization -file MIPS_CPU_wrapper_utilization_synth.rpt -pb MIPS_CPU_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 624.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 05 10:17:35 2015...
