// Seed: 994277951
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  assign module_2.id_3 = 0;
  initial #1 if ("") id_1 = -1;
  assign module_3.id_1   = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    output tri1  id_4,
    output tri1  id_5
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0  id_0,
    input uwire id_1
);
  assign id_3 = id_1 - id_0 - 1;
  module_0 modCall_1 ();
endmodule
module module_3;
  assign id_1 = "" == -1;
  module_0 modCall_1 ();
endmodule
