<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <bitset name="vga_stack_ctrl" inline="yes">
        <bitfield pos="0" name="PUSH_TRIGGER"/>
        <bitfield pos="1" name="POP_TRIGGER"/>
        <bitfield pos="4" name="EMPTY"/>
        <bitfield pos="5" name="FULL"/>
        <bitfield pos="6" name="OVERFLOW"/>
        <bitfield pos="7" name="UNDERFLOW"/>
    </bitset>
    <bitset name="vga_arx" inline="yes">
        <bitfield low="0" high="4" name="INDEX"/>
        <bitfield pos="5" name="PAL_ENABLE"/>
    </bitset>
    <group name="vga_ar">
        <reg8 offset="0x00" name="COLOR_LUT" length="0x10"/>
        <reg8 offset="0x10" name="AR10">
            <bitfield pos="0" name="MODE">
                <value value="0" name="ALPHA"/>
                <value value="1" name="GRAPHICS"/>
            </bitfield>
            <bitfield pos="1" name="MONOCHROME"/>
            <bitfield pos="2" name="CHAR_COL8_MODE">
                <value value="0" name="ALWAYS_BG"/>
                <value value="1" name="EXTEND_C0_DF"/>
            </bitfield>
            <bitfield pos="3" name="ALPHA_BIT7_MODE">
                <value value="0" name="BGCOLOR_BIT3"/>
                <value value="1" name="BLINK"/>
            </bitfield>
            <bitfield pos="5" name="RESET_PAN_ON_VLC"/>
            <bitfield pos="6" name="GRAPHICS8BPP"/>
            <bitfield pos="7" name="COL_BIT4_5_SOURCE">
                <value value="0" name="COLOR_LUT"/>
                <value value="1" name="COLOR_HIGH"/>
            </bitfield>
        </reg8>
        <reg8 offset="0x11" name="COLOR_OVERSCAN"/>
        <reg8 offset="0x12" name="PLANE_CTRL">
            <bitfield pos="0" name="PLANE0_ENABLE"/>
            <bitfield pos="1" name="PLANE1_ENABLE"/>
            <bitfield pos="2" name="PLANE2_ENABLE"/>
            <bitfield pos="3" name="PLANE3_ENABLE"/>
            <bitfield low="4" high="5" name="VSMUX">
                <value value="0" name="BIT_0_2"/>
                <value value="1" name="BIT_4_5"/>
                <value value="2" name="BIT_1_3"/>
                <value value="3" name="BIT_6_7"/>
            </bitfield>
        </reg8>
        <reg8 offset="0x13" name="PAN"/>
        <reg8 offset="0x14" name="COLOR_HIGH" shr="4"/>
    </group>
    <group name="vga_sr">
        <reg8 offset="0" name="RESET">
            <bitfield pos="0" name="NOTRESET0"/>
            <bitfield pos="1" name="NOTRESET1"/>
        </reg8>
        <reg8 offset="1" name="SR1">
            <bitfield pos="0" name="CHAR_WIDTH">
                <value value="0" name="9"/>
                <value value="1" name="8"/>
            </bitfield>
            <bitfield pos="2" name="CHAR_DIV2"/>
            <bitfield pos="3" name="PCLOCK_DIV2"/>
            <bitfield pos="4" name="CHAR_DIV4"/>
            <bitfield pos="5" name="SCREEN_MEMORY_OFF"/>
        </reg8>
        <reg8 offset="2" name="PLANE_WRITE_ENABLE"/>
        <reg8 offset="3" name="FONT_SELECT">
            <bitfield low="0" high="1" name="FONT0_0_1"/>
            <bitfield low="2" high="3" name="FONT1_0_1"/>
            <bitfield pos="4" name="FONT0_2"/>
            <bitfield pos="5" name="FONT1_2"/>
        </reg8>
        <reg8 offset="4" name="SR4">
            <bitfield pos="0" name="MODE">
                <value value="0" name="GRAPHICS"/>
                <value value="1" name="ALPHA"/>
            </bitfield>
            <bitfield pos="1" name="MEM_GT_64KB"/>
            <bitfield pos="2" name="EVEN_ODD"/>
            <bitfield pos="3" name="CHAIN4"/>
        </reg8>
    </group>
    <group name="vga_gr">
        <reg8 offset="0x0" name="WRITE_SR_VALUE"/>
        <reg8 offset="0x1" name="WRITE_SR_MASK"/>
        <reg8 offset="0x2" name="COMPARE_VALUE"/>
        <reg8 offset="0x3" name="ROP">
            <bitfield low="0" high="2" name="ROTATE_R"/>
            <bitfield low="3" high="4" name="LOP">
                <value value="0" name="MOV"/>
                <value value="1" name="AND"/>
                <value value="2" name="OR"/>
                <value value="3" name="XOR"/>
            </bitfield>
        </reg8>
        <reg8 offset="0x4" name="READ_PLANE_SELECT"/>
        <reg8 offset="0x5" name="MODE">
            <bitfield low="0" high="1" name="WRITE">
                <value value="0" name="RMW_CPU_LATCH"/>
                <value value="1" name="COPY_LATCH"/>
                <value value="2" name="WRITE_CPU_COLOR"/>
                <value value="3" name="FILL_SR_PIXMASK"/>
            </bitfield>
            <bitfield pos="3" name="READ">
                <value value="0" name="READ_PLANE"/>
                <value value="1" name="READ_COMPARE"/>
            </bitfield>
            <bitfield pos="4" name="ODD_EVEN"/>
            <bitfield pos="5" name="CGA4"/>
            <bitfield pos="6" name="CHAIN4"/>
        </reg8>
        <reg8 offset="0x6" name="MISC">
            <bitfield pos="0" name="MODE">
                <value value="0" name="ALPHA"/>
                <value value="1" name="GRAPHICS"/>
            </bitfield>
            <bitfield pos="1" name="ODD_EVEN"/>
            <bitfield low="2" high="3" name="MAP_SELECT">
                <value value="0" name="A0000_BFFFF"/>
                <value value="1" name="A0000_AFFFF"/>
                <value value="2" name="B0000_B7FFF"/>
                <value value="3" name="B8000_BFFFF"/>
            </bitfield>
        </reg8>
        <reg8 offset="0x7" name="COMPARE_IGNORE"/>
        <reg8 offset="0x8" name="PIXMASK"/>
    </group>
    <group name="vga_cr">
        <reg8 offset="0x00" name="CR00">
            <bitfield low="0" high="7" name="HDT_0_7"/>
        </reg8>
        <reg8 offset="0x01" name="CR01">
            <bitfield low="0" high="7" name="HDE_0_7"/>
        </reg8>
        <reg8 offset="0x02" name="CR02">
            <bitfield low="0" high="7" name="HBS_0_7"/>
        </reg8>
        <reg8 offset="0x03" name="CR03">
            <bitfield low="0" high="4" name="HBE_0_4"/>
            <bitfield low="5" high="6" name="HDT_DELAY"/>
            <bitfield pos="7" name="CR10_CR11_ENABLE"/>
        </reg8>
        <reg8 offset="0x04" name="CR04">
            <bitfield low="0" high="7" name="HRS_0_7"/>
        </reg8>
        <reg8 offset="0x05" name="CR05">
            <bitfield low="0" high="4" name="HRE_0_4"/>
            <bitfield low="5" high="6" name="HR_DELAY"/>
            <bitfield pos="7" name="HBE_5" type="uint"/>
        </reg8>
        <reg8 offset="0x06" name="CR06">
            <bitfield low="0" high="7" name="VDT_0_7"/>
        </reg8>
        <reg8 offset="0x07" name="CR07">
            <bitfield pos="0" name="VDT_8" type="uint"/>
            <bitfield pos="1" name="VDE_8" type="uint"/>
            <bitfield pos="2" name="VRS_8" type="uint"/>
            <bitfield pos="3" name="VBS_8" type="uint"/>
            <bitfield pos="4" name="VLC_8" type="uint"/>
            <bitfield pos="5" name="VDT_9" type="uint"/>
            <bitfield pos="6" name="VDE_9" type="uint"/>
            <bitfield pos="7" name="VRS_9" type="uint"/>
        </reg8>
        <reg8 offset="0x08" name="CR08">
            <bitfield low="0" high="4" name="SKIP_ROW"/>
            <bitfield low="5" high="6" name="SKIP_BYTE"/>
        </reg8>
        <reg8 offset="0x09" name="CR09">
            <bitfield low="0" high="4" name="CELL_HT"/>
            <bitfield pos="5" name="VBS_9" type="uint"/>
            <bitfield pos="6" name="VLC_9" type="uint"/>
            <bitfield pos="7" name="SCANDBL"/>
        </reg8>
        <reg8 offset="0x0a" name="CR0A">
            <bitfield low="0" high="4" name="CURSOR_START_LINE"/>
            <bitfield pos="5" name="CURSOR_DISABLE"/>
        </reg8>
        <reg8 offset="0x0b" name="CR0B">
            <bitfield low="0" high="4" name="CURSOR_END_LINE"/>
            <bitfield low="5" high="6" name="CURSOR_DELAY"/>
        </reg8>
        <reg8 offset="0x0c" name="CR0C">
            <bitfield low="0" high="7" name="CURSOR_ADDR_8_15"/>
        </reg8>
        <reg8 offset="0x0d" name="CR0D">
            <bitfield low="0" high="7" name="CURSOR_ADDR_0_7"/>
        </reg8>
        <reg8 offset="0x0e" name="CR0E">
            <bitfield low="0" high="7" name="START_ADDR_8_15"/>
        </reg8>
        <reg8 offset="0x0f" name="CR0F">
            <bitfield low="0" high="7" name="START_ADDR_0_7"/>
        </reg8>
        <reg8 offset="0x10" name="CR10">
            <bitfield low="0" high="7" name="VRS_0_7"/>
        </reg8>
        <reg8 offset="0x11" name="CR11">
            <bitfield low="0" high="3" name="VRE_0_3"/>
            <bitfield pos="4" name="INTR_PENDING"/>
            <bitfield pos="5" name="INTR_DISABLE"/>
            <bitfield pos="6" name="REFRESH">
                <value value="0" name="3"/>
                <value value="1" name="5"/>
            </bitfield>
            <bitfield pos="7" name="LOCK_CR0_CR7"/>
        </reg8>
        <reg8 offset="0x12" name="CR12">
            <bitfield low="0" high="7" name="VDE_0_7"/>
        </reg8>
        <reg8 offset="0x13" name="CR13">
            <bitfield low="0" high="7" name="OFFSET_0_7"/>
        </reg8>
        <reg8 offset="0x14" name="CR14">
            <bitfield low="0" high="4" name="UNDERLINE_POS"/>
            <bitfield pos="5" name="ADDR_DIV4"/>
            <bitfield pos="6" name="ADDR_DWORD"/>
        </reg8>
        <reg8 offset="0x15" name="CR15">
            <bitfield low="0" high="7" name="VBS_0_7"/>
        </reg8>
        <reg8 offset="0x16" name="CR16">
            <bitfield low="0" high="7" name="VBE_0_7"/>
        </reg8>
        <reg8 offset="0x17" name="CR17">
            <bitfield pos="0" name="CGA_INTERLEAVE"/>
            <bitfield pos="1" name="HGC_INTERLEAVE"/>
            <bitfield pos="2" name="SCAN_DIV2"/>
            <bitfield pos="3" name="ADDR_DIV2"/>
            <bitfield pos="5" name="ADDR_ROT_MODE">
                <value value="0" name="13_TO_0"/>
                <value value="1" name="15_TO_0"/>
            </bitfield>
            <bitfield pos="6" name="ADDR_WORD"/>
            <bitfield pos="7" name="DISPLAY_ENABLE"/>
        </reg8>
        <reg8 offset="0x18" name="CR18">
            <bitfield low="0" high="7" name="VLC_0_7"/> for reads </reg8>
        <reg8 offset="0x1f" name="LOCK" variants="NV4:G80">
            <value value="0" name="LOCKED"/>
            <value value="3" name="UNLOCKED"> for writes </value>
            <value value="0x57" name="UNLOCK"/>
            <value value="0x99" name="LOCK"/>
        </reg8>
        <reg8 offset="0x22" name="MEM_LATCH"/>
        <reg8 offset="0x24" name="AR_STATE">
            <bitfield pos="7" name="FLIPFLOP">
                <value value="0" name="ARX"/>
                <value value="1" name="AR"/>
            </bitfield>
        </reg8>
        <reg8 offset="0x26" name="ARX" type="vga_arx"/>
        <array offset="0x60" name="PANEL" stride="0x20" length="1" variants="G80-">
            <reg8 offset="0x00" name="HORIZ_TOTAL_M1_LO"/>
            <reg8 offset="0x01" name="HORIZ_TOTAL_M1_HI"/>
            <reg8 offset="0x02" name="HORIZ_DISPLAY_M1_LO"/>
            <reg8 offset="0x03" name="HORIZ_DISPLAY_M1_HI"/>
            <reg8 offset="0x04" name="HORIZ_WINDOW_START_LO"/>
            <reg8 offset="0x05" name="HORIZ_WINDOW_START_HI"/>
            <reg8 offset="0x06" name="HORIZ_WINDOW_END_LO"/>
            <reg8 offset="0x07" name="HORIZ_WINDOW_END_HI"/>
            <reg8 offset="0x08" name="HORIZ_BLANK_START_LO"/>
            <reg8 offset="0x09" name="HORIZ_BLANK_START_HI"/>
            <reg8 offset="0x0a" name="HORIZ_BLANK_END_LO"/>
            <reg8 offset="0x0b" name="HORIZ_BLANK_END_HI"/>
            <reg8 offset="0x10" name="VERT_TOTAL_M1_LO"/>
            <reg8 offset="0x11" name="VERT_TOTAL_M1_HI"/>
            <reg8 offset="0x12" name="VERT_DISPLAY_M1_LO"/>
            <reg8 offset="0x13" name="VERT_DISPLAY_M1_HI"/>
            <reg8 offset="0x14" name="VERT_WINDOW_START_LO"/>
            <reg8 offset="0x15" name="VERT_WINDOW_START_HI"/>
            <reg8 offset="0x16" name="VERT_WINDOW_END_LO"/>
            <reg8 offset="0x17" name="VERT_WINDOW_END_HI"/>
            <reg8 offset="0x18" name="VERT_BLANK_START_LO"/>
            <reg8 offset="0x19" name="VERT_BLANK_START_HI"/>
            <reg8 offset="0x1a" name="VERT_BLANK_END_LO"/>
            <reg8 offset="0x1b" name="VERT_BLANK_END_HI"/>
            <reg8 offset="0x1f" name="IDX_SELECT"> selects which set of above registers is accessed </reg8>
        </array>
        <reg8 offset="0x90" name="STACK_VAL" variants="NV41:G80"/>
        <reg8 offset="0x91" name="STACK_CTRL" type="vga_stack_ctrl" variants="NV41:G80"/>
        <reg8 offset="0xa2" name="STACK_VAL" variants="G80-"/>
        <reg8 offset="0xa3" name="STACK_CTRL" type="vga_stack_ctrl" variants="G80-"/>
    </group>
    <domain name="NV_AR" bare="yes" prefix="chipset">
        <stripe name="AR">
            <use-group name="vga_ar"/>
        </stripe>
    </domain>
    <domain name="NV_SR" bare="yes" prefix="chipset">
        <stripe name="SR">
            <use-group name="vga_sr"/>
        </stripe>
    </domain>
    <domain name="NV_GR" bare="yes" prefix="chipset">
        <stripe name="GR">
            <use-group name="vga_gr"/>
        </stripe>
    </domain>
    <domain name="NV_CR" bare="yes" prefix="chipset">
        <stripe name="CR">
            <use-group name="vga_cr"/>
        </stripe>
    </domain>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <reg8 offset="0xa0000" name="PRMFB" length="0x20000" variants="NV3-"/>
        <reg8 offset="0x6e0000" name="PRMFB" length="0x20000" variants="NV1:NV3"/>
        <group name="nv_vga_vio">
            <reg8 offset="0x3c2" name="MISC_W" access="w"/>
            <reg8 offset="0x3c3" name="VSE2"/>
            <reg8 offset="0x3c4" name="SRX"/>
            <reg8 offset="0x3c5" name="SR"/>
            <reg8 offset="0x3cc" name="MISC_R" access="r"/>
            <reg8 offset="0x3ce" name="GRX"/>
            <reg8 offset="0x3cf" name="GR"/>
        </group>
        <group name="nv_vga_cio">
            <reg8 offset="0x3b4" name="CRX_MONO"/>
            <reg8 offset="0x3b5" name="CR_MONO"/>
            <reg8 offset="0x3ba" name="FC_MONO" access="w"/>
            <reg8 offset="0x3ba" name="INP1_MONO" access="r"/>
            <reg8 offset="0x3c0" name="ARX"/>
            <reg8 offset="0x3c1" name="AR_R"/>
            <reg8 offset="0x3c2" name="INP0" access="r"/>
            <reg8 offset="0x3ca" name="FC" access="r"/>
            <reg8 offset="0x3d4" name="CRX"/>
            <reg8 offset="0x3d5" name="CR"/>
            <reg8 offset="0x3da" name="FC" access="w"/>
            <reg8 offset="0x3da" name="INP1" access="r"/>
        </group>
        <group name="nv_vga_dio">
            <reg8 offset="0x3c6" name="PAL_MASK"/>
            <reg8 offset="0x3c7" name="PAL_MODE" access="r"/>
            <reg8 offset="0x3c7" name="PAL_RD_INDEX" access="w"/>
            <reg8 offset="0x3c8" name="PAL_INDEX" access="r"/>
            <reg8 offset="0x3c8" name="PAL_WR_INDEX" access="w"/>
            <reg8 offset="0x3c9" name="PAL_DATA"/>
        </group>
    </domain>
    <group name="vga_unk_stack">
        <reg32 offset="0x0" name="VAL"/>
        <reg32 offset="0x4" name="CTRL" type="vga_stack_ctrl"/>
        <reg32 offset="0x8" name="CONFIG">
            <bitfield pos="0" name="PUSH_MODE">
                <value value="0" name="MANUAL"/>
                <value value="1" name="AUTO"/>
            </bitfield>
            <bitfield pos="1" name="POP_MODE">
                <value value="0" name="MANUAL"/>
                <value value="1" name="AUTO"/>
            </bitfield>
            <bitfield pos="2" name="MANUAL_POP_MODE">
                <value value="0" name="POP_READ"/>
                <value value="1" name="READ_POP"/>
            </bitfield>
            <bitfield pos="6" name="OVERFLOW_CLEAR" variants="NV41:G80"/>
            <bitfield pos="7" name="UNDERFLOW_CLEAR" variants="NV41:G80"/>
        </reg32>
        <reg32 offset="0xc" name="SP"/>
    </group>
</database>
