Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and Generate
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this core. Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
coregen.cgp already exists.
Closed project file.
Wrote CGP file for project 'coregen1'.
Customize and Generate
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core. Overriding with simulation file type 'Structural'.
Resolving generics for 'microblaze_mcs_v1_4'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core. Overriding with simulation file type 'Structural'.
Applying external generics to 'microblaze_mcs_v1_4'...
Delivering associated files for 'microblaze_mcs_v1_4'...
Generating implementation netlist for 'microblaze_mcs_v1_4'...
INFO:sim - Pre-processing HDL files for 'microblaze_mcs_v1_4'...
Running synthesis for 'microblaze_mcs_v1_4'
Running ngcbuild...
Delivered 3 files into directory C:/NESBoy/fpga_nes/program_test/tmp/_cg/microblaze_mcs_v1_4
INFO:sim - Running microblaze_mcs_gen_script.tcl
INFO:sim - Please source the "microblaze_mcs_setup.tcl" script in the Tcl Console to complete MicroBlaze MCS core generation
Writing VHO instantiation template for 'microblaze_mcs_v1_4'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core. Overriding with simulation file type 'Structural'.
Writing VHDL structural simulation model for 'microblaze_mcs_v1_4'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core. Overriding with simulation file type 'Structural'.
INFO:sim - Running microblaze_mcs_sim_script.tcl
INFO:sim - C_MICROBLAZE_INSTANCE = microblaze_mcs_v1_4
INFO:sim - Netlist filename = ./_cg/microblaze_mcs_v1_4.vhd
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'microblaze_mcs_v1_4'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen1'.