Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 03:51:57 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               995         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.448    -2072.118                   1679                 7562        0.025        0.000                      0                 7562        1.100        0.000                       0                  2809  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.481        0.000                      0                  303        0.239        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  987.623        0.000                      0                 1235        0.054        0.000                      0                 1235      499.500        0.000                       0                   380  
clk_fpga_0                                -2.414    -1978.034                   1635                 5748        0.025        0.000                      0                 5748        1.520        0.000                       0                  2156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.332        0.000                      0                    3        0.129        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               26.023        0.000                      0                  276       30.910        0.000                      0                  276  
clk_fpga_0                       clk1Mhz                               -2.448      -94.084                     44                   44        0.934        0.000                      0                   44  
clk1Mhz                          clk_fpga_0                             2.404        0.000                      0                    1        0.827        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.481ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 2.765ns (32.181%)  route 5.827ns (67.819%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.762     2.879    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.003    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.379 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.379    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.496 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.613    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.730    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.847 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.964 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.964    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.279 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           1.041     5.320    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[28]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.307     5.627 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.733     6.360    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.127     7.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.763 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.261     9.023    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.326     9.349 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.904    10.253    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.877    
                         clock uncertainty           -0.089    32.788    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.054    32.734    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                 22.481    

Slack (MET) :             22.602ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 2.755ns (32.709%)  route 5.668ns (67.291%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 32.735 - 31.250 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.658     1.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.518     2.176 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.916     3.092    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.216 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.216    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.421 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.949     5.370    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X18Y68         LUT4 (Prop_lut4_I1_O)        0.306     5.676 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.825     6.501    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X18Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.625 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.938     7.563    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X18Y65         LUT4 (Prop_lut4_I2_O)        0.152     7.715 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.451     9.166    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.326     9.492 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.589    10.081    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X17Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.485    32.735    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.876    
                         clock uncertainty           -0.089    32.787    
    SLICE_X17Y63         FDRE (Setup_fdre_C_D)       -0.105    32.682    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.682    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 22.602    

Slack (MET) :             22.613ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 2.765ns (32.727%)  route 5.684ns (67.273%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.762     2.879    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.003    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.379 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.379    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.496 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.613    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.730    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.847 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.964 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.964    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.279 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           1.041     5.320    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[28]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.307     5.627 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.733     6.360    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.127     7.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.763 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.180     8.943    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.326     9.269 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.841    10.110    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.877    
                         clock uncertainty           -0.089    32.788    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.066    32.722    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.722    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                 22.613    

Slack (MET) :             22.665ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 2.765ns (32.961%)  route 5.624ns (67.039%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.762     2.879    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.003    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.379 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.379    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.496 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.613    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.730    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.847 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.964 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.964    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.279 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           1.041     5.320    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[28]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.307     5.627 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.733     6.360    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.127     7.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.763 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.253     9.016    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.326     9.342 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.707    10.050    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)       -0.040    32.714    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.714    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 22.665    

Slack (MET) :             22.741ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.755ns (33.102%)  route 5.568ns (66.898%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 32.736 - 31.250 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.658     1.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.518     2.176 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.916     3.092    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.216 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.216    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.421 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.949     5.370    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X18Y68         LUT4 (Prop_lut4_I1_O)        0.306     5.676 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.825     6.501    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X18Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.625 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.938     7.563    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X18Y65         LUT4 (Prop_lut4_I2_O)        0.152     7.715 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.451     9.166    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.326     9.492 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.489     9.981    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X17Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.486    32.736    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.138    32.874    
                         clock uncertainty           -0.089    32.785    
    SLICE_X17Y62         FDRE (Setup_fdre_C_D)       -0.064    32.721    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.721    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 22.741    

Slack (MET) :             22.786ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.755ns (33.418%)  route 5.489ns (66.582%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 32.737 - 31.250 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.658     1.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.518     2.176 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.916     3.092    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.216 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.216    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.421 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.949     5.370    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X18Y68         LUT4 (Prop_lut4_I1_O)        0.306     5.676 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.825     6.501    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X18Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.625 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.938     7.563    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X18Y65         LUT4 (Prop_lut4_I2_O)        0.152     7.715 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.287     9.002    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.574     9.902    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.487    32.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X14Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.841    
                         clock uncertainty           -0.089    32.752    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.064    32.688    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.688    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 22.786    

Slack (MET) :             22.841ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 2.765ns (33.482%)  route 5.493ns (66.518%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 32.736 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.762     2.879    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.003    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.379 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.379    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.496 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.613    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.730    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.847 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.964 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.964    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.279 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           1.041     5.320    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[28]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.307     5.627 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.733     6.360    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.127     7.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.763 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.180     8.943    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.326     9.269 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.650     9.919    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.486    32.736    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.875    
                         clock uncertainty           -0.089    32.786    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.026    32.760    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 22.841    

Slack (MET) :             22.880ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 2.765ns (33.764%)  route 5.424ns (66.236%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.762     2.879    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.003    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.379 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.379    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.496 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.613    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.730    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.847 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.964 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.964    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.279 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           1.041     5.320    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[28]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.307     5.627 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.733     6.360    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.127     7.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.763 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.861     8.624    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.326     8.950 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.900     9.850    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.877    
                         clock uncertainty           -0.089    32.788    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.058    32.730    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 22.880    

Slack (MET) :             22.982ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.755ns (34.228%)  route 5.294ns (65.772%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 32.737 - 31.250 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.658     1.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.518     2.176 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.916     3.092    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.216 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.216    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.421 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.949     5.370    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X18Y68         LUT4 (Prop_lut4_I1_O)        0.306     5.676 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.825     6.501    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X18Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.625 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.938     7.563    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X18Y65         LUT4 (Prop_lut4_I2_O)        0.152     7.715 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.287     9.002    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.379     9.707    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.487    32.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X15Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.841    
                         clock uncertainty           -0.089    32.752    
    SLICE_X15Y62         FDRE (Setup_fdre_C_D)       -0.064    32.688    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.688    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 22.982    

Slack (MET) :             22.989ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 2.765ns (34.363%)  route 5.282ns (65.637%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.762     2.879    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.003    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.379 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.379    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.496 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.613    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.730 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.730    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.847 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.847    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.964 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.964    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.279 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           1.041     5.320    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[28]
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.307     5.627 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.733     6.360    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.127     7.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.763 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.866     8.629    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.326     8.955 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.753     9.708    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)       -0.058    32.696    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.696    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 22.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]
    SLICE_X13Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.905 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.905    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X13Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.827     0.827    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.266     0.561    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.105     0.666    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562     0.562    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]/Q
                         net (fo=5, routed)           0.079     0.782    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.909 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_4
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828     0.828    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                         clock pessimism             -0.266     0.562    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.105     0.667    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562     0.562    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.079     0.782    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[18]
    SLICE_X13Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.909 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X13Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829     0.829    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.105     0.667    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555     0.555    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.079     0.775    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]
    SLICE_X33Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.902 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]_i_1_n_4
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.821     0.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[11]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.105     0.660    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560     0.560    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y32         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.079     0.780    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[6]
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.907 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.907    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X13Y32         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y32         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.266     0.560    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.105     0.665    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.079     0.779    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[30]
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.906 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.906    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X33Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     0.664    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y32         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]
    SLICE_X33Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X33Y32         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823     0.823    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y32         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.266     0.557    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.579     0.579    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X2Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]/Q
                         net (fo=5, routed)           0.082     0.802    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]
    SLICE_X2Y32          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.929 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.929    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X2Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.845     0.845    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X2Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]/C
                         clock pessimism             -0.266     0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.105     0.684    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.575     0.575    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X2Y27          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[2]/Q
                         net (fo=5, routed)           0.082     0.798    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[2]
    SLICE_X2Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.925 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.925    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[0]_i_1_n_4
    SLICE_X2Y27          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.840     0.840    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X2Y27          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[3]/C
                         clock pessimism             -0.265     0.575    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.105     0.680    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.580     0.580    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X2Y33          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/Q
                         net (fo=5, routed)           0.082     0.803    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]
    SLICE_X2Y33          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.930 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.930    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_4
    SLICE_X2Y33          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.846     0.846    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X2Y33          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]/C
                         clock pessimism             -0.266     0.580    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.105     0.685    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X17Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X13Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X13Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X17Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y63     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y62     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      987.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             987.623ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.665ns  (logic 2.444ns (20.951%)  route 9.221ns (79.048%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 1501.490 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.960   513.406    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y14         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490  1501.490    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y14         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.490    
                         clock uncertainty           -0.035  1501.455    
    SLICE_X22Y14         FDRE (Setup_fdre_C_R)       -0.426  1501.029    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][3]
  -------------------------------------------------------------------
                         required time                       1501.029    
                         arrival time                        -513.406    
  -------------------------------------------------------------------
                         slack                                987.623    

Slack (MET) :             987.623ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.665ns  (logic 2.444ns (20.951%)  route 9.221ns (79.048%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 1501.490 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.960   513.406    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y14         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490  1501.490    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y14         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.490    
                         clock uncertainty           -0.035  1501.455    
    SLICE_X22Y14         FDRE (Setup_fdre_C_R)       -0.426  1501.029    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][4]
  -------------------------------------------------------------------
                         required time                       1501.029    
                         arrival time                        -513.406    
  -------------------------------------------------------------------
                         slack                                987.623    

Slack (MET) :             987.623ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.665ns  (logic 2.444ns (20.951%)  route 9.221ns (79.048%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 1501.490 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.960   513.406    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y14         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.490  1501.490    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y14         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.490    
                         clock uncertainty           -0.035  1501.455    
    SLICE_X22Y14         FDRE (Setup_fdre_C_R)       -0.426  1501.029    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][5]
  -------------------------------------------------------------------
                         required time                       1501.029    
                         arrival time                        -513.406    
  -------------------------------------------------------------------
                         slack                                987.623    

Slack (MET) :             987.671ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.616ns  (logic 2.444ns (21.040%)  route 9.172ns (78.960%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.911   513.357    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X22Y15         FDSE (Setup_fdse_C_S)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][6]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -513.357    
  -------------------------------------------------------------------
                         slack                                987.671    

Slack (MET) :             987.671ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.616ns  (logic 2.444ns (21.040%)  route 9.172ns (78.960%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.911   513.357    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X22Y15         FDSE (Setup_fdse_C_S)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][7]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -513.357    
  -------------------------------------------------------------------
                         slack                                987.671    

Slack (MET) :             987.671ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.616ns  (logic 2.444ns (21.040%)  route 9.172ns (78.960%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.911   513.357    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X22Y15         FDSE (Setup_fdse_C_S)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][8]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -513.357    
  -------------------------------------------------------------------
                         slack                                987.671    

Slack (MET) :             987.671ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.616ns  (logic 2.444ns (21.040%)  route 9.172ns (78.960%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.911   513.357    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y15         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y15         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X22Y15         FDRE (Setup_fdre_C_R)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][9]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -513.357    
  -------------------------------------------------------------------
                         slack                                987.671    

Slack (MET) :             987.959ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.328ns  (logic 2.444ns (21.576%)  route 8.883ns (78.424%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.623   513.069    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y16         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y16         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][10]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -513.069    
  -------------------------------------------------------------------
                         slack                                987.959    

Slack (MET) :             987.959ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.328ns  (logic 2.444ns (21.576%)  route 8.883ns (78.424%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.772   504.972    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.124   505.096 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3/O
                         net (fo=1, routed)           0.000   505.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[6][2]_i_3_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   505.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.494    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.608 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   505.608    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.722 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.722    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.836 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   505.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_16_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.950 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   505.950    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_25_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.064 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   506.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_17_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   506.286 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20/O[0]
                         net (fo=1, routed)           0.860   507.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]_i_20_n_7
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.299   507.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31/O
                         net (fo=1, routed)           0.444   507.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_31_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124   508.012 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18/O
                         net (fo=1, routed)           1.330   509.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_18_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.124   509.466 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6/O
                         net (fo=1, routed)           0.855   510.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_6_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.124   510.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1/O
                         net (fo=21, routed)          2.623   513.069    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[2][11]_i_1_n_0
    SLICE_X22Y16         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X22Y16         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X22Y16         FDSE (Setup_fdse_C_S)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[2][11]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -513.069    
  -------------------------------------------------------------------
                         slack                                987.959    

Slack (MET) :             988.177ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        11.035ns  (logic 2.313ns (20.960%)  route 8.722ns (79.040%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 1501.507 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 501.741 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.741   501.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.459   502.200 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          2.706   504.906    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124   505.030 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[5][1]_i_2/O
                         net (fo=1, routed)           0.000   505.030    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress[5][1]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.406 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000   505.406    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][1]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.523 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   505.523    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_9_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.640 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   505.640    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_4_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.757 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   505.757    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_15_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.874 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000   505.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_20_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   506.093 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_16/O[0]
                         net (fo=1, routed)           0.951   507.044    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_16_n_7
    SLICE_X26Y58         LUT4 (Prop_lut4_I0_O)        0.295   507.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_32/O
                         net (fo=1, routed)           0.661   508.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_32_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I5_O)        0.124   508.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_17/O
                         net (fo=1, routed)           0.794   508.917    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_17_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124   509.041 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_5/O
                         net (fo=1, routed)           0.795   509.836    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_5_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124   509.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_1/O
                         net (fo=22, routed)          2.816   512.776    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.507  1501.507    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y49          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.507    
                         clock uncertainty           -0.035  1501.472    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.519  1500.953    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]
  -------------------------------------------------------------------
                         required time                       1500.953    
                         arrival time                        -512.776    
  -------------------------------------------------------------------
                         slack                                988.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.546ns  (logic 0.167ns (30.609%)  route 0.379ns (69.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.564   500.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   500.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][9]/Q
                         net (fo=6, routed)           0.379   501.109    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][9]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   501.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.055    
                         arrival time                         501.109    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.626%)  route 0.161ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.559   500.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y36         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDSE (Prop_fdse_C_Q)         0.146   500.705 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/Q
                         net (fo=2, routed)           0.161   500.865    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][8]
    RAMB36_X1Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.865    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.670%)  route 0.160ns (52.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.146   500.706 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/Q
                         net (fo=2, routed)           0.160   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][10]
    RAMB36_X1Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.866    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.564ns  (logic 0.146ns (25.887%)  route 0.418ns (74.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y50         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][5]/Q
                         net (fo=6, routed)           0.418   501.126    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][5]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   501.057    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.057    
                         arrival time                         501.126    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.564ns  (logic 0.146ns (25.887%)  route 0.418ns (74.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y50         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][5]/Q
                         net (fo=6, routed)           0.418   501.126    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][5]
    RAMB18_X1Y19         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y19         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   501.057    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                       -501.057    
                         arrival time                         501.126    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.571ns  (logic 0.146ns (25.567%)  route 0.425ns (74.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y50         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][6]/Q
                         net (fo=6, routed)           0.425   501.133    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][6]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   501.057    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.057    
                         arrival time                         501.133    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.571ns  (logic 0.146ns (25.567%)  route 0.425ns (74.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X33Y50         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[0][6]/Q
                         net (fo=6, routed)           0.425   501.133    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[0][6]
    RAMB18_X1Y19         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y19         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   501.057    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                       -501.057    
                         arrival time                         501.133    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[7][0]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.972%)  route 0.172ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[7][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDSE (Prop_fdse_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[7][0]/Q
                         net (fo=4, routed)           0.172   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[7][0]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.872    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[7][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.792%)  route 0.173ns (54.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.559   500.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y15         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[7][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDSE (Prop_fdse_C_Q)         0.146   500.705 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[7][8]/Q
                         net (fo=4, routed)           0.173   500.877    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[7][8]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.877    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.325ns  (logic 0.167ns (51.452%)  route 0.158ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.564   500.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y53          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.167   500.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/Q
                         net (fo=2, routed)           0.158   500.888    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][4]
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.622    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                       -500.805    
                         arrival time                         500.888    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y3   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y20  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y12  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y26  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y23   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y23   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y27   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y27   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y23   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y23   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y26   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y27   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y27   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1635  Failing Endpoints,  Worst Slack       -2.414ns,  Total Violation    -1978.034ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[4][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.651ns  (logic 2.932ns (44.082%)  route 3.719ns (55.918%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.190 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X29Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count_reg[4]/Q
                         net (fo=55, routed)          1.028     6.968    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count[4]
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.092 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in_carry_i_3/O
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in_carry_i_3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.625 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in_carry/CO[3]
                         net (fo=1, routed)           0.000     7.625    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in_carry_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in_carry__0/O[3]
                         net (fo=2, routed)           0.775     8.714    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_0_in__9[10]
    SLICE_X19Y41         LUT4 (Prop_lut4_I2_O)        0.307     9.021 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in__25_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.021    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in__25_carry__0_i_7_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.571 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in__25_carry__0_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.842 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in__25_carry__1/CO[0]
                         net (fo=1, routed)           0.996    10.839    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/p_11_in
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.373    11.212 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress[4][13]_i_1/O
                         net (fo=14, routed)          0.920    12.132    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress[4][13]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.498    10.190    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X6Y32          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.320    
                         clock uncertainty           -0.083    10.237    
    SLICE_X6Y32          FDRE (Setup_fdre_C_R)       -0.519     9.718    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[4][3]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.379ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.568ns  (logic 2.454ns (68.775%)  route 1.114ns (31.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.114     9.075    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 -2.379    

Slack (VIOLATED) :        -2.379ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[21]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.568ns  (logic 2.454ns (68.775%)  route 1.114ns (31.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.114     9.075    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 -2.379    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[24]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.564ns  (logic 2.454ns (68.865%)  route 1.110ns (31.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.110     9.070    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[25]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.564ns  (logic 2.454ns (68.865%)  route 1.110ns (31.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.110     9.070    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[26]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.564ns  (logic 2.454ns (68.865%)  route 1.110ns (31.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.110     9.070    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[27]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.564ns  (logic 2.454ns (68.865%)  route 1.110ns (31.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.110     9.070    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.555ns  (logic 2.454ns (69.033%)  route 1.101ns (30.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.282 - 7.500 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 5.523 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.715     5.523    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X1Y19         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.977 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.101     9.078    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[0]_18[11]
    DSP48_X1Y18          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.590    10.282    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y18          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.512    
                         clock uncertainty           -0.083    10.430    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     6.708    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[21]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.555ns  (logic 2.454ns (69.033%)  route 1.101ns (30.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.282 - 7.500 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 5.523 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.715     5.523    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X1Y19         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.977 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.101     9.078    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[0]_18[11]
    DSP48_X1Y18          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.590    10.282    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y18          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.512    
                         clock uncertainty           -0.083    10.430    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     6.708    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.370ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[11]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.560ns  (logic 2.454ns (68.942%)  route 1.106ns (31.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 5.506 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.698     5.506    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.960 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.106     9.066    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[6]_16[11]
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y8           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.501    
                         clock uncertainty           -0.083    10.418    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.722     6.696    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 -2.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.777%)  route 0.152ns (40.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.550     0.891    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y28         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDSE (Prop_fdse_C_Q)         0.128     1.018 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[25]/Q
                         net (fo=1, routed)           0.152     1.171    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[25]
    SLICE_X21Y27         LUT5 (Prop_lut5_I1_O)        0.098     1.269 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3[25]_i_1/O
                         net (fo=1, routed)           0.000     1.269    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[25]
    SLICE_X21Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.817     1.187    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.091     1.244    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.548     0.889    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.118     1.148    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X22Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.813     1.183    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y23         FDRE (Hold_fdre_C_CE)       -0.039     1.110    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.548     0.889    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.118     1.148    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X22Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.813     1.183    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y23         FDRE (Hold_fdre_C_CE)       -0.039     1.110    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.548     0.889    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.118     1.148    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X22Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.813     1.183    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y23         FDRE (Hold_fdre_C_CE)       -0.039     1.110    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[35]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.062%)  route 0.238ns (61.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 3.693 - 2.500 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 3.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.559     3.399    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[35]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.146     3.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[35]/Q
                         net (fo=3, routed)           0.238     3.783    MicroBlaze_i/MaximumFinder_0/inst/XCORR[31]
    SLICE_X22Y36         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.823     3.693    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X22Y36         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.659    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.079     3.738    MicroBlaze_i/MaximumFinder_0/inst/max_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.247ns (60.400%)  route 0.162ns (39.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.547     0.888    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDSE (Prop_fdse_C_Q)         0.148     1.036 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[30]/Q
                         net (fo=1, routed)           0.162     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[30]
    SLICE_X22Y26         LUT5 (Prop_lut5_I1_O)        0.099     1.296 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].reg3[30]_i_1/O
                         net (fo=1, routed)           0.000     1.296    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[30]
    SLICE_X22Y26         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.813     1.183    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y26         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].reg3_reg[30]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.092     1.241    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.387ns  (logic 0.167ns (43.167%)  route 0.220ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 3.692 - 2.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 3.395 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.554     3.395    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X20Y32         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.167     3.562 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[18]/Q
                         net (fo=3, routed)           0.220     3.781    MicroBlaze_i/MaximumFinder_0/inst/XCORR[14]
    SLICE_X23Y34         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.822     3.692    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X23Y34         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.658    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.054     3.712    MicroBlaze_i/MaximumFinder_0/inst/max_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/ADDRBWRADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.370%)  route 0.162ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 3.741 - 2.500 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 3.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.564     3.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.146     3.550 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][0]/Q
                         net (fo=32, routed)          0.162     3.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddressB[7][0]
    RAMB18_X0Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.871     3.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X0Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.281     3.460    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     3.643    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.370%)  route 0.162ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 3.741 - 2.500 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 3.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.564     3.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.146     3.550 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][2]/Q
                         net (fo=32, routed)          0.162     3.713    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddressB[7][2]
    RAMB18_X0Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.871     3.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X0Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.281     3.460    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     3.643    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.853%)  route 0.242ns (63.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.547     0.888    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.242     1.270    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[10]
    SLICE_X19Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.818     1.188    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y27         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.046     1.200    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y3   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y20  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y12  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y26  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y37  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y37  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y23  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y39  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y37  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y37  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y38  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.332ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.883ns  (logic 1.259ns (32.420%)  route 2.624ns (67.579%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 563.990 - 562.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 501.674 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.674   501.674    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.484   502.158 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/Q
                         net (fo=1, routed)           1.378   503.536    MicroBlaze_i/Serializer_2/inst/waveIn[7]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.323   503.859 r  MicroBlaze_i/Serializer_2/inst/MISO_i_15/O
                         net (fo=1, routed)           0.643   504.503    MicroBlaze_i/Serializer_2/inst/MISO_i_15_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I2_O)        0.328   504.831 r  MicroBlaze_i/Serializer_2/inst/MISO_i_6/O
                         net (fo=1, routed)           0.603   505.433    MicroBlaze_i/Serializer_2/inst/MISO_i_6_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124   505.557 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.557    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.490   563.990    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X16Y31         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.990    
                         clock uncertainty           -0.178   563.812    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.077   563.889    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.889    
                         arrival time                        -505.557    
  -------------------------------------------------------------------
                         slack                                 58.332    

Slack (MET) :             58.392ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.833ns  (logic 1.020ns (26.609%)  route 2.813ns (73.395%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 563.982 - 562.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.655   501.655    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X32Y66         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.524   502.179 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.957   503.136    MicroBlaze_i/Serializer_0/inst/waveIn[8]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.124   503.260 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.738   503.998    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X30Y66         LUT3 (Prop_lut3_I2_O)        0.124   504.122 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.666   504.788    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124   504.912 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.452   505.364    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124   505.488 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.488    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482   563.982    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X30Y66         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.982    
                         clock uncertainty           -0.178   563.803    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.077   563.880    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.880    
                         arrival time                        -505.488    
  -------------------------------------------------------------------
                         slack                                 58.392    

Slack (MET) :             58.614ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.615ns  (logic 1.020ns (28.219%)  route 2.595ns (71.783%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 563.999 - 562.500 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.669   501.669    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y30         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.524   502.193 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/Q
                         net (fo=1, routed)           1.161   503.354    MicroBlaze_i/Serializer_1/inst/waveIn[10]
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.124   503.478 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.312   503.790    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.124   503.914 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.670   504.584    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124   504.708 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.452   505.160    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124   505.284 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.284    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499   563.999    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.999    
                         clock uncertainty           -0.178   563.821    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.077   563.898    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.898    
                         arrival time                        -505.284    
  -------------------------------------------------------------------
                         slack                                 58.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.695ns  (logic 0.294ns (42.294%)  route 0.401ns (57.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 500.823 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.556   500.556    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X32Y66         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.151   500.707 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.166   500.873    MicroBlaze_i/Serializer_0/inst/waveIn[9]
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.098   500.971 r  MicroBlaze_i/Serializer_0/inst/MISO_i_4/O
                         net (fo=1, routed)           0.235   501.206    MicroBlaze_i/Serializer_0/inst/MISO_i_4_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.045   501.251 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.251    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823   500.823    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X30Y66         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.823    
                         clock uncertainty            0.178   501.002    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.120   501.122    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.121    
                         arrival time                         501.251    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.715ns  (logic 0.294ns (41.143%)  route 0.421ns (58.853%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 500.826 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.558   500.558    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y30         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.151   500.709 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.198   500.906    MicroBlaze_i/Serializer_1/inst/waveIn[9]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.098   501.004 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.223   501.227    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.045   501.272 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.272    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826   500.826    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y32          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.826    
                         clock uncertainty            0.178   501.005    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.120   501.125    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.124    
                         arrival time                         501.272    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.898ns  (logic 0.276ns (30.740%)  route 0.622ns (69.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 500.822 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.561   500.561    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.133   500.694 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.345   501.038    MicroBlaze_i/Serializer_2/inst/waveIn[1]
    SLICE_X16Y32         LUT5 (Prop_lut5_I2_O)        0.098   501.136 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.277   501.413    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I2_O)        0.045   501.458 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.458    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822   500.822    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X16Y31         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.822    
                         clock uncertainty            0.178   501.001    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.120   501.121    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.120    
                         arrival time                         501.458    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       26.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.023ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.190ns  (logic 0.524ns (12.507%)  route 3.666ns (87.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.524   470.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=8, routed)           3.666   474.601    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.601    
  -------------------------------------------------------------------
                         slack                                 26.023    

Slack (MET) :             26.157ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.057ns  (logic 0.524ns (12.917%)  route 3.533ns (87.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 470.410 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.660   470.410    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.524   470.934 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=8, routed)           3.533   474.467    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.467    
  -------------------------------------------------------------------
                         slack                                 26.157    

Slack (MET) :             26.158ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.057ns  (logic 0.459ns (11.315%)  route 3.598ns (88.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 470.412 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.662   470.412    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.459   470.871 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           3.598   474.469    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.469    
  -------------------------------------------------------------------
                         slack                                 26.158    

Slack (MET) :             26.163ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.052ns  (logic 0.459ns (11.329%)  route 3.593ns (88.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 470.412 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.662   470.412    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.459   470.871 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=8, routed)           3.593   474.464    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.464    
  -------------------------------------------------------------------
                         slack                                 26.163    

Slack (MET) :             26.268ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.948ns  (logic 0.524ns (13.272%)  route 3.424ns (86.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 470.410 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.660   470.410    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.524   470.934 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=8, routed)           3.424   474.358    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.358    
  -------------------------------------------------------------------
                         slack                                 26.268    

Slack (MET) :             26.350ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.864ns  (logic 0.459ns (11.878%)  route 3.405ns (88.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 470.412 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.662   470.412    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.459   470.871 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           3.405   474.276    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.276    
  -------------------------------------------------------------------
                         slack                                 26.350    

Slack (MET) :             26.357ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.859ns  (logic 0.524ns (13.579%)  route 3.335ns (86.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 470.410 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.660   470.410    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.524   470.934 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=8, routed)           3.335   474.269    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.269    
  -------------------------------------------------------------------
                         slack                                 26.357    

Slack (MET) :             26.431ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.785ns  (logic 0.524ns (13.844%)  route 3.261ns (86.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 470.410 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.660   470.410    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   470.934 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=8, routed)           3.261   474.195    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[1]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.195    
  -------------------------------------------------------------------
                         slack                                 26.431    

Slack (MET) :             26.616ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.332ns  (logic 0.484ns (14.527%)  route 2.848ns (85.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 501.522 - 500.000 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 470.488 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.738   470.488    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.484   470.972 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=8, routed)           2.848   473.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[9]
    RAMB18_X2Y26         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.522   501.522    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y26         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.522    
                         clock uncertainty           -0.178   501.344    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.908   500.436    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1
  -------------------------------------------------------------------
                         required time                        500.436    
                         arrival time                        -473.820    
  -------------------------------------------------------------------
                         slack                                 26.616    

Slack (MET) :             26.645ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.397ns  (logic 0.484ns (14.249%)  route 2.913ns (85.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 470.410 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.660   470.410    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.484   470.894 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=8, routed)           2.913   473.807    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.539   501.539    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.909   500.451    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.451    
                         arrival time                        -473.807    
  -------------------------------------------------------------------
                         slack                                 26.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.910ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.246%)  route 0.307ns (67.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 531.805 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555   531.805    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X35Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.146   531.951 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           0.307   532.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.257    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.913ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.455ns  (logic 0.146ns (32.103%)  route 0.309ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X14Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=7, routed)           0.309   532.261    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[3]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.261    
  -------------------------------------------------------------------
                         slack                                 30.913    

Slack (MET) :             30.915ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.963%)  route 0.311ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X14Y63         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=7, routed)           0.311   532.263    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[7]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.263    
  -------------------------------------------------------------------
                         slack                                 30.915    

Slack (MET) :             30.931ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.473ns  (logic 0.146ns (30.885%)  route 0.327ns (69.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 531.808 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558   531.808    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.146   531.954 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=7, routed)           0.327   532.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[5]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.280    
  -------------------------------------------------------------------
                         slack                                 30.931    

Slack (MET) :             30.951ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.461ns  (logic 0.167ns (36.227%)  route 0.294ns (63.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 531.832 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.582   531.832    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.167   531.999 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=8, routed)           0.294   532.293    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X2Y12         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y12         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.293    
  -------------------------------------------------------------------
                         slack                                 30.951    

Slack (MET) :             30.951ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.461ns  (logic 0.167ns (36.227%)  route 0.294ns (63.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 531.832 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.582   531.832    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.167   531.999 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=8, routed)           0.294   532.293    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X2Y12         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y12         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram09_reg_1
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.293    
  -------------------------------------------------------------------
                         slack                                 30.951    

Slack (MET) :             30.952ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.496ns  (logic 0.167ns (33.667%)  route 0.329ns (66.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.167   531.970 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=8, routed)           0.329   532.299    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.299    
  -------------------------------------------------------------------
                         slack                                 30.952    

Slack (MET) :             30.952ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.496ns  (logic 0.167ns (33.641%)  route 0.329ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.167   531.970 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=8, routed)           0.329   532.299    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.299    
  -------------------------------------------------------------------
                         slack                                 30.952    

Slack (MET) :             30.957ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.498ns  (logic 0.146ns (29.328%)  route 0.352ns (70.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 531.808 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558   531.808    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X14Y62         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.146   531.954 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=7, routed)           0.352   532.305    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[8]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.306    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.969ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.513ns  (logic 0.167ns (32.549%)  route 0.346ns (67.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.167   531.970 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=8, routed)           0.346   532.316    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y7          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.316    
  -------------------------------------------------------------------
                         slack                                 30.969    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           44  Failing Endpoints,  Worst Slack       -2.448ns,  Total Violation      -94.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.377ns  (logic 2.826ns (52.553%)  route 2.551ns (47.447%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.540   503.347    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.519   500.899    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                        500.899    
                         arrival time                        -503.347    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.377ns  (logic 2.826ns (52.553%)  route 2.551ns (47.447%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.540   503.347    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.519   500.899    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                        500.899    
                         arrival time                        -503.347    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.377ns  (logic 2.826ns (52.553%)  route 2.551ns (47.447%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.540   503.347    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.519   500.899    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                        500.899    
                         arrival time                        -503.347    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.377ns  (logic 2.826ns (52.553%)  route 2.551ns (47.447%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.540   503.347    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.519   500.899    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                        500.899    
                         arrival time                        -503.347    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.370ns  (logic 2.826ns (52.622%)  route 2.544ns (47.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.340    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X11Y33         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.370ns  (logic 2.826ns (52.622%)  route 2.544ns (47.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.340    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X11Y33         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.370ns  (logic 2.826ns (52.622%)  route 2.544ns (47.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.340    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X11Y33         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.370ns  (logic 2.826ns (52.622%)  route 2.544ns (47.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.340    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X11Y33         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.370ns  (logic 2.826ns (52.622%)  route 2.544ns (47.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.340    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X11Y33         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.370ns  (logic 2.826ns (52.622%)  route 2.544ns (47.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 497.970 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.662   497.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456   498.426 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.650   499.076    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X15Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   499.583 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.583    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.697 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.697    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.811 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.811    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.925 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.925    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.039 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.039    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.153 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.153    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.466 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.577   501.043    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.306   501.349 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.899 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.683    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124   502.807 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.533   503.340    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X11Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X11Y33         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.935ns  (logic 0.340ns (36.374%)  route 0.595ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.321   501.659    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045   501.704 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.127   501.831    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X11Y31         FDRE (Hold_fdre_C_R)        -0.011   500.897    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.897    
                         arrival time                         501.831    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.935ns  (logic 0.340ns (36.374%)  route 0.595ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.321   501.659    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045   501.704 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.127   501.831    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X11Y31         FDRE (Hold_fdre_C_R)        -0.011   500.897    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.897    
                         arrival time                         501.831    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.994ns  (logic 0.340ns (34.212%)  route 0.654ns (65.788%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 500.823 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.321   501.659    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045   501.704 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.186   501.890    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.823   500.823    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.823    
                         clock uncertainty            0.083   500.906    
    SLICE_X10Y29         FDRE (Hold_fdre_C_R)         0.013   500.919    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.919    
                         arrival time                         501.890    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.994ns  (logic 0.340ns (34.212%)  route 0.654ns (65.788%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 500.823 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.321   501.659    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045   501.704 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.186   501.890    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.823   500.823    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.823    
                         clock uncertainty            0.083   500.906    
    SLICE_X10Y29         FDRE (Hold_fdre_C_R)         0.013   500.919    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.919    
                         arrival time                         501.890    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.994ns  (logic 0.340ns (34.212%)  route 0.654ns (65.788%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 500.823 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.321   501.659    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045   501.704 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.186   501.890    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.823   500.823    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.823    
                         clock uncertainty            0.083   500.906    
    SLICE_X10Y29         FDRE (Hold_fdre_C_R)         0.013   500.919    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.919    
                         arrival time                         501.890    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.186%)  route 0.685ns (66.814%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.367   501.705    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.045   501.750 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.171   501.921    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.013   500.921    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.921    
                         arrival time                         501.921    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.186%)  route 0.685ns (66.814%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.367   501.705    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.045   501.750 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.171   501.921    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.013   500.921    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.921    
                         arrival time                         501.921    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.186%)  route 0.685ns (66.814%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.367   501.705    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.045   501.750 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.171   501.921    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.013   500.921    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.921    
                         arrival time                         501.921    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.186%)  route 0.685ns (66.814%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.367   501.705    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.045   501.750 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.171   501.921    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.013   500.921    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.921    
                         arrival time                         501.921    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.025ns  (logic 0.340ns (33.186%)  route 0.685ns (66.814%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 500.897 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.556   500.897    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y28         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141   501.038 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.146   501.184    MicroBlaze_i/SineWaveGen_0/inst/delay[30]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045   501.229 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000   501.229    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.338 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.367   501.705    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.045   501.750 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.171   501.921    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.825   500.825    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X10Y31         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.013   500.921    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.921    
                         arrival time                         501.921    
  -------------------------------------------------------------------
                         slack                                  1.000    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.971ns  (logic 0.056ns (5.769%)  route 0.915ns (94.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.921ns = ( 503.420 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.915   500.915    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.056   500.971 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   500.971    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.580   503.420    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X38Y27         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.420    
                         clock uncertainty           -0.083   503.338    
    SLICE_X38Y27         FDRE (Setup_fdre_C_D)        0.037   503.375    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.375    
                         arrival time                        -500.971    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.789ns  (logic 0.100ns (5.589%)  route 1.689ns (94.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 1000.543 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.689  1001.689    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.100  1001.789 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.789    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.735  1000.543    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X38Y27         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.543    
                         clock uncertainty            0.083  1000.626    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.336  1000.962    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.962    
                         arrival time                        1001.789    
  -------------------------------------------------------------------
                         slack                                  0.827    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.689ns  (logic 0.124ns (4.611%)  route 2.565ns (95.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.565     2.565    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.689 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.689    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.483     2.675    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.045ns (3.771%)  route 1.148ns (96.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.148     1.148    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.193 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.193    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.815     1.185    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 0.580ns (12.790%)  route 3.955ns (87.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.250     6.746    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.870 f  <hidden>
                         net (fo=3, routed)           0.705     7.575    <hidden>
    SLICE_X7Y16          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.499     2.691    <hidden>
    SLICE_X7Y16          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 0.580ns (12.790%)  route 3.955ns (87.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.250     6.746    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.870 f  <hidden>
                         net (fo=3, routed)           0.705     7.575    <hidden>
    SLICE_X7Y16          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.499     2.691    <hidden>
    SLICE_X7Y16          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 0.580ns (12.790%)  route 3.955ns (87.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.250     6.746    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.870 f  <hidden>
                         net (fo=3, routed)           0.705     7.575    <hidden>
    SLICE_X7Y16          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.499     2.691    <hidden>
    SLICE_X7Y16          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.580ns (13.013%)  route 3.877ns (86.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.255     6.751    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.875 f  <hidden>
                         net (fo=3, routed)           0.622     7.497    <hidden>
    SLICE_X10Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.500     2.693    <hidden>
    SLICE_X10Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.580ns (13.013%)  route 3.877ns (86.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.255     6.751    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.875 f  <hidden>
                         net (fo=3, routed)           0.622     7.497    <hidden>
    SLICE_X10Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.500     2.693    <hidden>
    SLICE_X10Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.580ns (13.013%)  route 3.877ns (86.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.255     6.751    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.875 f  <hidden>
                         net (fo=3, routed)           0.622     7.497    <hidden>
    SLICE_X10Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.500     2.693    <hidden>
    SLICE_X10Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.609ns (13.853%)  route 3.787ns (86.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.255     6.751    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.153     6.904 f  <hidden>
                         net (fo=3, routed)           0.532     7.436    <hidden>
    SLICE_X11Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.500     2.693    <hidden>
    SLICE_X11Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.609ns (13.853%)  route 3.787ns (86.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.255     6.751    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.153     6.904 f  <hidden>
                         net (fo=3, routed)           0.532     7.436    <hidden>
    SLICE_X11Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.500     2.693    <hidden>
    SLICE_X11Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.609ns (13.853%)  route 3.787ns (86.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.255     6.751    <hidden>
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.153     6.904 f  <hidden>
                         net (fo=3, routed)           0.532     7.436    <hidden>
    SLICE_X11Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.500     2.693    <hidden>
    SLICE_X11Y16         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 0.609ns (13.924%)  route 3.765ns (86.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.732     3.040    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.880     6.376    <hidden>
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.153     6.529 f  <hidden>
                         net (fo=3, routed)           0.885     7.414    <hidden>
    SLICE_X13Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.497     2.689    <hidden>
    SLICE_X13Y18         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.956%)  route 0.590ns (76.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.554     0.895    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y20         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.403     1.438    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.483 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.188     1.671    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X35Y24         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.816     1.186    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X35Y24         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.581%)  route 0.600ns (76.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.416     1.475    <hidden>
    SLICE_X34Y27         LUT1 (Prop_lut1_I0_O)        0.044     1.519 f  <hidden>
                         net (fo=3, routed)           0.183     1.702    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.818     1.188    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.581%)  route 0.600ns (76.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.416     1.475    <hidden>
    SLICE_X34Y27         LUT1 (Prop_lut1_I0_O)        0.044     1.519 f  <hidden>
                         net (fo=3, routed)           0.183     1.702    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.818     1.188    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.581%)  route 0.600ns (76.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.416     1.475    <hidden>
    SLICE_X34Y27         LUT1 (Prop_lut1_I0_O)        0.044     1.519 f  <hidden>
                         net (fo=3, routed)           0.183     1.702    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.818     1.188    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.183ns (22.205%)  route 0.641ns (77.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.518     1.576    <hidden>
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.618 f  <hidden>
                         net (fo=3, routed)           0.124     1.742    <hidden>
    SLICE_X35Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.817     1.187    <hidden>
    SLICE_X35Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.183ns (22.205%)  route 0.641ns (77.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.518     1.576    <hidden>
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.618 f  <hidden>
                         net (fo=3, routed)           0.124     1.742    <hidden>
    SLICE_X35Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.817     1.187    <hidden>
    SLICE_X35Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.183ns (22.205%)  route 0.641ns (77.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.518     1.576    <hidden>
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.618 f  <hidden>
                         net (fo=3, routed)           0.124     1.742    <hidden>
    SLICE_X35Y23         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.817     1.187    <hidden>
    SLICE_X35Y23         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.342%)  route 0.647ns (77.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.416     1.475    <hidden>
    SLICE_X34Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  <hidden>
                         net (fo=3, routed)           0.230     1.750    <hidden>
    SLICE_X34Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.819     1.189    <hidden>
    SLICE_X34Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.342%)  route 0.647ns (77.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.416     1.475    <hidden>
    SLICE_X34Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  <hidden>
                         net (fo=3, routed)           0.230     1.750    <hidden>
    SLICE_X34Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.819     1.189    <hidden>
    SLICE_X34Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.342%)  route 0.647ns (77.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.577     0.918    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y25         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.416     1.475    <hidden>
    SLICE_X34Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.520 f  <hidden>
                         net (fo=3, routed)           0.230     1.750    <hidden>
    SLICE_X34Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.819     1.189    <hidden>
    SLICE_X34Y27         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2160, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





