#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 23 14:24:52 2019
# Process ID: 11260
# Current directory: D:/GithubRepo/LongXinCup/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10968 D:\GithubRepo\LongXinCup\lab_2\lab_2.xpr
# Log file: D:/GithubRepo/LongXinCup/lab_2/vivado.log
# Journal file: D:/GithubRepo/LongXinCup/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GithubRepo/LongXinCup/lab_2/lab_2.xpr
update_compile_order -fileset sources_1
close_project
create_project lab_3 D:/FPGA_projects/Contest/lab_3/lab_3 -part xc7a100tcsg324-1
add_files -scan_for_includes {D:/GithubRepo/LongXinCup/lab_3/adder.v D:/GithubRepo/LongXinCup/lab_3/clk_div.v D:/GithubRepo/LongXinCup/lab_3/pc.v D:/GithubRepo/LongXinCup/lab_3/controller.v D:/GithubRepo/LongXinCup/lab_3/regfile.v D:/GithubRepo/LongXinCup/lab_3/alu_decoder.v D:/GithubRepo/LongXinCup/lab_3/main_decoder.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_ram -dir d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {inst_ram} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/GithubRepo/LongXinCup/lab_3/coe/mipstest.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips inst_ram]
generate_target {instantiation_template} [get_files d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/inst_ram/inst_ram.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/inst_ram/inst_ram.xci]
launch_runs -jobs 2 inst_ram_synth_1
export_simulation -of_objects [get_files d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.ip_user_files -ipstatic_source_dir D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/modelsim} {questa=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/questa} {riviera=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/riviera} {activehdl=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -scan_for_includes {D:/GithubRepo/LongXinCup/lab_3/rtl/pc.v D:/GithubRepo/LongXinCup/lab_3/rtl/main_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/clk_div.v D:/GithubRepo/LongXinCup/lab_3/rtl/controller.v D:/GithubRepo/LongXinCup/lab_3/rtl/adder.v D:/GithubRepo/LongXinCup/lab_3/rtl/regfile.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu_decoder.v}
update_compile_order -fileset sources_1
file mkdir D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sim_1/new/datapath.v w ]
add_files -fileset sim_1 D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sim_1/new/datapath.v
update_compile_order -fileset sim_1
file mkdir D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/new
close [ open D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/new/datapath.v w ]
add_files D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/new/datapath.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sim_1/new/datapath.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sim_1/new/datapath.v
file delete -force D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sim_1/new/datapath.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/adder.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/adder.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/alu_decoder.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/alu_decoder.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/clk_div.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/clk_div.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/controller.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/controller.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/main_decoder.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/main_decoder.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/pc.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/pc.v
export_ip_user_files -of_objects  [get_files D:/GithubRepo/LongXinCup/lab_3/regfile.v] -no_script -reset -force -quiet
remove_files  D:/GithubRepo/LongXinCup/lab_3/regfile.v
add_files -scan_for_includes {D:/GithubRepo/LongXinCup/lab_3/rtl/pc.v D:/GithubRepo/LongXinCup/lab_3/rtl/main_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu.v D:/GithubRepo/LongXinCup/lab_3/rtl/clk_div.v D:/GithubRepo/LongXinCup/lab_3/rtl/controller.v D:/GithubRepo/LongXinCup/lab_3/rtl/adder.v D:/GithubRepo/LongXinCup/lab_3/rtl/regfile.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/sign_extend.v}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_ram -dir d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_ram} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {false}] [get_ips data_ram]
generate_target {instantiation_template} [get_files d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/data_ram/data_ram.xci]
generate_target all [get_files  d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/data_ram/data_ram.xci]
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/data_ram/data_ram.xci]
launch_runs -jobs 2 data_ram_synth_1
export_simulation -of_objects [get_files d:/FPGA_projects/Contest/lab_3/lab_3/lab_3.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.ip_user_files -ipstatic_source_dir D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/modelsim} {questa=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/questa} {riviera=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/riviera} {activehdl=D:/FPGA_projects/Contest/lab_3/lab_3/lab_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -scan_for_includes {D:/GithubRepo/LongXinCup/lab_3/rtl/pc2.v D:/GithubRepo/LongXinCup/lab_3/rtl/pc.v D:/GithubRepo/LongXinCup/lab_3/rtl/main_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/sll2.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu.v D:/GithubRepo/LongXinCup/lab_3/rtl/clk_div.v D:/GithubRepo/LongXinCup/lab_3/rtl/controller.v D:/GithubRepo/LongXinCup/lab_3/rtl/adder.v D:/GithubRepo/LongXinCup/lab_3/rtl/mux2.v D:/GithubRepo/LongXinCup/lab_3/rtl/regfile.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/sign_extend.v}
update_compile_order -fileset sources_1
add_files -scan_for_includes {D:/GithubRepo/LongXinCup/lab_3/rtl/pc2.v D:/GithubRepo/LongXinCup/lab_3/rtl/controller.v D:/GithubRepo/LongXinCup/lab_3/rtl/adder.v D:/GithubRepo/LongXinCup/lab_3/rtl/regfile.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/sign_extend.v D:/GithubRepo/LongXinCup/lab_3/rtl/mips.v D:/GithubRepo/LongXinCup/lab_3/rtl/pc.v D:/GithubRepo/LongXinCup/lab_3/rtl/main_decoder.v D:/GithubRepo/LongXinCup/lab_3/rtl/sll2.v D:/GithubRepo/LongXinCup/lab_3/rtl/alu.v D:/GithubRepo/LongXinCup/lab_3/rtl/clk_div.v D:/GithubRepo/LongXinCup/lab_3/rtl/mux2.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
