# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do multiplicador_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Aula 10/BC/bc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bc
# -- Compiling architecture estrutura of bc
# 
vsim work.bc
# vsim work.bc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bc(estrutura)
add wave *
do [force /clk 0 0ns, 1 10ns -r 20ns
force /Reset 1 0ns, 0 10ns
force /inicio 1 10ns, 0 20ns
force /Az 0 20ns, 1 40ns
force /Bz 0 20ns, 1 40ns, 0 60ns]
# Cannot open macro file: 
run 200ns
