

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc13'
================================================================
* Date:           Fri Jan 14 19:05:41 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      751| 5.110 us | 7.510 us |  511|  751|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |      169|      249| 1.690 us | 2.490 us |  169|  249|   none  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- LOOP_R  |      510|      750| 171 ~ 251 |          -|          -|     3|    no    |
        +----------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|    28|     5868|     5539|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|    28|     5932|     5674|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |        8|  28|  5868|  5539|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        8|  28|  5868|  5539|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------+-----+-----+------------+-----------------------------+--------------+
|tmp_data_V_5          |  in |   32|   ap_none  |         tmp_data_V_5        |    scalar    |
|tmp_data_V_5_ap_vld   |  in |    1|   ap_none  |         tmp_data_V_5        |    scalar    |
|p_read                |  in |   11|   ap_none  |            p_read           |    scalar    |
|p_read_ap_vld         |  in |    1|   ap_none  |            p_read           |    scalar    |
|p_read1               |  in |   11|   ap_none  |           p_read1           |    scalar    |
|p_read1_ap_vld        |  in |    1|   ap_none  |           p_read1           |    scalar    |
|ko_1                  |  in |    9|   ap_none  |             ko_1            |    scalar    |
|ko_1_ap_vld           |  in |    1|   ap_none  |             ko_1            |    scalar    |
|co_2                  |  in |   10|   ap_none  |             co_2            |    scalar    |
|co_2_ap_vld           |  in |    1|   ap_none  |             co_2            |    scalar    |
|p_read2               |  in |   32|   ap_none  |           p_read2           |    scalar    |
|p_read2_ap_vld        |  in |    1|   ap_none  |           p_read2           |    scalar    |
|p_read3               |  in |   10|   ap_none  |           p_read3           |    scalar    |
|p_read3_ap_vld        |  in |    1|   ap_none  |           p_read3           |    scalar    |
|weight_l2_0_address0  | out |    9|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d0        | out |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we0       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_address1  | out |    9|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce1       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d1        | out |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q1        |  in |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we1       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_1_address0  | out |    9|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d0        | out |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we0       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_address1  | out |    9|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce1       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d1        | out |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q1        |  in |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we1       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_2_address0  | out |    9|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d0        | out |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we0       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_address1  | out |    9|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce1       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d1        | out |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q1        |  in |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we1       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_3_address0  | out |    9|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d0        | out |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we0       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_address1  | out |    9|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce1       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d1        | out |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q1        |  in |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we1       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|data_l2_0_address0    | out |   10|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce0         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d0          | out |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q0          |  in |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we0         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_address1    | out |   10|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce1         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d1          | out |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q1          |  in |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we1         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_1_address0    | out |   10|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce0         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d0          | out |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q0          |  in |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we0         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_address1    | out |   10|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce1         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d1          | out |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q1          |  in |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we1         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_2_address0    | out |   10|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce0         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d0          | out |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q0          |  in |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we0         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_address1    | out |   10|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce1         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d1          | out |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q1          |  in |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we1         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_3_address0    | out |   10|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce0         | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d0          | out |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q0          |  in |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we0         | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_address1    | out |   10|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce1         | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d1          | out |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q1          |  in |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we1         | out |    1|  ap_memory |          data_l2_3          |     array    |
|output_l1_3_address0  | out |    9|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_ce0       | out |    1|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_d0        | out |   32|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_q0        |  in |   32|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_we0       | out |    1|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_address1  | out |    9|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_ce1       | out |    1|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_d1        | out |   32|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_q1        |  in |   32|  ap_memory |         output_l1_3         |     array    |
|output_l1_3_we1       | out |    1|  ap_memory |         output_l1_3         |     array    |
|output_l1_2_address0  | out |    9|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_ce0       | out |    1|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_d0        | out |   32|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_q0        |  in |   32|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_we0       | out |    1|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_address1  | out |    9|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_ce1       | out |    1|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_d1        | out |   32|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_q1        |  in |   32|  ap_memory |         output_l1_2         |     array    |
|output_l1_2_we1       | out |    1|  ap_memory |         output_l1_2         |     array    |
|output_l1_1_address0  | out |    9|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_ce0       | out |    1|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_d0        | out |   32|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_q0        |  in |   32|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_we0       | out |    1|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_address1  | out |    9|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_ce1       | out |    1|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_d1        | out |   32|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_q1        |  in |   32|  ap_memory |         output_l1_1         |     array    |
|output_l1_1_we1       | out |    1|  ap_memory |         output_l1_1         |     array    |
|output_l1_0_address0  | out |    9|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_ce0       | out |    1|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_d0        | out |   32|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_q0        |  in |   32|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_we0       | out |    1|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_address1  | out |    9|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_ce1       | out |    1|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_d1        | out |   32|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_q1        |  in |   32|  ap_memory |         output_l1_0         |     array    |
|output_l1_0_we1       | out |    1|  ap_memory |         output_l1_0         |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc13 | return value |
+----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%co_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %co_2"   --->   Operation 6 'read' 'co_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_1"   --->   Operation 7 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_3 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 8 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_4 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 9 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_V_5"   --->   Operation 10 'read' 'tmp_data_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%br_ln0 = br void %._crit_edge258.loopexit"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r = phi i32 %r_1, void %.split8, i32, void %newFuncRoot"   --->   Operation 12 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln299 = icmp_eq  i32 %r, i32 %tmp_data_V_5_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 13 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln299 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %r, i32 %tmp_data_V_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%r_1 = add i32 %r, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 15 'add' 'r_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %.split8, void %._crit_edge263.loopexit.exitStub" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 16 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln299 = call void @dataflow_parent_loop_proc, i32 %tmp_data_V_5_read, i11 %p_read_4, i11 %p_read_3, i9 %ko_1_read, i10 %co_2_read, i32 %r, i32 %p_read_2, i10 %p_read_1, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 17 'call' 'call_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln299)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln299 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 20 'specloopname' 'specloopname_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln299 = call void @dataflow_parent_loop_proc, i32 %tmp_data_V_5_read, i11 %p_read_4, i11 %p_read_3, i9 %ko_1_read, i10 %co_2_read, i32 %r, i32 %p_read_2, i10 %p_read_1, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:299]   --->   Operation 21 'call' 'call_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge258.loopexit"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln299)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1                   (read                ) [ 0011]
p_read_2                   (read                ) [ 0011]
co_2_read                  (read                ) [ 0011]
ko_1_read                  (read                ) [ 0011]
p_read_3                   (read                ) [ 0011]
p_read_4                   (read                ) [ 0011]
tmp_data_V_5_read          (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
r                          (phi                 ) [ 0011]
icmp_ln299                 (icmp                ) [ 0011]
specdataflowpipeline_ln299 (specdataflowpipeline) [ 0000]
r_1                        (add                 ) [ 0111]
br_ln299                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln299    (speclooptripcount   ) [ 0000]
specloopname_ln299         (specloopname        ) [ 0000]
call_ln299                 (call                ) [ 0000]
br_ln0                     (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ko_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="co_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_l2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_l2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_l2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_l2_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_l1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_l1_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_l1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_l1_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="co_2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ko_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="9" slack="0"/>
<pin id="87" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_4_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_data_V_5_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_5_read/1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="r_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_dataflow_parent_loop_proc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="11" slack="1"/>
<pin id="124" dir="0" index="3" bw="11" slack="1"/>
<pin id="125" dir="0" index="4" bw="9" slack="1"/>
<pin id="126" dir="0" index="5" bw="10" slack="1"/>
<pin id="127" dir="0" index="6" bw="32" slack="0"/>
<pin id="128" dir="0" index="7" bw="32" slack="1"/>
<pin id="129" dir="0" index="8" bw="10" slack="1"/>
<pin id="130" dir="0" index="9" bw="8" slack="0"/>
<pin id="131" dir="0" index="10" bw="8" slack="0"/>
<pin id="132" dir="0" index="11" bw="8" slack="0"/>
<pin id="133" dir="0" index="12" bw="8" slack="0"/>
<pin id="134" dir="0" index="13" bw="8" slack="0"/>
<pin id="135" dir="0" index="14" bw="8" slack="0"/>
<pin id="136" dir="0" index="15" bw="8" slack="0"/>
<pin id="137" dir="0" index="16" bw="8" slack="0"/>
<pin id="138" dir="0" index="17" bw="32" slack="0"/>
<pin id="139" dir="0" index="18" bw="32" slack="0"/>
<pin id="140" dir="0" index="19" bw="32" slack="0"/>
<pin id="141" dir="0" index="20" bw="32" slack="0"/>
<pin id="142" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln299/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln299_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_read_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_read_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="co_2_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="1"/>
<pin id="180" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="co_2_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="ko_1_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_read_3_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_read_4_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_data_V_5_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln299_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299 "/>
</bind>
</comp>

<comp id="208" class="1005" name="r_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="144"><net_src comp="112" pin="4"/><net_sink comp="120" pin=6"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="120" pin=11"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="120" pin=13"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="120" pin=14"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="120" pin=15"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="120" pin=16"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="120" pin=17"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="120" pin=18"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="120" pin=19"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="120" pin=20"/></net>

<net id="161"><net_src comp="112" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="112" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="66" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="176"><net_src comp="72" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="120" pin=7"/></net>

<net id="181"><net_src comp="78" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="120" pin=5"/></net>

<net id="186"><net_src comp="84" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="191"><net_src comp="90" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="196"><net_src comp="96" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="201"><net_src comp="102" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="207"><net_src comp="157" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="162" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
	Port: output_l1_3 | {2 3 }
	Port: output_l1_2 | {2 3 }
	Port: output_l1_1 | {2 3 }
	Port: output_l1_0 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc13 : tmp_data_V_5 | {1 }
	Port: dataflow_parent_loop_proc13 : p_read | {1 }
	Port: dataflow_parent_loop_proc13 : p_read1 | {1 }
	Port: dataflow_parent_loop_proc13 : ko_1 | {1 }
	Port: dataflow_parent_loop_proc13 : co_2 | {1 }
	Port: dataflow_parent_loop_proc13 : p_read2 | {1 }
	Port: dataflow_parent_loop_proc13 : p_read3 | {1 }
	Port: dataflow_parent_loop_proc13 : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc13 : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc13 : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc13 : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc13 : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc13 : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc13 : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc13 : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc13 : output_l1_3 | {2 3 }
	Port: dataflow_parent_loop_proc13 : output_l1_2 | {2 3 }
	Port: dataflow_parent_loop_proc13 : output_l1_1 | {2 3 }
	Port: dataflow_parent_loop_proc13 : output_l1_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln299 : 1
		specdataflowpipeline_ln299 : 1
		r_1 : 1
		br_ln299 : 2
		call_ln299 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_120 |    8    |    28   | 31.4415 |   3658  |   2398  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|    add   |              r_1_fu_162              |    0    |    0    |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |           icmp_ln299_fu_157          |    0    |    0    |    0    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |          p_read_1_read_fu_66         |    0    |    0    |    0    |    0    |    0    |
|          |          p_read_2_read_fu_72         |    0    |    0    |    0    |    0    |    0    |
|          |         co_2_read_read_fu_78         |    0    |    0    |    0    |    0    |    0    |
|   read   |         ko_1_read_read_fu_84         |    0    |    0    |    0    |    0    |    0    |
|          |          p_read_3_read_fu_90         |    0    |    0    |    0    |    0    |    0    |
|          |          p_read_4_read_fu_96         |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_data_V_5_read_read_fu_102    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                      |    8    |    28   | 31.4415 |   3658  |   2457  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    co_2_read_reg_178    |   10   |
|    icmp_ln299_reg_204   |    1   |
|    ko_1_read_reg_183    |    9   |
|     p_read_1_reg_168    |   10   |
|     p_read_2_reg_173    |   32   |
|     p_read_3_reg_188    |   11   |
|     p_read_4_reg_193    |   11   |
|       r_1_reg_208       |   32   |
|        r_reg_108        |   32   |
|tmp_data_V_5_read_reg_198|   32   |
+-------------------------+--------+
|          Total          |   180  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| r_reg_108 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.603  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   28   |   31   |  3658  |  2457  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   28   |   32   |  3838  |  2466  |
+-----------+--------+--------+--------+--------+--------+
