/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_PGR_PORT16_CTRL_H__
#define __REGISTER_INCLUDES_PGR_PORT16_CTRL_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofinoB0 {
  namespace register_classes {

class PgrPort16Ctrl : public model_core::RegisterBlock<RegisterCallback> {
public:
  PgrPort16Ctrl(
      int chipNumber, int index_pipe_addrmap, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap), 4, false, write_callback, read_callback, std::string("PgrPort16Ctrl")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap))
    {
    }
  PgrPort16Ctrl(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "PgrPort16Ctrl")
    {
    }
public:






  uint8_t &recir_en() { return recir_en_; }






  uint8_t &mxbar_en() { return mxbar_en_; }






  uint8_t &crc_dis() { return crc_dis_; }






  uint8_t &channel_en() { return channel_en_; }










  uint8_t &channel_mode() { return channel_mode_; }









  uint8_t &channel_seq() { return channel_seq_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (recir_en_ & 0x1);
    *data |= ((mxbar_en_ & 0x1) << 1);
    *data |= ((crc_dis_ & 0xf) << 4);
    *data |= ((channel_en_ & 0xf) << 16);
    *data |= ((channel_mode_ & 0x7) << 20);
    *data |= (channel_seq_ << 24);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    recir_en_ = (data & 0x1);
    mxbar_en_ = ((data >> 1) & 0x1);
    crc_dis_ = ((data >> 4) & 0xf);
    channel_en_ = ((data >> 16) & 0xf);
    channel_mode_ = ((data >> 20) & 0x7);
    channel_seq_ = (data >> 24);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    recir_en_ = 0x0;
    mxbar_en_ = 0x0;
    crc_dis_ = 0x0;
    channel_en_ = 0x0;
    channel_mode_ = 0x0;
    channel_seq_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("PgrPort16Ctrl") + ":\n";
    r += indent_string + "  " + std::string("recir_en") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(recir_en_) ) + "\n";
    all_zeros &= (0 == recir_en_);
    r += indent_string + "  " + std::string("mxbar_en") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(mxbar_en_) ) + "\n";
    all_zeros &= (0 == mxbar_en_);
    r += indent_string + "  " + std::string("crc_dis") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(crc_dis_) ) + "\n";
    all_zeros &= (0 == crc_dis_);
    r += indent_string + "  " + std::string("channel_en") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(channel_en_) ) + "\n";
    all_zeros &= (0 == channel_en_);
    r += indent_string + "  " + std::string("channel_mode") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(channel_mode_) ) + "\n";
    all_zeros &= (0 == channel_mode_);
    r += indent_string + "  " + std::string("channel_seq") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(channel_seq_) ) + "\n";
    all_zeros &= (0 == channel_seq_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("PgrPort16Ctrl") + ":\n";
    r += indent_string + "  " + std::string("recir_en") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(recir_en_) ) + "\n";
    all_zeros &= (0 == recir_en_);
    r += indent_string + "  " + std::string("mxbar_en") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(mxbar_en_) ) + "\n";
    all_zeros &= (0 == mxbar_en_);
    r += indent_string + "  " + std::string("crc_dis") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(crc_dis_) ) + "\n";
    all_zeros &= (0 == crc_dis_);
    r += indent_string + "  " + std::string("channel_en") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(channel_en_) ) + "\n";
    all_zeros &= (0 == channel_en_);
    r += indent_string + "  " + std::string("channel_mode") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(channel_mode_) ) + "\n";
    all_zeros &= (0 == channel_mode_);
    r += indent_string + "  " + std::string("channel_seq") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(channel_seq_) ) + "\n";
    all_zeros &= (0 == channel_seq_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t recir_en_;
  uint8_t mxbar_en_;
  uint8_t crc_dis_;
  uint8_t channel_en_;
  uint8_t channel_mode_;
  uint8_t channel_seq_;
private:
  static int StartOffset(
      int index_pipe_addrmap
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x700000; // to get to pmarb
    offset += 0x3c000; // to get to pgr_reg
    offset += 0x1000; // to get to pgr_common
    offset += 0x18; // to get to port16_ctrl
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace tofinoB0

#endif // __REGISTER_INCLUDES_PGR_PORT16_CTRL_H__
