

================================================================
== Vivado HLS Report for 'Mem2Stream'
================================================================
* Date:           Thu May  7 18:31:31 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   23|   23|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   14|   14|         3|          1|          1|    13|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     68|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     13|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     146|     81|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |i_3_fu_134_p2   |     +    |      0|  0|   4|           4|           1|
    |sum1_fu_112_p2  |     +    |      0|  0|  62|          62|          62|
    |tmp_fu_128_p2   |   icmp   |      0|  0|   2|           4|           3|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  68|          70|          66|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter2            |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_in_V_ARREADY  |   1|          2|    1|          2|
    |i_reg_93                           |   4|          2|    4|          8|
    |in_V_blk_n_AR                      |   1|          2|    1|          2|
    |in_V_blk_n_R                       |   1|          2|    1|          2|
    |out_V_V_blk_n                      |   1|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  13|         23|   10|         29|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_reg_151  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_in_V_ARREADY      |   1|   0|    1|          0|
    |e_V_reg_160                            |  64|   0|   64|          0|
    |i_reg_93                               |   4|   0|    4|          0|
    |sum1_reg_140                           |  62|   0|   62|          0|
    |tmp_reg_151                            |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 146|   0|  146|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|m_axi_in_V_AWVALID   | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREADY   |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWADDR    | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWID      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLEN     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWSIZE    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWBURST   | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLOCK    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWCACHE   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWPROT    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWQOS     | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREGION  | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWUSER    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WVALID    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WREADY    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WDATA     | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WSTRB     | out |    8|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WLAST     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WID       | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WUSER     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARVALID   | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREADY   |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARADDR    | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARID      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLEN     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARSIZE    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARBURST   | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLOCK    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARCACHE   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARPROT    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARQOS     | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREGION  | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARUSER    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RVALID    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RREADY    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RDATA     |  in |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RLAST     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RID       |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RUSER     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RRESP     |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BVALID    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BREADY    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BRESP     |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BID       |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BUSER     |  in |    1|    m_axi   |     in_V     |    pointer   |
|in_V1                |  in |   61|   ap_none  |     in_V1    |    scalar    |
|tmp_8                |  in |   32|   ap_none  |     tmp_8    |    scalar    |
|out_V_V_din          | out |   64|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n       |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write        | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (tmp)
	10  / (!tmp)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
* FSM state operations: 

 <State 1>: 3.40ns
ST_1: tmp_8_read (5)  [1/1] 0.00ns
:0  %tmp_8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tmp_8)

ST_1: in_V1_read (6)  [1/1] 0.00ns
:1  %in_V1_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V1)

ST_1: tmp_cast8 (9)  [1/1] 0.00ns
:4  %tmp_cast8 = zext i32 %tmp_8_read to i62

ST_1: in_V1_cast9 (10)  [1/1] 0.00ns
:5  %in_V1_cast9 = zext i61 %in_V1_read to i62

ST_1: sum1 (11)  [1/1] 3.40ns
:6  %sum1 = add i62 %in_V1_cast9, %tmp_cast8


 <State 2>: 4.38ns
ST_2: sum1_cast (12)  [1/1] 0.00ns
:7  %sum1_cast = zext i62 %sum1 to i64

ST_2: in_V_addr (13)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:8  %in_V_addr = getelementptr i64* %in_V, i64 %sum1_cast

ST_2: in_V_addr_rd_req (14)  [7/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)


 <State 3>: 4.38ns
ST_3: in_V_addr_rd_req (14)  [6/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)


 <State 4>: 4.38ns
ST_4: in_V_addr_rd_req (14)  [5/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)


 <State 5>: 4.38ns
ST_5: in_V_addr_rd_req (14)  [4/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)


 <State 6>: 4.38ns
ST_6: in_V_addr_rd_req (14)  [3/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)


 <State 7>: 4.38ns
ST_7: in_V_addr_rd_req (14)  [2/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)


 <State 8>: 4.38ns
ST_8: StgValue_26 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_27 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_8: in_V_addr_rd_req (14)  [1/7] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:9  %in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 13)

ST_8: StgValue_29 (15)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:140
:10  br label %1


 <State 9>: 1.88ns
ST_9: i (17)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_3, %2 ]

ST_9: tmp (18)  [1/1] 1.88ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:140
:1  %tmp = icmp eq i4 %i, -3

ST_9: i_3 (19)  [1/1] 0.80ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:140
:2  %i_3 = add i4 %i, 1

ST_9: StgValue_33 (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:140
:3  br i1 %tmp, label %3, label %2


 <State 10>: 4.38ns
ST_10: e_V (25)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:142
:3  %e_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %in_V_addr)


 <State 11>: 1.00ns
ST_11: empty (22)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

ST_11: tmp_6 (23)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:140
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str51)

ST_11: StgValue_37 (24)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:141
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_11: StgValue_38 (26)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:143
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %e_V)

ST_11: empty_466 (27)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:144
:5  %empty_466 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str51, i32 %tmp_6)

ST_11: StgValue_40 (28)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:140
:6  br label %1


 <State 12>: 0.00ns
ST_12: StgValue_41 (30)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:145
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_8_read       (read             ) [ 0000000000000]
in_V1_read       (read             ) [ 0000000000000]
tmp_cast8        (zext             ) [ 0000000000000]
in_V1_cast9      (zext             ) [ 0000000000000]
sum1             (add              ) [ 0010000000000]
sum1_cast        (zext             ) [ 0000000000000]
in_V_addr        (getelementptr    ) [ 0001111111110]
StgValue_26      (specinterface    ) [ 0000000000000]
StgValue_27      (specinterface    ) [ 0000000000000]
in_V_addr_rd_req (readreq          ) [ 0000000000000]
StgValue_29      (br               ) [ 0000000011110]
i                (phi              ) [ 0000000001000]
tmp              (icmp             ) [ 0000000001110]
i_3              (add              ) [ 0000000011110]
StgValue_33      (br               ) [ 0000000000000]
e_V              (read             ) [ 0000000001010]
empty            (speclooptripcount) [ 0000000000000]
tmp_6            (specregionbegin  ) [ 0000000000000]
StgValue_37      (specpipeline     ) [ 0000000000000]
StgValue_38      (write            ) [ 0000000000000]
empty_466        (specregionend    ) [ 0000000000000]
StgValue_40      (br               ) [ 0000000011110]
StgValue_41      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_8_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in_V1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="61" slack="0"/>
<pin id="70" dir="0" index="1" bw="61" slack="0"/>
<pin id="71" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_V_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="e_V_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="8"/>
<pin id="84" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_V/10 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_38_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/11 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_cast8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_V1_cast9_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="61" slack="0"/>
<pin id="110" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_V1_cast9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sum1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="61" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum1_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="1"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="in_V_addr_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="140" class="1005" name="sum1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="1"/>
<pin id="142" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sum1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="in_V_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_3_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="e_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="62" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="68" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="132"><net_src comp="97" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="97" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="112" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="148"><net_src comp="121" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="154"><net_src comp="128" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="134" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="163"><net_src comp="81" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: out_V_V | {11 }
 - Input state : 
	Port: Mem2Stream : in_V | {2 3 4 5 6 7 8 10 }
	Port: Mem2Stream : in_V1 | {1 }
	Port: Mem2Stream : tmp_8 | {1 }
	Port: Mem2Stream : out_V_V | {}
  - Chain level:
	State 1
		sum1 : 1
	State 2
		in_V_addr : 1
		in_V_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp : 1
		i_3 : 1
		StgValue_33 : 2
	State 10
	State 11
		empty_466 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       sum1_fu_112       |    0    |    61   |
|          |        i_3_fu_134       |    0    |    4    |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_128       |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |  tmp_8_read_read_fu_62  |    0    |    0    |
|   read   |  in_V1_read_read_fu_68  |    0    |    0    |
|          |      e_V_read_fu_81     |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_74    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_38_write_fu_86 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     tmp_cast8_fu_104    |    0    |    0    |
|   zext   |    in_V1_cast9_fu_108   |    0    |    0    |
|          |     sum1_cast_fu_118    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    67   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   e_V_reg_160   |   64   |
|   i_3_reg_155   |    4   |
|     i_reg_93    |    4   |
|in_V_addr_reg_145|   64   |
|   sum1_reg_140  |   62   |
|   tmp_reg_151   |    1   |
+-----------------+--------+
|      Total      |   199  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_74 |  p1  |   2  |  64  |   128  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.571  ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   64   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   199  |   131  |
+-----------+--------+--------+--------+
