





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Registers</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-178894.html">
    <link rel="next" href="x86-185108.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-178894.html">Previous</a></li>


          

<li><a href="x86-175915.html">Up</a></li>


          

<li><a href="x86-185108.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngb">Flags register</span></span><br><span class="line"></span><br><span class="line">    The EFLAGS register controls I/O, maskable interrupts, debugging,</span><br><span class="line">    task switching, and enabling of virtual 8086 execution in a</span><br><span class="line">    protected, multitasking environment; all in addition to providing</span><br><span class="line">    status flags that represent the result of instruction execution.</span><br><span class="line"></span><br><span class="line">    The low 16 bits (0-15) of EFLAGS contain the FLAGS register (8086-</span><br><span class="line">    80286).</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">     3               2               1</span><br><span class="line">     1               3               5               7             0</span><br><span class="line">    ┌─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┐</span><br><span class="line">    │                   │I│V│V│A│V│R│ │N│IO │O│D│I│T│S│Z│ │A│ │P│ │C│</span><br><span class="line">    │r r r r r r r r r r│D│I│I│C│M│F│r│T│ PL│F│F│F│F│F│F│r│F│r│F│r│F│</span><br><span class="line">    └─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴P┴F┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┛</span><br><span class="line"></span><br><span class="line">    r = reserved by Intel</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Carry               CF is set if the operation resulted in a carry</span><br><span class="line">                        out of the high-order bit (an addition), or a</span><br><span class="line">                        borrow into the high-order bit (a subtraction).</span><br><span class="line">                        Otherwise, CF is reset to zero. For 8-, 16-,</span><br><span class="line">                        or 32-bit operations, CF is set according to</span><br><span class="line">                        the carry/borrow at bit 7, 15, or 31.</span><br><span class="line"></span><br><span class="line">    Parity              PF is set if the low-order eight bits of the</span><br><span class="line">                        operation contains an even number of &#34;1&#39;s&#34;</span><br><span class="line">                        (even parity). PF is reset to zero if the</span><br><span class="line">                        low-order eight bits have odd parity. PF is</span><br><span class="line">                        always a function of only the low-order eight</span><br><span class="line">                        bits, regardless of operand size.</span><br><span class="line">                        Often used by communications programs.</span><br><span class="line"></span><br><span class="line">    Adjust              AF (sometimes called the auxilliary carry or the</span><br><span class="line">                        BCD carry) simplifies the addition and</span><br><span class="line">                        subtraction of packed BCD quantities. Regardless</span><br><span class="line">                        of the operand size (8, 16, or 32 bits), AF is</span><br><span class="line">                        set if the operation resulted in a borrow into</span><br><span class="line">                        bit 3 (which is a subtraction) or a carry out of</span><br><span class="line">                        bit 3 (which is an addition). BCD uses bits 0</span><br><span class="line">                        thru 3 to represent decimal digits.</span><br><span class="line"></span><br><span class="line">    Zero                ZF is set if all bits of the result are zero.</span><br><span class="line">                        Otherwise, it is reset.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Sign                SF is set if the high-order bit of the result</span><br><span class="line">                        is set. It is reset otherwise. For 8-, 16, and</span><br><span class="line">                        32-bit operations, SF reflects the state of</span><br><span class="line">                        bit 7, 15, and 31, respectively.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Trap                Setting TF puts the processor into single-step</span><br><span class="line">                        mode for debugging. The CPU automatically</span><br><span class="line">                        generates an Exception 1 after each</span><br><span class="line">                        instruction, which allows a program to be</span><br><span class="line">                        inspected as it executes each instruction.</span><br><span class="line">                        When TF is reset, exception 1 traps occur only</span><br><span class="line">                        as a function of the breakpoint addresses</span><br><span class="line">                        loaded into the debug registers DR0-DR3.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Interrupt           Setting IF allows the CPU to recognize</span><br><span class="line">                        external (maskable) interrupt requests.</span><br><span class="line">                        Clearing this bit disables these interrupts.</span><br><span class="line">                        IF has no effect on either non-maskable</span><br><span class="line">                        external interrupts or exceptions.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Direction           DF defines whether the (E)SI and/or (E)DI</span><br><span class="line">                        registers are to increment or decrement during</span><br><span class="line">                        string operations (LODS, STOS, MOVS, CMPS,</span><br><span class="line">                        SCAS, INS, OUTS). If DF=0, the registers</span><br><span class="line">                        increment, if DF=1, they decrement.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Overflow            OF is set if the operation resulted in</span><br><span class="line">                        carry/borrow into the sign bit (high-order</span><br><span class="line">                        bit) of the result but did not result in a</span><br><span class="line">                        carry/borrow out of the high-order bit, or</span><br><span class="line">                        vice-versa.</span><br><span class="line">                        Occurs when the size of a computation exceeds</span><br><span class="line">                        the size of the destination.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    IOPL                (80286+)  This two-bit field applies to</span><br><span class="line">                        protected mode. Input/Output Privilege Level</span><br><span class="line">                        (IOPL) shows the highest current privilege</span><br><span class="line">                        level (CPL) value permitted to execute I/O</span><br><span class="line">                        instructions without generating an exception</span><br><span class="line">                        13 fault or consulting the I/O Permission</span><br><span class="line">                        Bitmap. It also shows the highest CPL value</span><br><span class="line">                        that allows change of the IF (INTR Enable</span><br><span class="line">                        Flag) when new values are <span class="ngb">popped</span> into the</span><br><span class="line">                        EFLAGS register (see POPF).</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Nested task         (80286+)  The CPU uses this flag to control</span><br><span class="line">                        chaining of interrupted and CALLed tasks. A</span><br><span class="line">                        CALL transfers the program execution sequence</span><br><span class="line">                        on a temporary basis to a subroutine or</span><br><span class="line">                        subprogram. On termination of that subroutine,</span><br><span class="line">                        execution is resumed at the instruction</span><br><span class="line">                        following the CALL. NT influences the</span><br><span class="line">                        operation of the IRET instruction.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Resume              (80386+)  This flag temporarily disables debug</span><br><span class="line">                        exceptions (breaks to normal program flow) so</span><br><span class="line">                        that an instruction can be restarted after a</span><br><span class="line">                        debug exception without immediately causing</span><br><span class="line">                        another one.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Virtual 8086 mode   (80386+)  The VM bit provides Virtual 8086</span><br><span class="line">                        Mode within the protected mode. If set while</span><br><span class="line">                        the processor is in protected mode, the CPU</span><br><span class="line">                        switches to Virtual 8086 operation. The VM bit</span><br><span class="line">                        can be set <span class="ngb">only</span> in two ways: in protected</span><br><span class="line">                        mode by the IRET instruction and only if</span><br><span class="line">                        Current Privilege Level is zero, and by task</span><br><span class="line">                        switches at any privilege level.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Alignment check     (80486+)  Setting AC lets the 80486+ check the</span><br><span class="line">                        alignment of operands when you make references</span><br><span class="line">                        to memory. The processor issues an alignment-</span><br><span class="line">                        check exception when a reference is made to an</span><br><span class="line">                        unaligned operand, such as a word that starts</span><br><span class="line">                        on an odd-numbered address or a doubleword</span><br><span class="line">                        that starts at an address that is not a</span><br><span class="line">                        multiple of four. Alignment-check exceptions</span><br><span class="line">                        are generated only in user mode (privilege</span><br><span class="line">                        level 3).</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    ID capability       (Pentium+, later 80486s)  Indicates whether the</span><br><span class="line">                        processor is capable of executing the CPUID</span><br><span class="line">                        instruction.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    VIF                 (Pentium+) Virtual Interrupt Flag, bit 19.</span><br><span class="line">                        Virtual image of the IF flag. Used in</span><br><span class="line">                        conjunction with the VIP flag. (To use VIF and</span><br><span class="line">                        VIP, the CR4.VME bit must be set.)</span><br><span class="line"></span><br><span class="line">    VIP                 (Pentium+) Virtual Interrupt Pending, bit 20.</span><br><span class="line">                        Set to indicate that an interrupt is pending;</span><br><span class="line">                        clear when no interrupts are pending. (Software</span><br><span class="line">                        sets and clears this flag. The processor only</span><br><span class="line">                        reads it.) Used in conjunction with the VIF</span><br><span class="line">                        flag.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Note: The flags register is referred to as &#39;Status word&#39; on the</span><br><span class="line">          80186 processor.</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-114130.html">PUSHF</a>
            
          </li>
        
          <li>
            
              <a href="x86-110035.html">POPF</a>
            
          </li>
        
          <li>
            
              <a href="x86-95607.html">MOVS</a>
            
          </li>
        
          <li>
            
              <a href="x86-64904.html">IRET</a>
            
          </li>
        
          <li>
            
              <a href="x86-38316.html">CPUID</a>
            
          </li>
        
          <li>
            
              <a href="x86-26807.html">CLI</a>
            
          </li>
        
          <li>
            
              <a href="x86-154576.html">STI</a>
            
          </li>
        
          <li>
            
              <a href="x86-26242.html">CLD</a>
            
          </li>
        
          <li>
            
              <a href="x86-224627.html">Exceptions</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

