<stg><name>STDCpt<2048, 3, ap_int<16> ></name>


<trans_list>

<trans id="229" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:0 %sum_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_6_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %sum_V_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_4_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %sum_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_2_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %sum_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %RRi_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="RRi_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %RRo_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="RRo_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %RIi_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="RIi_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %RIo_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="RIo_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %deviation_list_R_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="deviation_list_R_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %deviation_list_I_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="deviation_list_I_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:27 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2, i16 %RRi_V, i16 %RIi_V, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:27 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2, i16 %RRi_V, i16 %RIi_V, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:28 %empty_323 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:29 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1, i16 %RRi_V, i16 %sum_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17, i16 %RIi_V, i16 %sum_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:29 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1, i16 %RRi_V, i16 %sum_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17, i16 %RIi_V, i16 %sum_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:30 %sum_V_loc_load = load i16 %sum_V_loc

]]></Node>
<StgValue><ssdm name="sum_V_loc_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="16">
<![CDATA[
entry:33 %sext_ln1558 = sext i16 %sum_V_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln1558"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:34 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:35 %sub_ln1558 = sub i17 0, i17 %sext_ln1558

]]></Node>
<StgValue><ssdm name="sub_ln1558"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="6">
<![CDATA[
entry:37 %zext_ln1558 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1558"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln1558_2 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_loc_load, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1558_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:39 %sub_ln1558_1 = sub i7 0, i7 %zext_ln1558

]]></Node>
<StgValue><ssdm name="sub_ln1558_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="5">
<![CDATA[
entry:40 %sext_ln1558_1 = sext i5 %trunc_ln1558_2

]]></Node>
<StgValue><ssdm name="sext_ln1558_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="6">
<![CDATA[
entry:41 %zext_ln1558_1 = zext i6 %sext_ln1558_1

]]></Node>
<StgValue><ssdm name="zext_ln1558_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:42 %average_R_V = select i1 %tmp, i7 %sub_ln1558_1, i7 %zext_ln1558_1

]]></Node>
<StgValue><ssdm name="average_R_V"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="16" op_4_bw="6" op_5_bw="109" op_6_bw="105" op_7_bw="102" op_8_bw="97" op_9_bw="92" op_10_bw="87" op_11_bw="82" op_12_bw="77" op_13_bw="58" op_14_bw="26" op_15_bw="42" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:53 %call_ln61 = call void @stdDeviationList, i16 %RRi_V, i7 %average_R_V, i16 %deviation_list_R_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="16" op_4_bw="6" op_5_bw="109" op_6_bw="105" op_7_bw="102" op_8_bw="97" op_9_bw="92" op_10_bw="87" op_11_bw="82" op_12_bw="77" op_13_bw="58" op_14_bw="26" op_15_bw="42" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:53 %call_ln61 = call void @stdDeviationList, i16 %RRi_V, i7 %average_R_V, i16 %deviation_list_R_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:32 %sum_V_2_loc_load = load i16 %sum_V_2_loc

]]></Node>
<StgValue><ssdm name="sum_V_2_loc_load"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="16">
<![CDATA[
entry:43 %sext_ln1558_2 = sext i16 %sum_V_2_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln1558_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:44 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_2_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:45 %sub_ln1558_2 = sub i17 0, i17 %sext_ln1558_2

]]></Node>
<StgValue><ssdm name="sub_ln1558_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558_2, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="6">
<![CDATA[
entry:47 %zext_ln1558_2 = zext i6 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln1558_2"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln1558_5 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_2_loc_load, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1558_5"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:49 %sub_ln1558_3 = sub i7 0, i7 %zext_ln1558_2

]]></Node>
<StgValue><ssdm name="sub_ln1558_3"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="5">
<![CDATA[
entry:50 %sext_ln1558_3 = sext i5 %trunc_ln1558_5

]]></Node>
<StgValue><ssdm name="sext_ln1558_3"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="6">
<![CDATA[
entry:51 %zext_ln1558_3 = zext i6 %sext_ln1558_3

]]></Node>
<StgValue><ssdm name="zext_ln1558_3"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:52 %av_V = select i1 %tmp_27, i7 %sub_ln1558_3, i7 %zext_ln1558_3

]]></Node>
<StgValue><ssdm name="av_V"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="16" op_4_bw="6" op_5_bw="109" op_6_bw="105" op_7_bw="102" op_8_bw="97" op_9_bw="92" op_10_bw="87" op_11_bw="82" op_12_bw="77" op_13_bw="58" op_14_bw="26" op_15_bw="42" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:54 %call_ln63 = call void @stdDeviationList, i16 %RIi_V, i7 %av_V, i16 %deviation_list_I_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:55 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1, i16 %deviation_list_R_i, i16 %sum_V_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="16" op_4_bw="6" op_5_bw="109" op_6_bw="105" op_7_bw="102" op_8_bw="97" op_9_bw="92" op_10_bw="87" op_11_bw="82" op_12_bw="77" op_13_bw="58" op_14_bw="26" op_15_bw="42" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:54 %call_ln63 = call void @stdDeviationList, i16 %RIi_V, i7 %av_V, i16 %deviation_list_I_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:55 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1, i16 %deviation_list_R_i, i16 %sum_V_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:57 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18, i16 %deviation_list_I_i, i16 %sum_V_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:57 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18, i16 %deviation_list_I_i, i16 %sum_V_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:56 %sum_V_4_loc_load = load i16 %sum_V_4_loc

]]></Node>
<StgValue><ssdm name="sum_V_4_loc_load"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:58 %sum_V_6_loc_load = load i16 %sum_V_6_loc

]]></Node>
<StgValue><ssdm name="sum_V_6_loc_load"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="16">
<![CDATA[
entry:59 %sext_ln1558_4 = sext i16 %sum_V_4_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln1558_4"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:60 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_4_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:61 %sub_ln1558_4 = sub i17 0, i17 %sext_ln1558_4

]]></Node>
<StgValue><ssdm name="sub_ln1558_4"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558_4, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="6">
<![CDATA[
entry:63 %zext_ln1558_4 = zext i6 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln1558_4"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %trunc_ln1558_8 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_4_loc_load, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1558_8"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:65 %sub_ln1558_5 = sub i7 0, i7 %zext_ln1558_4

]]></Node>
<StgValue><ssdm name="sub_ln1558_5"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="5">
<![CDATA[
entry:66 %sext_ln1558_5 = sext i5 %trunc_ln1558_8

]]></Node>
<StgValue><ssdm name="sext_ln1558_5"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="6">
<![CDATA[
entry:67 %zext_ln1558_5 = zext i6 %sext_ln1558_5

]]></Node>
<StgValue><ssdm name="zext_ln1558_5"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:68 %variance_R_V = select i1 %tmp_28, i7 %sub_ln1558_5, i7 %zext_ln1558_5

]]></Node>
<StgValue><ssdm name="variance_R_V"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="16">
<![CDATA[
entry:69 %sext_ln1558_6 = sext i16 %sum_V_6_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln1558_6"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:70 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_6_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:71 %sub_ln1558_6 = sub i17 0, i17 %sext_ln1558_6

]]></Node>
<StgValue><ssdm name="sub_ln1558_6"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558_6, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="6">
<![CDATA[
entry:73 %zext_ln1558_6 = zext i6 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln1558_6"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %trunc_ln1558_s = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_6_loc_load, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1558_s"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:75 %sub_ln1558_7 = sub i7 0, i7 %zext_ln1558_6

]]></Node>
<StgValue><ssdm name="sub_ln1558_7"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="5">
<![CDATA[
entry:76 %sext_ln1558_7 = sext i5 %trunc_ln1558_s

]]></Node>
<StgValue><ssdm name="sext_ln1558_7"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="6">
<![CDATA[
entry:77 %zext_ln1558_7 = zext i6 %sext_ln1558_7

]]></Node>
<StgValue><ssdm name="zext_ln1558_7"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:78 %variance_I_V = select i1 %tmp_29, i7 %sub_ln1558_7, i7 %zext_ln1558_7

]]></Node>
<StgValue><ssdm name="variance_I_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
entry:79 %p_x_assign71 = sext i7 %variance_R_V

]]></Node>
<StgValue><ssdm name="p_x_assign71"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %p_x_assign = sitofp i32 %p_x_assign71

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7">
<![CDATA[
entry:81 %p_x_assign_172 = sext i7 %variance_I_V

]]></Node>
<StgValue><ssdm name="p_x_assign_172"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %p_x_assign_1 = sitofp i32 %p_x_assign_172

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %p_x_assign = sitofp i32 %p_x_assign71

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %p_x_assign_1 = sitofp i32 %p_x_assign_172

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %p_x_assign = sitofp i32 %p_x_assign71

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %p_x_assign_1 = sitofp i32 %p_x_assign_172

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="113" st_id="15" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %p_x_assign = sitofp i32 %p_x_assign71

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %p_x_assign_1 = sitofp i32 %p_x_assign_172

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %p_x_assign = sitofp i32 %p_x_assign71

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %p_x_assign_1 = sitofp i32 %p_x_assign_172

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="117" st_id="17" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="123" st_id="20" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="125" st_id="21" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="127" st_id="22" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="129" st_id="23" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="131" st_id="24" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="133" st_id="25" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="135" st_id="26" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="136" st_id="26" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="137" st_id="27" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry:85 %reg = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="32">
<![CDATA[
entry:86 %empty_324 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:87 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:88 %exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
entry:89 %exp_i = zext i8 %exp

]]></Node>
<StgValue><ssdm name="exp_i"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="32">
<![CDATA[
entry:91 %empty_325 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:93 %cmp_i_i291_i = icmp_eq  i31 %empty_324, i31 0

]]></Node>
<StgValue><ssdm name="cmp_i_i291_i"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:94 %sub_i_i_i = sub i9 150, i9 %exp_i

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:96 %cmp26_i_i_i = icmp_eq  i8 %exp, i8 150

]]></Node>
<StgValue><ssdm name="cmp26_i_i_i"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
entry:97 %reg_1 = bitcast i32 %val_1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="32">
<![CDATA[
entry:98 %empty_326 = trunc i32 %reg_1

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:99 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="exp_1"/></StgValue>
</operation>

<operation id="154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8">
<![CDATA[
entry:101 %exp_4_i = zext i8 %exp_1

]]></Node>
<StgValue><ssdm name="exp_4_i"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="32">
<![CDATA[
entry:103 %empty_327 = trunc i32 %reg_1

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:105 %cmp_i_i303_i = icmp_eq  i31 %empty_326, i31 0

]]></Node>
<StgValue><ssdm name="cmp_i_i303_i"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:107 %sub_i_i305_i = sub i9 150, i9 %exp_4_i

]]></Node>
<StgValue><ssdm name="sub_i_i305_i"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %cmp26_i_i306_i = icmp_eq  i8 %exp_1, i8 150

]]></Node>
<StgValue><ssdm name="cmp26_i_i306_i"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:111 %sub40_i_i_i = sub i9 0, i9 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="sub40_i_i_i"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
entry:112 %sub40_i_i_cast_i = sext i9 %sub40_i_i_i

]]></Node>
<StgValue><ssdm name="sub40_i_i_cast_i"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:113 %tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub40_i_i_i, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="162" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:114 %icmp = icmp_slt  i5 %tmp_32, i5 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32">
<![CDATA[
entry:119 %sub40_i_i_cast_icast = trunc i32 %sub40_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sub40_i_i_cast_icast"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:120 %shl_i_i_i = shl i16 %empty_325, i16 %sub40_i_i_cast_icast

]]></Node>
<StgValue><ssdm name="shl_i_i_i"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:122 %sub40_i_i314_i = sub i9 0, i9 %sub_i_i305_i

]]></Node>
<StgValue><ssdm name="sub40_i_i314_i"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="9">
<![CDATA[
entry:123 %sub40_i_i314_cast_i = sext i9 %sub40_i_i314_i

]]></Node>
<StgValue><ssdm name="sub40_i_i314_cast_i"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %tmp_33 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub40_i_i314_i, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="168" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:125 %icmp70 = icmp_slt  i5 %tmp_33, i5 1

]]></Node>
<StgValue><ssdm name="icmp70"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="32">
<![CDATA[
entry:129 %sub40_i_i314_cast_icast = trunc i32 %sub40_i_i314_cast_i

]]></Node>
<StgValue><ssdm name="sub40_i_i314_cast_icast"/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:130 %shl_i_i318_i = shl i16 %empty_327, i16 %sub40_i_i314_cast_icast

]]></Node>
<StgValue><ssdm name="shl_i_i318_i"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:136 %spec_select330_i = select i1 %icmp, i16 %shl_i_i_i, i16 0

]]></Node>
<StgValue><ssdm name="spec_select330_i"/></StgValue>
</operation>

<operation id="172" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:138 %spec_select332_i = select i1 %icmp70, i16 %shl_i_i318_i, i16 0

]]></Node>
<StgValue><ssdm name="spec_select332_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="173" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="32">
<![CDATA[
entry:90 %trunc_ln287 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln287"/></StgValue>
</operation>

<operation id="174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry:92 %tmp_18_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
entry:95 %sub_i_i_cast_i = sext i9 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_cast_i"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="32">
<![CDATA[
entry:102 %trunc_ln287_1 = trunc i32 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln287_1"/></StgValue>
</operation>

<operation id="177" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry:104 %tmp_19_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287_1

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="178" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:106 %cmp30_i_i_i = icmp_sgt  i9 %sub_i_i_i, i9 0

]]></Node>
<StgValue><ssdm name="cmp30_i_i_i"/></StgValue>
</operation>

<operation id="179" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="9">
<![CDATA[
entry:108 %sub_i_i305_cast_i = sext i9 %sub_i_i305_i

]]></Node>
<StgValue><ssdm name="sub_i_i305_cast_i"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:110 %cmp31_i_i_i = icmp_slt  i9 %sub_i_i_i, i9 25

]]></Node>
<StgValue><ssdm name="cmp31_i_i_i"/></StgValue>
</operation>

<operation id="181" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:115 %cmp30_i_i308_i = icmp_sgt  i9 %sub_i_i305_i, i9 0

]]></Node>
<StgValue><ssdm name="cmp30_i_i308_i"/></StgValue>
</operation>

<operation id="182" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="24">
<![CDATA[
entry:116 %conv33_i_i_i = zext i24 %tmp_18_i

]]></Node>
<StgValue><ssdm name="conv33_i_i_i"/></StgValue>
</operation>

<operation id="183" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117 %shr_i_i_i = lshr i32 %conv33_i_i_i, i32 %sub_i_i_cast_i

]]></Node>
<StgValue><ssdm name="shr_i_i_i"/></StgValue>
</operation>

<operation id="184" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
entry:118 %empty_328 = trunc i32 %shr_i_i_i

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="185" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:121 %cmp31_i_i309_i = icmp_slt  i9 %sub_i_i305_i, i9 25

]]></Node>
<StgValue><ssdm name="cmp31_i_i309_i"/></StgValue>
</operation>

<operation id="186" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="24">
<![CDATA[
entry:126 %conv33_i_i310_i = zext i24 %tmp_19_i

]]></Node>
<StgValue><ssdm name="conv33_i_i310_i"/></StgValue>
</operation>

<operation id="187" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %shr_i_i311_i = lshr i32 %conv33_i_i310_i, i32 %sub_i_i305_cast_i

]]></Node>
<StgValue><ssdm name="shr_i_i311_i"/></StgValue>
</operation>

<operation id="188" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32">
<![CDATA[
entry:128 %empty_330 = trunc i32 %shr_i_i311_i

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:131 %brmerge_i = or i1 %cmp_i_i291_i, i1 %cmp26_i_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:132 %p_mux_i = select i1 %cmp_i_i291_i, i16 0, i16 %empty_325

]]></Node>
<StgValue><ssdm name="p_mux_i"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:133 %brmerge333_i = or i1 %cmp_i_i303_i, i1 %cmp26_i_i306_i

]]></Node>
<StgValue><ssdm name="brmerge333_i"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:134 %p_mux334_i = select i1 %cmp_i_i303_i, i16 0, i16 %empty_327

]]></Node>
<StgValue><ssdm name="p_mux334_i"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:135 %spec_select_i = select i1 %cmp31_i_i_i, i16 %empty_328, i16 0

]]></Node>
<StgValue><ssdm name="spec_select_i"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:137 %spec_select331_i = select i1 %cmp31_i_i309_i, i16 %empty_330, i16 0

]]></Node>
<StgValue><ssdm name="spec_select331_i"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:139 %spec_select335_i = select i1 %cmp30_i_i_i, i16 %spec_select_i, i16 %spec_select330_i

]]></Node>
<StgValue><ssdm name="spec_select335_i"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:140 %ref_tmp48_0_i = select i1 %brmerge_i, i16 %p_mux_i, i16 %spec_select335_i

]]></Node>
<StgValue><ssdm name="ref_tmp48_0_i"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:142 %spec_select336_i = select i1 %cmp30_i_i308_i, i16 %spec_select331_i, i16 %spec_select332_i

]]></Node>
<StgValue><ssdm name="spec_select336_i"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:143 %ref_tmp55_0_i = select i1 %brmerge333_i, i16 %p_mux334_i, i16 %spec_select336_i

]]></Node>
<StgValue><ssdm name="ref_tmp55_0_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="199" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:141 %sub_i_i_i_i_i = sub i16 0, i16 %ref_tmp48_0_i

]]></Node>
<StgValue><ssdm name="sub_i_i_i_i_i"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:144 %sub_i_i_i_i322_i = sub i16 0, i16 %ref_tmp55_0_i

]]></Node>
<StgValue><ssdm name="sub_i_i_i_i322_i"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:145 %spec_select1_i = select i1 %tmp_30, i16 %sub_i_i_i_i_i, i16 %ref_tmp48_0_i

]]></Node>
<StgValue><ssdm name="spec_select1_i"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:146 %empty_332 = shl i16 %spec_select1_i, i16 2

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:147 %mul_i_i54_i = sub i16 %empty_332, i16 %spec_select1_i

]]></Node>
<StgValue><ssdm name="mul_i_i54_i"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:148 %ref_tmp55_1_i = select i1 %tmp_31, i16 %sub_i_i_i_i322_i, i16 %ref_tmp55_0_i

]]></Node>
<StgValue><ssdm name="ref_tmp55_1_i"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:149 %empty_333 = shl i16 %ref_tmp55_1_i, i16 2

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="206" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:150 %mul_i_i_i = sub i16 %empty_333, i16 %ref_tmp55_1_i

]]></Node>
<StgValue><ssdm name="mul_i_i_i"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:151 %call_ln487 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1, i16 %RRo_V, i16 %mul_i_i54_i, i16 %RIo_V, i16 %mul_i_i_i

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="208" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:151 %call_ln487 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1, i16 %RRo_V, i16 %mul_i_i54_i, i16 %RIo_V, i16 %mul_i_i_i

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:152 %empty_334 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:153 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3, i16 %RRo_V, i16 %RIo_V, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="211" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:153 %call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3, i16 %RRo_V, i16 %RIo_V, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0">
<![CDATA[
entry:154 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
