$date
	Mon Jan 26 00:07:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_toggle $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$scope module DUT $end
$var wire 1 " in_clock $end
$var wire 1 ! out_data $end
$var reg 1 # latch $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
1!
$end
#5000
0!
0#
1"
#10000
0"
#15000
1!
1#
1"
#20000
0"
#25000
0!
0#
1"
#30000
0"
