/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6dl.dtsi"

/ {
	model = "3DRobotics i.MX6 Solo HDTC";
	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

  imx6solo-3dr-artoo {
    pinctrl_hog_1: hoggrp-1 {
      fsl,pins = <
        MX6QDL_PAD_GPIO_4__GPIO1_IO04   0x80000000
        MX6QDL_PAD_GPIO_5__GPIO1_IO05   0x80000000
        MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000
        MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
        MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
        MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000
        MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000
        MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x80000000
        MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000
        MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000
        MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000
        MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
        MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x80000000
        MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x80000000
        MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
        MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000
        MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
        MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 0x80000000	
        MX6QDL_PAD_SD1_DAT3__GPIO1_IO21 0x80000000	
        MX6QDL_PAD_SD1_DAT2__GPIO1_IO19 0x80000000	
        MX6QDL_PAD_SD4_DAT5__GPIO2_IO13 0x80000000
        MX6QDL_PAD_SD4_DAT6__GPIO2_IO14 0x80000000
      >;
    };

    pinctrl_hdmi_cec_2: hdmicecgrp-2 {
      fsl,pins = <
        MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
      >;
    };

    pinctrl_uart1_1: uart1grp-1 {
      fsl,pins = <
        MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
        MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
      >;
    };

    pinctrl_usbotg_2: usbotggrp-2 {
      fsl,pins = <
        MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
      >;
    };

    pinctrl_usdhc2_1: usdhc2grp-1 {
      fsl,pins = <
        MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
        MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
        MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
        MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
        MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
        MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
        MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
        MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
        MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
        MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
      >;
    };

   pinctrl_usdhc3_1: usdhc3grp-1 {
      fsl,pins = <
        MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
        MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
        MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
        MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
        MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
        MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
        MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
        MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
        MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
        MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
      >;
    };

    pinctrl_i2c1_2: i2c1grp-2 {
      fsl,pins = <
        MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
        MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
      >;
    };

    pinctrl_i2c2_2: i2c2grp-2 {
      fsl,pins = <
        MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
        MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
      >;
    };

    pinctrl_i2c3_1: i2c3grp-1 {
      fsl,pins = <
        MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
        MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
      >;
    };

    pinctrl_uart2_4: uart2grp-4 { /* DTE mode */
      fsl,pins = <
        MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA   0x1b0b1
        MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA   0x1b0b1
      >;
    };

    pinctrl_uart3_2: uart3grp-2 {
      fsl,pins = <
        MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
        MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
      >;
    };

    pinctrl_uart4_1: uart4grp-1 {
      fsl,pins = <
        MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
        MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
      >;
    };

    pinctrl_ipu1_1: ipu1grp-1 {
      fsl,pins = <
        MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
        MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
        MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
        MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
        MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
        MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
        MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
        MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
        MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
        MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
        MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
        MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
        MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
        MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
        MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
        MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
        MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
        MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
        MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
        MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
        MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
        MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
        MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
        MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
        MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
        MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
        MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
        MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
        MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
      >;
    };
  };
};

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";
		
		led1: user2 {
			label = "user2";
			gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			linux,default-trigger = "phy0assoc";
		};
	};

	regulators {
		compatible = "simple-bus";

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 29 0>;
			enable-active-high;
		};

		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 14 0>;
			enable-active-high;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_sensor: sensor_supply {
			compatible = "regulator-fixed";
			regulator-name = "sensor-supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 31 0>;
			startup-delay-us = <500>;
			enable-active-high;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
};

&cpu0 {
        arm-supply = <&reg_arm>;
        soc-supply = <&reg_soc>;
        pu-supply = <&reg_pu>; /* use pu_dummy if VDDSOC share with VDDPU */
};


//&gpu {
//        pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
//};

&vpu {
        pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_2>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_2>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3_1>;
        status = "okay";
};



&ldb {
	ipu_id = <1>;
	disp_id = <1>;
	ext_ref = <1>;
	mode = "sep1";
	sec_ipu_id = <1>;
	sec_disp_id = <0>;
	status = "okay";
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "TRULY-WVGA";
	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
	resets = <&mipi_dsi_reset>;
	status = "okay";
};

&pcie {
	//power-on-gpio = <&gpio5 20 0>;
	reset-gpio = <&gpio5 2 0>;
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2_4>;
        status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3_2>;
        status = "okay";
};

&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4_1>;
        status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_2>;
	disable-over-current;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_1>;
	cd-gpios = <&gpio2 2 0>;
	wp-gpios = <&gpio2 3 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_1>;
	cd-gpios = <&gpio2 0 0>;
	wp-gpios = <&gpio2 1 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&ldb {
	ipu_id = <0>;
	sec_ipu_id = <0>;
};

&mxcfb1 {
	status = "okay";
};

&mxcfb2 {
	status = "okay";
};

&pxp {
	status = "okay";
};
