Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.1 (win64) Build 3719031 Thu Dec  8 18:35:04 MST 2022
| Date         : Wed Apr 12 17:28:25 2023
| Host         : TS21590 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_Driver_timing_summary_routed.rpt -pb Main_Driver_timing_summary_routed.pb -rpx Main_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_Driver
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.501       -3.756                     11                   50        0.163        0.000                      0                   50        0.345        0.000                       0                    56  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
CLK_PORT_MAP/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0       {0.000 5.000}        10.000          100.000         
sys_clk_pin                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_PORT_MAP/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            -1.501       -3.756                     11                   50        0.163        0.000                      0                   50        0.345        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_PORT_MAP/inst/clk_in1
  To Clock:  CLK_PORT_MAP/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_PORT_MAP/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_PORT_MAP/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -1.501ns,  Total Violation       -3.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.819ns (44.836%)  route 2.238ns (55.164%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( -0.883 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.840ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.623    -3.840    PWM_OUT/clk_out1
    SLICE_X60Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -3.322 r  PWM_OUT/sine_idx_reg[4]/Q
                         net (fo=27, routed)          0.919    -2.403    PWM_OUT/sine_idx[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    -2.279 r  PWM_OUT/PWM_High_Tmp0_carry_i_44/O
                         net (fo=1, routed)           0.000    -2.279    PWM_OUT/PWM_High_Tmp0_carry_i_44_n_0
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    -2.062 r  PWM_OUT/PWM_High_Tmp0_carry_i_26/O
                         net (fo=1, routed)           0.000    -2.062    PWM_OUT/PWM_High_Tmp0_carry_i_26_n_0
    SLICE_X61Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    -1.968 r  PWM_OUT/PWM_High_Tmp0_carry_i_13/O
                         net (fo=2, routed)           0.716    -1.252    PWM_OUT/PWM_High_Tmp0_carry_i_13_n_0
    SLICE_X61Y95         LUT4 (Prop_lut4_I0_O)        0.316    -0.936 r  PWM_OUT/PWM_High_Tmp0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.936    PWM_OUT/PWM_High_Tmp0_carry_i_7_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.386 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.603     0.217    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X58Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505    -0.883    PWM_OUT/clk_out1
    SLICE_X58Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                         clock pessimism             -0.482    -1.365    
                         clock uncertainty           -0.057    -1.422    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.138    -1.284    PWM_OUT/PWM_High_Tmp_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.819ns (52.662%)  route 1.635ns (47.338%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( -0.883 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.840ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.623    -3.840    PWM_OUT/clk_out1
    SLICE_X60Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -3.322 r  PWM_OUT/sine_idx_reg[4]/Q
                         net (fo=27, routed)          0.919    -2.403    PWM_OUT/sine_idx[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    -2.279 r  PWM_OUT/PWM_High_Tmp0_carry_i_44/O
                         net (fo=1, routed)           0.000    -2.279    PWM_OUT/PWM_High_Tmp0_carry_i_44_n_0
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    -2.062 r  PWM_OUT/PWM_High_Tmp0_carry_i_26/O
                         net (fo=1, routed)           0.000    -2.062    PWM_OUT/PWM_High_Tmp0_carry_i_26_n_0
    SLICE_X61Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    -1.968 r  PWM_OUT/PWM_High_Tmp0_carry_i_13/O
                         net (fo=2, routed)           0.716    -1.252    PWM_OUT/PWM_High_Tmp0_carry_i_13_n_0
    SLICE_X61Y95         LUT4 (Prop_lut4_I0_O)        0.316    -0.936 r  PWM_OUT/PWM_High_Tmp0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.936    PWM_OUT/PWM_High_Tmp0_carry_i_7_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.386 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.000    -0.386    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X61Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505    -0.883    PWM_OUT/clk_out1
    SLICE_X61Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
                         clock pessimism             -0.482    -1.365    
                         clock uncertainty           -0.057    -1.422    
    SLICE_X61Y95         FDRE (Setup_fdre_C_D)        0.138    -1.284    PWM_OUT/PWM_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 PWM_OUT/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.464ns (56.607%)  route 1.122ns (43.393%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( -0.882 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.839ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -3.839    PWM_OUT/clk_out1
    SLICE_X65Y94         FDRE                                         r  PWM_OUT/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456    -3.383 r  PWM_OUT/count_reg[2]/Q
                         net (fo=5, routed)           0.641    -2.742    PWM_OUT/count_reg[2]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124    -2.618 r  PWM_OUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    -2.618    PWM_OUT/plusOp_carry_i_4_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -2.068 r  PWM_OUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.068    PWM_OUT/plusOp_carry_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.734 r  PWM_OUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.481    -1.253    PWM_OUT/plusOp_carry__0_n_6
    SLICE_X63Y94         FDRE                                         r  PWM_OUT/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    -0.882    PWM_OUT/clk_out1
    SLICE_X63Y94         FDRE                                         r  PWM_OUT/count_reg[6]/C
                         clock pessimism             -0.482    -1.364    
                         clock uncertainty           -0.057    -1.421    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.226    -1.647    PWM_OUT/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 PWM_OUT/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.352ns (53.716%)  route 1.165ns (46.284%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( -0.882 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.839ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -3.839    PWM_OUT/clk_out1
    SLICE_X65Y94         FDRE                                         r  PWM_OUT/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456    -3.383 r  PWM_OUT/count_reg[2]/Q
                         net (fo=5, routed)           0.641    -2.742    PWM_OUT/count_reg[2]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124    -2.618 r  PWM_OUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    -2.618    PWM_OUT/plusOp_carry_i_4_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -2.068 r  PWM_OUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.068    PWM_OUT/plusOp_carry_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.846 r  PWM_OUT/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.524    -1.322    PWM_OUT/plusOp_carry__0_n_7
    SLICE_X63Y94         FDRE                                         r  PWM_OUT/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    -0.882    PWM_OUT/clk_out1
    SLICE_X63Y94         FDRE                                         r  PWM_OUT/count_reg[5]/C
                         clock pessimism             -0.482    -1.364    
                         clock uncertainty           -0.057    -1.421    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.237    -1.658    PWM_OUT/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 PWM_OUT/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.369ns (57.946%)  route 0.994ns (42.054%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( -0.883 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.839ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -3.839    PWM_OUT/clk_out1
    SLICE_X65Y94         FDRE                                         r  PWM_OUT/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456    -3.383 r  PWM_OUT/count_reg[2]/Q
                         net (fo=5, routed)           0.641    -2.742    PWM_OUT/count_reg[2]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124    -2.618 r  PWM_OUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    -2.618    PWM_OUT/plusOp_carry_i_4_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -2.068 r  PWM_OUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.068    PWM_OUT/plusOp_carry_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -1.829 r  PWM_OUT/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.353    -1.476    PWM_OUT/plusOp_carry__0_n_5
    SLICE_X58Y95         FDRE                                         r  PWM_OUT/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505    -0.883    PWM_OUT/clk_out1
    SLICE_X58Y95         FDRE                                         r  PWM_OUT/count_reg[7]/C
                         clock pessimism             -0.496    -1.379    
                         clock uncertainty           -0.057    -1.436    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)       -0.225    -1.661    PWM_OUT/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                 -0.185    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 PWM_OUT/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 1.220ns (51.297%)  route 1.158ns (48.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( -0.882 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.839ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -3.839    PWM_OUT/clk_out1
    SLICE_X65Y94         FDRE                                         r  PWM_OUT/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456    -3.383 r  PWM_OUT/count_reg[2]/Q
                         net (fo=5, routed)           0.641    -2.742    PWM_OUT/count_reg[2]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.124    -2.618 r  PWM_OUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    -2.618    PWM_OUT/plusOp_carry_i_4_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -1.978 r  PWM_OUT/plusOp_carry/O[3]
                         net (fo=1, routed)           0.517    -1.461    PWM_OUT/plusOp_carry_n_4
    SLICE_X65Y94         FDRE                                         r  PWM_OUT/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    -0.882    PWM_OUT/clk_out1
    SLICE_X65Y94         FDRE                                         r  PWM_OUT/count_reg[4]/C
                         clock pessimism             -0.457    -1.339    
                         clock uncertainty           -0.057    -1.396    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)       -0.240    -1.636    PWM_OUT/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( -0.882 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.844ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.619    -3.844    PWM_OUT/clk_out1
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -3.388 r  PWM_OUT/phase_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.480    -2.907    PWM_OUT/phase_accumulator_reg_n_0_[2]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.233 r  PWM_OUT/phase_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.233    PWM_OUT/phase_accumulator_reg[1]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.119 r  PWM_OUT/phase_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.119    PWM_OUT/phase_accumulator_reg[5]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.005 r  PWM_OUT/phase_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.005    PWM_OUT/phase_accumulator_reg[9]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.891 r  PWM_OUT/phase_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.891    PWM_OUT/phase_accumulator_reg[13]_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.777 r  PWM_OUT/phase_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.777    PWM_OUT/phase_accumulator_reg[17]_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.663 r  PWM_OUT/phase_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.663    PWM_OUT/phase_accumulator_reg[21]_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.549 r  PWM_OUT/phase_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.549    PWM_OUT/phase_accumulator_reg[25]_i_1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.215 r  PWM_OUT/phase_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.215    PWM_OUT/phase_accumulator_reg[29]_i_1_n_6
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    -0.882    PWM_OUT/clk_out1
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[30]/C
                         clock pessimism             -0.482    -1.364    
                         clock uncertainty           -0.057    -1.421    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.062    -1.359    PWM_OUT/phase_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 2.053ns (81.035%)  route 0.480ns (18.965%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( -0.882 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.844ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.619    -3.844    PWM_OUT/clk_out1
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -3.388 r  PWM_OUT/phase_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.480    -2.907    PWM_OUT/phase_accumulator_reg_n_0_[2]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.233 r  PWM_OUT/phase_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.233    PWM_OUT/phase_accumulator_reg[1]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.119 r  PWM_OUT/phase_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.119    PWM_OUT/phase_accumulator_reg[5]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.005 r  PWM_OUT/phase_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.005    PWM_OUT/phase_accumulator_reg[9]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.891 r  PWM_OUT/phase_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.891    PWM_OUT/phase_accumulator_reg[13]_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.777 r  PWM_OUT/phase_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.777    PWM_OUT/phase_accumulator_reg[17]_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.663 r  PWM_OUT/phase_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.663    PWM_OUT/phase_accumulator_reg[21]_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.549 r  PWM_OUT/phase_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.549    PWM_OUT/phase_accumulator_reg[25]_i_1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -1.310 r  PWM_OUT/phase_accumulator_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.310    PWM_OUT/phase_accumulator_reg[29]_i_1_n_5
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    -0.882    PWM_OUT/clk_out1
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[31]/C
                         clock pessimism             -0.482    -1.364    
                         clock uncertainty           -0.057    -1.421    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.062    -1.359    PWM_OUT/phase_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( -0.882 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.844ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.619    -3.844    PWM_OUT/clk_out1
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -3.388 r  PWM_OUT/phase_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.480    -2.907    PWM_OUT/phase_accumulator_reg_n_0_[2]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.233 r  PWM_OUT/phase_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.233    PWM_OUT/phase_accumulator_reg[1]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.119 r  PWM_OUT/phase_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.119    PWM_OUT/phase_accumulator_reg[5]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.005 r  PWM_OUT/phase_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.005    PWM_OUT/phase_accumulator_reg[9]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.891 r  PWM_OUT/phase_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.891    PWM_OUT/phase_accumulator_reg[13]_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.777 r  PWM_OUT/phase_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.777    PWM_OUT/phase_accumulator_reg[17]_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.663 r  PWM_OUT/phase_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.663    PWM_OUT/phase_accumulator_reg[21]_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.549 r  PWM_OUT/phase_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.549    PWM_OUT/phase_accumulator_reg[25]_i_1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -1.326 r  PWM_OUT/phase_accumulator_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.326    PWM_OUT/phase_accumulator_reg[29]_i_1_n_7
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    -0.882    PWM_OUT/clk_out1
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[29]/C
                         clock pessimism             -0.482    -1.364    
                         clock uncertainty           -0.057    -1.421    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.062    -1.359    PWM_OUT/phase_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( -0.883 - 2.500 ) 
    Source Clock Delay      (SCD):    -3.844ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.619    -3.844    PWM_OUT/clk_out1
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -3.388 r  PWM_OUT/phase_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.480    -2.907    PWM_OUT/phase_accumulator_reg_n_0_[2]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.233 r  PWM_OUT/phase_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.233    PWM_OUT/phase_accumulator_reg[1]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.119 r  PWM_OUT/phase_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.119    PWM_OUT/phase_accumulator_reg[5]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.005 r  PWM_OUT/phase_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.005    PWM_OUT/phase_accumulator_reg[9]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.891 r  PWM_OUT/phase_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.891    PWM_OUT/phase_accumulator_reg[13]_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.777 r  PWM_OUT/phase_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.777    PWM_OUT/phase_accumulator_reg[17]_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.663 r  PWM_OUT/phase_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.663    PWM_OUT/phase_accumulator_reg[21]_i_1_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.329 r  PWM_OUT/phase_accumulator_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.329    PWM_OUT/phase_accumulator_reg[25]_i_1_n_6
    SLICE_X63Y92         FDRE                                         r  PWM_OUT/phase_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -4.055 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -2.479    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.388 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505    -0.883    PWM_OUT/clk_out1
    SLICE_X63Y92         FDRE                                         r  PWM_OUT/phase_accumulator_reg[26]/C
                         clock pessimism             -0.482    -1.365    
                         clock uncertainty           -0.057    -1.422    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.062    -1.360    PWM_OUT/phase_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.591    -0.761    PWM_OUT/clk_out1
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  PWM_OUT/phase_accumulator_reg[31]/Q
                         net (fo=2, routed)           0.126    -0.494    PWM_OUT/p_0_in[7]
    SLICE_X61Y92         FDRE                                         r  PWM_OUT/sine_idx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.859    -0.720    PWM_OUT/clk_out1
    SLICE_X61Y92         FDRE                                         r  PWM_OUT/sine_idx_reg[7]/C
                         clock pessimism             -0.007    -0.727    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.070    -0.657    PWM_OUT/sine_idx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X63Y92         FDRE                                         r  PWM_OUT/phase_accumulator_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  PWM_OUT/phase_accumulator_reg[27]/Q
                         net (fo=2, routed)           0.111    -0.510    PWM_OUT/p_0_in[3]
    SLICE_X65Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.861    -0.717    PWM_OUT/clk_out1
    SLICE_X65Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[3]/C
                         clock pessimism             -0.028    -0.745    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.066    -0.679    PWM_OUT/sine_idx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.591    -0.761    PWM_OUT/clk_out1
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  PWM_OUT/phase_accumulator_reg[30]/Q
                         net (fo=2, routed)           0.130    -0.489    PWM_OUT/p_0_in[6]
    SLICE_X59Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.719    PWM_OUT/clk_out1
    SLICE_X59Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[6]/C
                         clock pessimism             -0.007    -0.726    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.066    -0.660    PWM_OUT/sine_idx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.088%)  route 0.172ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X63Y91         FDRE                                         r  PWM_OUT/phase_accumulator_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  PWM_OUT/phase_accumulator_reg[24]/Q
                         net (fo=2, routed)           0.172    -0.449    PWM_OUT/p_0_in[0]
    SLICE_X59Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.719    PWM_OUT/clk_out1
    SLICE_X59Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[0]/C
                         clock pessimism             -0.007    -0.726    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.070    -0.656    PWM_OUT/sine_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.024%)  route 0.172ns (54.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X63Y92         FDRE                                         r  PWM_OUT/phase_accumulator_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  PWM_OUT/phase_accumulator_reg[26]/Q
                         net (fo=2, routed)           0.172    -0.449    PWM_OUT/p_0_in[2]
    SLICE_X59Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.719    PWM_OUT/clk_out1
    SLICE_X59Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
                         clock pessimism             -0.007    -0.726    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.070    -0.656    PWM_OUT/sine_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.591    -0.761    PWM_OUT/clk_out1
    SLICE_X63Y93         FDRE                                         r  PWM_OUT/phase_accumulator_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  PWM_OUT/phase_accumulator_reg[29]/Q
                         net (fo=2, routed)           0.179    -0.441    PWM_OUT/p_0_in[5]
    SLICE_X61Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.719    PWM_OUT/clk_out1
    SLICE_X61Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[5]/C
                         clock pessimism             -0.007    -0.726    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.072    -0.654    PWM_OUT/sine_idx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/sine_idx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.671%)  route 0.189ns (57.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X63Y92         FDRE                                         r  PWM_OUT/phase_accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  PWM_OUT/phase_accumulator_reg[28]/Q
                         net (fo=2, routed)           0.189    -0.431    PWM_OUT/p_0_in[4]
    SLICE_X60Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.719    PWM_OUT/clk_out1
    SLICE_X60Y93         FDRE                                         r  PWM_OUT/sine_idx_reg[4]/C
                         clock pessimism             -0.007    -0.726    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.059    -0.667    PWM_OUT/sine_idx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X63Y90         FDRE                                         r  PWM_OUT/phase_accumulator_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  PWM_OUT/phase_accumulator_reg[20]/Q
                         net (fo=1, routed)           0.108    -0.513    PWM_OUT/phase_accumulator_reg_n_0_[20]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.405 r  PWM_OUT/phase_accumulator_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.405    PWM_OUT/phase_accumulator_reg[17]_i_1_n_4
    SLICE_X63Y90         FDRE                                         r  PWM_OUT/phase_accumulator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.718    PWM_OUT/clk_out1
    SLICE_X63Y90         FDRE                                         r  PWM_OUT/phase_accumulator_reg[20]/C
                         clock pessimism             -0.044    -0.762    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.105    -0.657    PWM_OUT/phase_accumulator_reg[20]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.587    -0.765    PWM_OUT/clk_out1
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  PWM_OUT/phase_accumulator_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.516    PWM_OUT/phase_accumulator_reg_n_0_[4]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.408 r  PWM_OUT/phase_accumulator_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.408    PWM_OUT/phase_accumulator_reg[1]_i_1_n_4
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.856    -0.722    PWM_OUT/clk_out1
    SLICE_X63Y86         FDRE                                         r  PWM_OUT/phase_accumulator_reg[4]/C
                         clock pessimism             -0.043    -0.765    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105    -0.660    PWM_OUT/phase_accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_accumulator_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.763    PWM_OUT/clk_out1
    SLICE_X63Y89         FDRE                                         r  PWM_OUT/phase_accumulator_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  PWM_OUT/phase_accumulator_reg[13]/Q
                         net (fo=1, routed)           0.105    -0.517    PWM_OUT/phase_accumulator_reg_n_0_[13]
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.402 r  PWM_OUT/phase_accumulator_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.402    PWM_OUT/phase_accumulator_reg[13]_i_1_n_7
    SLICE_X63Y89         FDRE                                         r  PWM_OUT/phase_accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.719    PWM_OUT/clk_out1
    SLICE_X63Y89         FDRE                                         r  PWM_OUT/phase_accumulator_reg[13]/C
                         clock pessimism             -0.044    -0.763    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.105    -0.658    PWM_OUT/phase_accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  CLK_PORT_MAP/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y95    PWM_OUT/PWM_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X58Y95    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y94    PWM_OUT/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y94    PWM_OUT/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y94    PWM_OUT/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y94    PWM_OUT/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y94    PWM_OUT/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X63Y94    PWM_OUT/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X61Y95    PWM_OUT/PWM_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X61Y95    PWM_OUT/PWM_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X58Y95    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X58Y95    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y94    PWM_OUT/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y94    PWM_OUT/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X61Y95    PWM_OUT/PWM_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X61Y95    PWM_OUT/PWM_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X58Y95    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X58Y95    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y94    PWM_OUT/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X63Y94    PWM_OUT/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y94    PWM_OUT/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  CLK_PORT_MAP/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 4.136ns (54.400%)  route 3.467ns (45.600%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.623    -3.840    PWM_OUT/clk_out1
    SLICE_X61Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -3.384 f  PWM_OUT/PWM_High_Tmp_reg/Q
                         net (fo=1, routed)           0.966    -2.418    PWM_OUT/PWM_Hi_Output
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124    -2.294 r  PWM_OUT/JD2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.501     0.207    JD2_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         3.556     3.763 r  JD2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.763    JD2[7]
    E2                                                                r  JD2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 4.002ns (63.544%)  route 2.296ns (36.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          1.623    -3.840    PWM_OUT/clk_out1
    SLICE_X58Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456    -3.384 r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/Q
                         net (fo=1, routed)           2.296    -1.088    lopt
    D4                   OBUF (Prop_obuf_I_O)         3.546     2.459 r  JD1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.459    JD1[1]
    D4                                                                r  JD1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.388ns (70.272%)  route 0.587ns (29.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X58Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/Q
                         net (fo=1, routed)           0.587    -0.034    lopt
    D4                   OBUF (Prop_obuf_I_O)         1.247     1.213 r  JD1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.213    JD1[1]
    D4                                                                r  JD1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.443ns (58.229%)  route 1.035ns (41.771%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    CLK_PORT_MAP/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=50, routed)          0.590    -0.762    PWM_OUT/clk_out1
    SLICE_X61Y95         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.621 f  PWM_OUT/PWM_High_Tmp_reg/Q
                         net (fo=1, routed)           0.349    -0.272    PWM_OUT/PWM_Hi_Output
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  PWM_OUT/JD2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.686     0.459    JD2_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         1.257     1.716 r  JD2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.716    JD2[7]
    E2                                                                r  JD2[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.481     5.481    CLK_PORT_MAP/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     2.847 f  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.393    CLK_PORT_MAP/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.422 f  CLK_PORT_MAP/inst/clkf_buf/O
                         net (fo=1, routed)           0.818     4.239    CLK_PORT_MAP/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    CLK_PORT_MAP/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -6.555 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -4.979    CLK_PORT_MAP/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK_PORT_MAP/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -3.422    CLK_PORT_MAP/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 5.032ns (72.272%)  route 1.931ns (27.728%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.931     8.420    CLK_IBUF
    D3                   OBUF (Prop_obuf_I_O)         3.543    11.963 f  JD1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.963    JD1[2]
    D3                                                                f  JD1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.501ns (80.537%)  route 0.363ns (19.463%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.363     0.619    CLK_IBUF
    D3                   OBUF (Prop_obuf_I_O)         1.244     1.864 r  JD1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.864    JD1[2]
    D3                                                                r  JD1[2] (OUT)
  -------------------------------------------------------------------    -------------------





