Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 20 14:24:46 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: disp/clk2/clk_out_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: disp/clk3/clk_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dd/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dl/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/dr/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: disp/du/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seven_seg_clk/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.907        0.000                      0                  168        0.152        0.000                      0                  168        3.000        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0              94.974        0.000                      0                   39        0.152        0.000                      0                   39       49.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  
sys_clk_pin                       5.907        0.000                      0                  129        0.204        0.000                      0                  129        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.974ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.897ns (20.033%)  route 3.581ns (79.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.874     6.030    dac/sync_OBUF
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502   101.502    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.080   101.582    
                         clock uncertainty           -0.149   101.433    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429   101.004    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.004    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 94.974    

Slack (MET) :             94.974ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.897ns (20.033%)  route 3.581ns (79.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.874     6.030    dac/sync_OBUF
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502   101.502    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.080   101.582    
                         clock uncertainty           -0.149   101.433    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429   101.004    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.004    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 94.974    

Slack (MET) :             94.974ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.897ns (20.033%)  route 3.581ns (79.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.874     6.030    dac/sync_OBUF
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502   101.502    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.080   101.582    
                         clock uncertainty           -0.149   101.433    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429   101.004    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.004    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 94.974    

Slack (MET) :             94.974ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.897ns (20.033%)  route 3.581ns (79.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.874     6.030    dac/sync_OBUF
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502   101.502    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.080   101.582    
                         clock uncertainty           -0.149   101.433    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429   101.004    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.004    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 94.974    

Slack (MET) :             95.013ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.021ns (20.642%)  route 3.925ns (79.358%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.218     6.375    waveform/sync_OBUF
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.124     6.499 r  waveform/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.499    dac/D[2]
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504   101.504    dac/CLK
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.080   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.077   101.512    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.512    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 95.013    

Slack (MET) :             95.058ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.021ns (22.112%)  route 3.596ns (77.888%))
  Logic Levels:           3  (LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 f  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 f  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 f  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.487     5.644    clk0/sync_OBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.768 r  clk0/dac_i_1/O
                         net (fo=1, routed)           0.402     6.170    dac/dac_reg_0
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502   101.502    dac/CLK
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.080   101.582    
                         clock uncertainty           -0.149   101.433    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.205   101.228    dac/dac_reg
  -------------------------------------------------------------------
                         required time                        101.228    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 95.058    

Slack (MET) :             95.150ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.021ns (21.212%)  route 3.792ns (78.788%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.085     6.242    waveform/sync_OBUF
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.124     6.366 r  waveform/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.366    dac/D[1]
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504   101.504    dac/CLK
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.080   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.081   101.516    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        101.516    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 95.150    

Slack (MET) :             95.161ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.047ns (21.636%)  route 3.792ns (78.364%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.085     6.242    waveform/sync_OBUF
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     6.392 r  waveform/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.392    dac/D[5]
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504   101.504    dac/CLK
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism              0.080   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.118   101.553    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.553    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 95.161    

Slack (MET) :             95.301ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.897ns (21.601%)  route 3.256ns (78.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.549     5.705    dac/sync_OBUF
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504   101.504    dac/CLK
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.080   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.006    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.006    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 95.301    

Slack (MET) :             95.301ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.897ns (21.601%)  route 3.256ns (78.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.552     1.552    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  clk0/period_count_reg[2]/Q
                         net (fo=7, routed)           0.890     2.921    clk0/period_count_reg[2]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.295     3.216 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817     4.032    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.549     5.705    dac/sync_OBUF
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504   101.504    dac/CLK
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.080   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.006    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        101.006    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 95.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.581     0.581    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.117     0.839    dac/tmp_reg_reg_n_0_[11]
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851     0.851    dac/CLK
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.070     0.687    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.582     0.582    dac/CLK
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.746 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.106     0.851    dac/p_1_in
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850     0.850    dac/CLK
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/C
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070     0.665    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.556     0.556    clk0/clk_10M
    SLICE_X13Y27         FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  clk0/period_count_reg[0]/Q
                         net (fo=8, routed)           0.137     0.833    clk0/period_count_reg[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.878 r  clk0/period_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.878    clk0/p_0_in[5]
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.823     0.823    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.121     0.690    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.581     0.581    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dac/tmp_reg_reg[9]/Q
                         net (fo=1, routed)           0.121     0.842    dac/tmp_reg_reg_n_0_[9]
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.849     0.849    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.070     0.651    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     0.583    dac/CLK
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.148     0.731 r  dac/tmp_reg_reg[6]/Q
                         net (fo=1, routed)           0.094     0.825    waveform/tmp_reg_reg[7][4]
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.101     0.926 r  waveform/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.926    dac/D[5]
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851     0.851    dac/CLK
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.131     0.714    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.951%)  route 0.140ns (40.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.556     0.556    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  clk0/period_count_reg[5]/Q
                         net (fo=4, routed)           0.140     0.859    clk0/period_count_reg[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  clk0/period_count[6]_i_2/O
                         net (fo=1, routed)           0.000     0.904    clk0/p_0_in[6]
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.823     0.823    clk0/clk_10M
    SLICE_X12Y27         FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.676    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     0.583    dac/CLK
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.172     0.896    dac/tmp_reg_reg_n_0_[13]
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850     0.850    dac/CLK
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059     0.654    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.581     0.581    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dac/tmp_reg_reg[10]/Q
                         net (fo=1, routed)           0.174     0.895    dac/tmp_reg_reg_n_0_[10]
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.849     0.849    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.066     0.647    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.581     0.581    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dac/tmp_reg_reg[8]/Q
                         net (fo=1, routed)           0.182     0.904    dac/tmp_reg_reg_n_0_[8]
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.849     0.849    dac/CLK
    SLICE_X4Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.072     0.653    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     0.583    dac/CLK
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.201     0.925    dac/tmp_reg_reg_n_0_[12]
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851     0.851    dac/CLK
    SLICE_X3Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.066     0.649    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y27     clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y27     clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y27     clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y27     clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y27     clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y27     clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y27     clk0/period_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y25      dac/dac_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y27     clk0/period_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y27     clk0/period_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y27     clk0/period_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      dac/tmp_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      dac/tmp_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/tmp_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y27     clk0/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y27     clk0/period_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y27     clk0/period_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y27     clk0/period_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/dac_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y26      dac/tmp_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y26      dac/tmp_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.521%)  route 2.902ns (80.479%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X65Y29         FDRE                                         r  seven_seg_clk/period_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.415    seven_seg_clk/period_count_reg[13]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  seven_seg_clk/period_count[0]_i_3/O
                         net (fo=1, routed)           0.727     7.266    seven_seg_clk/period_count[0]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.363     8.753    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X65Y31         FDRE                                         r  seven_seg_clk/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    seven_seg_clk/clk
    SLICE_X65Y31         FDRE                                         r  seven_seg_clk/period_count_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    seven_seg_clk/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.704ns (20.293%)  route 2.765ns (79.707%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.145    disp/clk2/clk
    SLICE_X61Y29         FDRE                                         r  disp/clk2/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  disp/clk2/period_count_reg[17]/Q
                         net (fo=2, routed)           1.141     6.742    disp/clk2/period_count_reg[17]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.599     7.465    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.589 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          1.026     8.614    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y30         FDRE                                         r  disp/clk2/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    disp/clk2/clk
    SLICE_X61Y30         FDRE                                         r  disp/clk2/period_count_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y30         FDRE (Setup_fdre_C_R)       -0.429    14.658    disp/clk2/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.704ns (20.300%)  route 2.764ns (79.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X65Y29         FDRE                                         r  seven_seg_clk/period_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.415    seven_seg_clk/period_count_reg[13]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  seven_seg_clk/period_count[0]_i_3/O
                         net (fo=1, routed)           0.727     7.266    seven_seg_clk/period_count[0]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.224     8.614    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    seven_seg_clk/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.704ns (20.300%)  route 2.764ns (79.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X65Y29         FDRE                                         r  seven_seg_clk/period_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.415    seven_seg_clk/period_count_reg[13]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  seven_seg_clk/period_count[0]_i_3/O
                         net (fo=1, routed)           0.727     7.266    seven_seg_clk/period_count[0]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.224     8.614    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    seven_seg_clk/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.704ns (20.300%)  route 2.764ns (79.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X65Y29         FDRE                                         r  seven_seg_clk/period_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.415    seven_seg_clk/period_count_reg[13]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  seven_seg_clk/period_count[0]_i_3/O
                         net (fo=1, routed)           0.727     7.266    seven_seg_clk/period_count[0]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.224     8.614    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    seven_seg_clk/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.704ns (20.300%)  route 2.764ns (79.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X65Y29         FDRE                                         r  seven_seg_clk/period_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.415    seven_seg_clk/period_count_reg[13]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  seven_seg_clk/period_count[0]_i_3/O
                         net (fo=1, routed)           0.727     7.266    seven_seg_clk/period_count[0]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.224     8.614    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    seven_seg_clk/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.704ns (20.759%)  route 2.687ns (79.241%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    disp/clk3/clk
    SLICE_X35Y48         FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.404    disp/clk3/period_count_reg[18]
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.528 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.335    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.459 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.019     8.478    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X35Y49         FDRE                                         r  disp/clk3/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    disp/clk3/clk
    SLICE_X35Y49         FDRE                                         r  disp/clk3/period_count_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    disp/clk3/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.704ns (21.166%)  route 2.622ns (78.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.145    disp/clk2/clk
    SLICE_X61Y29         FDRE                                         r  disp/clk2/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  disp/clk2/period_count_reg[17]/Q
                         net (fo=2, routed)           1.141     6.742    disp/clk2/period_count_reg[17]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.599     7.465    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.589 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          0.883     8.471    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    disp/clk2/clk
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[12]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429    14.657    disp/clk2/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.704ns (21.166%)  route 2.622ns (78.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.145    disp/clk2/clk
    SLICE_X61Y29         FDRE                                         r  disp/clk2/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  disp/clk2/period_count_reg[17]/Q
                         net (fo=2, routed)           1.141     6.742    disp/clk2/period_count_reg[17]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.599     7.465    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.589 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          0.883     8.471    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    disp/clk2/clk
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[13]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429    14.657    disp/clk2/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.704ns (21.166%)  route 2.622ns (78.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.145    disp/clk2/clk
    SLICE_X61Y29         FDRE                                         r  disp/clk2/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  disp/clk2/period_count_reg[17]/Q
                         net (fo=2, routed)           1.141     6.742    disp/clk2/period_count_reg[17]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  disp/clk2/period_count[0]_i_5__1/O
                         net (fo=1, routed)           0.599     7.465    disp/clk2/period_count[0]_i_5__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.589 r  disp/clk2/period_count[0]_i_1__2/O
                         net (fo=22, routed)          0.883     8.471    disp/clk2/period_count[0]_i_1__2_n_0
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    disp/clk2/clk
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[14]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429    14.657    disp/clk2/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.512%)  route 0.353ns (65.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y44         FDRE                                         r  disp/clk3/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[1]/Q
                         net (fo=2, routed)           0.150     1.736    disp/clk3/period_count_reg[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.203     1.984    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X36Y46         FDRE                                         r  disp/clk3/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    disp/clk3/clk
    SLICE_X36Y46         FDRE                                         r  disp/clk3/clk_out_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.070     1.780    disp/clk3/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.584     1.467    disp/clk2/clk
    SLICE_X61Y27         FDRE                                         r  disp/clk2/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  disp/clk2/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.725    disp/clk2/period_count_reg[11]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  disp/clk2/period_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    disp/clk2/period_count_reg[8]_i_1__0_n_4
    SLICE_X61Y27         FDRE                                         r  disp/clk2/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     1.978    disp/clk2/clk
    SLICE_X61Y27         FDRE                                         r  disp/clk2/period_count_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    disp/clk2/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    disp/clk3/period_count_reg[11]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  disp/clk3/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    disp/clk3/period_count_reg[8]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    disp/clk3/clk
    SLICE_X35Y46         FDRE                                         r  disp/clk3/period_count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    disp/clk3/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    disp/clk3/clk
    SLICE_X35Y45         FDRE                                         r  disp/clk3/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp/clk3/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    disp/clk3/period_count_reg[7]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  disp/clk3/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    disp/clk3/period_count_reg[4]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  disp/clk3/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    disp/clk3/clk
    SLICE_X35Y45         FDRE                                         r  disp/clk3/period_count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    disp/clk3/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.470    seven_seg_clk/clk
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  seven_seg_clk/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.728    seven_seg_clk/period_count_reg[19]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  seven_seg_clk/period_count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.836    seven_seg_clk/period_count_reg[16]_i_1__1_n_4
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     1.983    seven_seg_clk/clk
    SLICE_X65Y30         FDRE                                         r  seven_seg_clk/period_count_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    seven_seg_clk/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582     1.465    disp/clk2/clk
    SLICE_X61Y26         FDRE                                         r  disp/clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  disp/clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.723    disp/clk2/period_count_reg[7]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  disp/clk2/period_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    disp/clk2/period_count_reg[4]_i_1__0_n_4
    SLICE_X61Y26         FDRE                                         r  disp/clk2/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     1.976    disp/clk2/clk
    SLICE_X61Y26         FDRE                                         r  disp/clk2/period_count_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    disp/clk2/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    disp/clk3/clk
    SLICE_X35Y48         FDRE                                         r  disp/clk3/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  disp/clk3/period_count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    disp/clk3/period_count_reg[19]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  disp/clk3/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    disp/clk3/period_count_reg[16]_i_1_n_4
    SLICE_X35Y48         FDRE                                         r  disp/clk3/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    disp/clk3/clk
    SLICE_X35Y48         FDRE                                         r  disp/clk3/period_count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    disp/clk3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    seven_seg_clk/clk
    SLICE_X65Y28         FDRE                                         r  seven_seg_clk/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seven_seg_clk/period_count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.728    seven_seg_clk/period_count_reg[11]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  seven_seg_clk/period_count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.836    seven_seg_clk/period_count_reg[8]_i_1__1_n_4
    SLICE_X65Y28         FDRE                                         r  seven_seg_clk/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    seven_seg_clk/clk
    SLICE_X65Y28         FDRE                                         r  seven_seg_clk/period_count_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    seven_seg_clk/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    seven_seg_clk/clk
    SLICE_X65Y27         FDRE                                         r  seven_seg_clk/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seven_seg_clk/period_count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.728    seven_seg_clk/period_count_reg[7]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  seven_seg_clk/period_count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.836    seven_seg_clk/period_count_reg[4]_i_1__1_n_4
    SLICE_X65Y27         FDRE                                         r  seven_seg_clk/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.853     1.980    seven_seg_clk/clk
    SLICE_X65Y27         FDRE                                         r  seven_seg_clk/period_count_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    seven_seg_clk/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.584     1.467    disp/clk2/clk
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  disp/clk2/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.728    disp/clk2/period_count_reg[15]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  disp/clk2/period_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    disp/clk2/period_count_reg[12]_i_1__0_n_4
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     1.979    disp/clk2/clk
    SLICE_X61Y28         FDRE                                         r  disp/clk2/period_count_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    disp/clk2/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   disp/clk2/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   disp/clk2/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   disp/clk2/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   disp/clk2/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   disp/clk2/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   disp/clk2/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   disp/clk2/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   disp/clk2/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   disp/clk2/period_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   disp/clk2/period_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   disp/clk2/period_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   disp/clk2/period_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   disp/clk2/period_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   disp/clk2/period_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   disp/clk3/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   disp/clk2/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y28   disp/clk2/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y28   disp/clk2/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y28   disp/clk2/period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/clk2/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/clk2/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   disp/clk2/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   disp/clk2/period_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   disp/clk2/period_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   disp/clk2/period_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   disp/clk2/period_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/clk2/period_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/clk2/period_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   seven_seg_clk/clk_out_reg/C



