

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Wed May 13 18:38:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.606 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MixColumns_label36  |        4|        4|         1|          -|          -|     4|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_3_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_3_read)" [aes.c:307]   --->   Operation 3 'read' 'state_3_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_3_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_2_read)" [aes.c:307]   --->   Operation 4 'read' 'state_3_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_3_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_1_read)" [aes.c:307]   --->   Operation 5 'read' 'state_3_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_3_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_0_read)" [aes.c:307]   --->   Operation 6 'read' 'state_3_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_2_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_3_read)" [aes.c:307]   --->   Operation 7 'read' 'state_2_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_2_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_2_read)" [aes.c:307]   --->   Operation 8 'read' 'state_2_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_2_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_1_read)" [aes.c:307]   --->   Operation 9 'read' 'state_2_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_2_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_0_read)" [aes.c:307]   --->   Operation 10 'read' 'state_2_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_1_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_3_read)" [aes.c:307]   --->   Operation 11 'read' 'state_1_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_1_2_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_2_read)" [aes.c:307]   --->   Operation 12 'read' 'state_1_2_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_1_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_1_read)" [aes.c:307]   --->   Operation 13 'read' 'state_1_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_1_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_0_read)" [aes.c:307]   --->   Operation 14 'read' 'state_1_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_0_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_3_read)" [aes.c:307]   --->   Operation 15 'read' 'state_0_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_0_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_2_read)" [aes.c:307]   --->   Operation 16 'read' 'state_0_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_0_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_1_read)" [aes.c:307]   --->   Operation 17 'read' 'state_0_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_0_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_0_read)" [aes.c:307]   --->   Operation 18 'read' 'state_0_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.18ns)   --->   "br label %1" [aes.c:311]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%state_0_0_0 = phi i8 [ %state_0_0_read_2, %0 ], [ %state_0_0_1, %branch12 ]" [aes.c:307]   --->   Operation 20 'phi' 'state_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%state_0_1_0 = phi i8 [ %state_0_1_read_2, %0 ], [ %state_0_1_1, %branch12 ]" [aes.c:307]   --->   Operation 21 'phi' 'state_0_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%state_0_2_0 = phi i8 [ %state_0_2_read_2, %0 ], [ %state_0_2_1, %branch12 ]" [aes.c:307]   --->   Operation 22 'phi' 'state_0_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%state_0_3_0 = phi i8 [ %state_0_3_read_2, %0 ], [ %state_0_3_1, %branch12 ]" [aes.c:307]   --->   Operation 23 'phi' 'state_0_3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%state_1_0_0 = phi i8 [ %state_1_0_read_2, %0 ], [ %state_1_0_1, %branch12 ]" [aes.c:307]   --->   Operation 24 'phi' 'state_1_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%state_1_1_0 = phi i8 [ %state_1_1_read_2, %0 ], [ %state_1_1_1, %branch12 ]" [aes.c:307]   --->   Operation 25 'phi' 'state_1_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%state_1_2_0 = phi i8 [ %state_1_2_read11, %0 ], [ %state_1_2_1, %branch12 ]" [aes.c:307]   --->   Operation 26 'phi' 'state_1_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_1_3_0 = phi i8 [ %state_1_3_read_2, %0 ], [ %state_1_3_1, %branch12 ]" [aes.c:307]   --->   Operation 27 'phi' 'state_1_3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%state_2_0_0 = phi i8 [ %state_2_0_read_2, %0 ], [ %state_2_0_1, %branch12 ]" [aes.c:307]   --->   Operation 28 'phi' 'state_2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_2_1_0 = phi i8 [ %state_2_1_read_2, %0 ], [ %state_2_1_1, %branch12 ]" [aes.c:307]   --->   Operation 29 'phi' 'state_2_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_2_2_0 = phi i8 [ %state_2_2_read_2, %0 ], [ %state_2_2_1, %branch12 ]" [aes.c:307]   --->   Operation 30 'phi' 'state_2_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_2_3_0 = phi i8 [ %state_2_3_read_2, %0 ], [ %state_2_3_1, %branch12 ]" [aes.c:307]   --->   Operation 31 'phi' 'state_2_3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_3_0_0 = phi i8 [ %state_3_0_read_2, %0 ], [ %state_3_0_1, %branch12 ]" [aes.c:307]   --->   Operation 32 'phi' 'state_3_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_3_1_0 = phi i8 [ %state_3_1_read_2, %0 ], [ %state_3_1_1, %branch12 ]" [aes.c:307]   --->   Operation 33 'phi' 'state_3_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_3_2_0 = phi i8 [ %state_3_2_read_2, %0 ], [ %state_3_2_1, %branch12 ]" [aes.c:307]   --->   Operation 34 'phi' 'state_3_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%state_3_3_0 = phi i8 [ %state_3_3_read_2, %0 ], [ %state_3_3_1, %branch12 ]" [aes.c:307]   --->   Operation 35 'phi' 'state_3_3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %branch12 ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln311 = icmp eq i3 %i_0, -4" [aes.c:311]   --->   Operation 37 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.18ns)   --->   "%i = add i3 %i_0, 1" [aes.c:311]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln311, label %2, label %branch12" [aes.c:311]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str6) nounwind" [aes.c:312]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i3 %i_0 to i2" [aes.c:313]   --->   Operation 42 'trunc' 'trunc_ln313' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.26ns)   --->   "%t = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_0_0, i8 %state_1_0_0, i8 %state_2_0_0, i8 %state_3_0_0, i2 %trunc_ln313)" [aes.c:313]   --->   Operation 43 'mux' 't' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.26ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_1_0, i8 %state_1_1_0, i8 %state_2_1_0, i8 %state_3_1_0, i2 %trunc_ln313)" [aes.c:314]   --->   Operation 44 'mux' 'tmp_3' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.26ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_2_0, i8 %state_1_2_0, i8 %state_2_2_0, i8 %state_3_2_0, i2 %trunc_ln313)" [aes.c:314]   --->   Operation 45 'mux' 'tmp_4' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.26ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_3_0, i8 %state_1_3_0, i8 %state_2_3_0, i8 %state_3_3_0, i2 %trunc_ln313)" [aes.c:314]   --->   Operation 46 'mux' 'tmp_5' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.66ns)   --->   "%Tm = xor i8 %tmp_3, %t" [aes.c:314]   --->   Operation 47 'xor' 'Tm' <Predicate = (!icmp_ln311)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node Tmp)   --->   "%xor_ln314_1 = xor i8 %Tm, %tmp_5" [aes.c:314]   --->   Operation 48 'xor' 'xor_ln314_1' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.66ns) (out node of the LUT)   --->   "%Tmp = xor i8 %xor_ln314_1, %tmp_4" [aes.c:314]   --->   Operation 49 'xor' 'Tmp' <Predicate = (!icmp_ln311)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln315_1)   --->   "%shl_ln303 = shl i8 %Tm, 1" [aes.c:303->aes.c:315]   --->   Operation 50 'shl' 'shl_ln303' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln315_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm, i32 7)" [aes.c:303->aes.c:315]   --->   Operation 51 'bitselect' 'tmp_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln315_1)   --->   "%select_ln303 = select i1 %tmp_1, i8 27, i8 0" [aes.c:303->aes.c:315]   --->   Operation 52 'select' 'select_ln303' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln315_1)   --->   "%xor_ln315 = xor i8 %shl_ln303, %Tmp" [aes.c:315]   --->   Operation 53 'xor' 'xor_ln315' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln315_1)   --->   "%xor_ln315_2 = xor i8 %select_ln303, %t" [aes.c:315]   --->   Operation 54 'xor' 'xor_ln315_2' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln315_1 = xor i8 %xor_ln315_2, %xor_ln315" [aes.c:315]   --->   Operation 55 'xor' 'xor_ln315_1' <Predicate = (!icmp_ln311)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.26ns)   --->   "%state_3_0_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_3_0_0, i8 %state_3_0_0, i8 %state_3_0_0, i8 %xor_ln315_1, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 56 'mux' 'state_3_0_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.26ns)   --->   "%state_2_0_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_2_0_0, i8 %state_2_0_0, i8 %xor_ln315_1, i8 %state_2_0_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 57 'mux' 'state_2_0_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.26ns)   --->   "%state_1_0_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_1_0_0, i8 %xor_ln315_1, i8 %state_1_0_0, i8 %state_1_0_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 58 'mux' 'state_1_0_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.26ns)   --->   "%state_0_0_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %xor_ln315_1, i8 %state_0_0_0, i8 %state_0_0_0, i8 %state_0_0_0, i2 %trunc_ln313)" [aes.c:315]   --->   Operation 59 'mux' 'state_0_0_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.26ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_1_0, i8 %state_1_1_0, i8 %state_2_1_0, i8 %state_3_1_0, i2 %trunc_ln313)" [aes.c:316]   --->   Operation 60 'mux' 'tmp' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.26ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_2_0, i8 %state_1_2_0, i8 %state_2_2_0, i8 %state_3_2_0, i2 %trunc_ln313)" [aes.c:316]   --->   Operation 61 'mux' 'tmp_6' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.66ns)   --->   "%Tm_1 = xor i8 %tmp_6, %tmp" [aes.c:316]   --->   Operation 62 'xor' 'Tm_1' <Predicate = (!icmp_ln311)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln316_1)   --->   "%shl_ln303_1 = shl i8 %Tm_1, 1" [aes.c:303->aes.c:316]   --->   Operation 63 'shl' 'shl_ln303_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln316_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_1, i32 7)" [aes.c:303->aes.c:316]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln316_1)   --->   "%select_ln303_1 = select i1 %tmp_2, i8 27, i8 0" [aes.c:303->aes.c:316]   --->   Operation 65 'select' 'select_ln303_1' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln316_1)   --->   "%xor_ln316 = xor i8 %shl_ln303_1, %Tmp" [aes.c:316]   --->   Operation 66 'xor' 'xor_ln316' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln316_1)   --->   "%xor_ln316_2 = xor i8 %select_ln303_1, %tmp" [aes.c:316]   --->   Operation 67 'xor' 'xor_ln316_2' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln316_1 = xor i8 %xor_ln316_2, %xor_ln316" [aes.c:316]   --->   Operation 68 'xor' 'xor_ln316_1' <Predicate = (!icmp_ln311)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.26ns)   --->   "%state_3_1_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_3_1_0, i8 %state_3_1_0, i8 %state_3_1_0, i8 %xor_ln316_1, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 69 'mux' 'state_3_1_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.26ns)   --->   "%state_2_1_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_2_1_0, i8 %state_2_1_0, i8 %xor_ln316_1, i8 %state_2_1_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 70 'mux' 'state_2_1_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.26ns)   --->   "%state_1_1_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_1_1_0, i8 %xor_ln316_1, i8 %state_1_1_0, i8 %state_1_1_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 71 'mux' 'state_1_1_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.26ns)   --->   "%state_0_1_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %xor_ln316_1, i8 %state_0_1_0, i8 %state_0_1_0, i8 %state_0_1_0, i2 %trunc_ln313)" [aes.c:316]   --->   Operation 72 'mux' 'state_0_1_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.26ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_2_0, i8 %state_1_2_0, i8 %state_2_2_0, i8 %state_3_2_0, i2 %trunc_ln313)" [aes.c:317]   --->   Operation 73 'mux' 'tmp_7' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.26ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_3_0, i8 %state_1_3_0, i8 %state_2_3_0, i8 %state_3_3_0, i2 %trunc_ln313)" [aes.c:317]   --->   Operation 74 'mux' 'tmp_8' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.66ns)   --->   "%Tm_2 = xor i8 %tmp_8, %tmp_7" [aes.c:317]   --->   Operation 75 'xor' 'Tm_2' <Predicate = (!icmp_ln311)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln317_1)   --->   "%shl_ln303_2 = shl i8 %Tm_2, 1" [aes.c:303->aes.c:317]   --->   Operation 76 'shl' 'shl_ln303_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln317_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2, i32 7)" [aes.c:303->aes.c:317]   --->   Operation 77 'bitselect' 'tmp_10' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln317_1)   --->   "%select_ln303_2 = select i1 %tmp_10, i8 27, i8 0" [aes.c:303->aes.c:317]   --->   Operation 78 'select' 'select_ln303_2' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln317_1)   --->   "%xor_ln317 = xor i8 %shl_ln303_2, %Tmp" [aes.c:317]   --->   Operation 79 'xor' 'xor_ln317' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln317_1)   --->   "%xor_ln317_2 = xor i8 %select_ln303_2, %tmp_7" [aes.c:317]   --->   Operation 80 'xor' 'xor_ln317_2' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln317_1 = xor i8 %xor_ln317_2, %xor_ln317" [aes.c:317]   --->   Operation 81 'xor' 'xor_ln317_1' <Predicate = (!icmp_ln311)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.26ns)   --->   "%state_3_2_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_3_2_0, i8 %state_3_2_0, i8 %state_3_2_0, i8 %xor_ln317_1, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 82 'mux' 'state_3_2_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.26ns)   --->   "%state_2_2_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_2_2_0, i8 %state_2_2_0, i8 %xor_ln317_1, i8 %state_2_2_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 83 'mux' 'state_2_2_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.26ns)   --->   "%state_1_2_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_1_2_0, i8 %xor_ln317_1, i8 %state_1_2_0, i8 %state_1_2_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 84 'mux' 'state_1_2_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.26ns)   --->   "%state_0_2_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %xor_ln317_1, i8 %state_0_2_0, i8 %state_0_2_0, i8 %state_0_2_0, i2 %trunc_ln313)" [aes.c:317]   --->   Operation 85 'mux' 'state_0_2_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.26ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_0_3_0, i8 %state_1_3_0, i8 %state_2_3_0, i8 %state_3_3_0, i2 %trunc_ln313)" [aes.c:318]   --->   Operation 86 'mux' 'tmp_9' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.66ns)   --->   "%Tm_3 = xor i8 %tmp_9, %t" [aes.c:318]   --->   Operation 87 'xor' 'Tm_3' <Predicate = (!icmp_ln311)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln318_1)   --->   "%shl_ln303_3 = shl i8 %Tm_3, 1" [aes.c:303->aes.c:318]   --->   Operation 88 'shl' 'shl_ln303_3' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln318_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_3, i32 7)" [aes.c:303->aes.c:318]   --->   Operation 89 'bitselect' 'tmp_11' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln318_1)   --->   "%select_ln303_3 = select i1 %tmp_11, i8 27, i8 0" [aes.c:303->aes.c:318]   --->   Operation 90 'select' 'select_ln303_3' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln318_1)   --->   "%xor_ln318 = xor i8 %shl_ln303_3, %Tmp" [aes.c:318]   --->   Operation 91 'xor' 'xor_ln318' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln318_1)   --->   "%xor_ln318_2 = xor i8 %select_ln303_3, %tmp_9" [aes.c:318]   --->   Operation 92 'xor' 'xor_ln318_2' <Predicate = (!icmp_ln311)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln318_1 = xor i8 %xor_ln318_2, %xor_ln318" [aes.c:318]   --->   Operation 93 'xor' 'xor_ln318_1' <Predicate = (!icmp_ln311)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.26ns)   --->   "%state_3_3_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_3_3_0, i8 %state_3_3_0, i8 %state_3_3_0, i8 %xor_ln318_1, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 94 'mux' 'state_3_3_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.26ns)   --->   "%state_2_3_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_2_3_0, i8 %state_2_3_0, i8 %xor_ln318_1, i8 %state_2_3_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 95 'mux' 'state_2_3_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.26ns)   --->   "%state_1_3_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %state_1_3_0, i8 %xor_ln318_1, i8 %state_1_3_0, i8 %state_1_3_0, i2 %trunc_ln313)" [aes.c:307]   --->   Operation 96 'mux' 'state_1_3_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.26ns)   --->   "%state_0_3_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %xor_ln318_1, i8 %state_0_3_0, i8 %state_0_3_0, i8 %state_0_3_0, i2 %trunc_ln313)" [aes.c:318]   --->   Operation 97 'mux' 'state_0_3_1' <Predicate = (!icmp_ln311)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [aes.c:311]   --->   Operation 98 'br' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %state_0_0_0, 0" [aes.c:320]   --->   Operation 99 'insertvalue' 'mrv' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %state_0_1_0, 1" [aes.c:320]   --->   Operation 100 'insertvalue' 'mrv_1' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %state_0_2_0, 2" [aes.c:320]   --->   Operation 101 'insertvalue' 'mrv_2' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %state_0_3_0, 3" [aes.c:320]   --->   Operation 102 'insertvalue' 'mrv_3' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %state_1_0_0, 4" [aes.c:320]   --->   Operation 103 'insertvalue' 'mrv_4' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %state_1_1_0, 5" [aes.c:320]   --->   Operation 104 'insertvalue' 'mrv_5' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %state_1_2_0, 6" [aes.c:320]   --->   Operation 105 'insertvalue' 'mrv_6' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %state_1_3_0, 7" [aes.c:320]   --->   Operation 106 'insertvalue' 'mrv_7' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %state_2_0_0, 8" [aes.c:320]   --->   Operation 107 'insertvalue' 'mrv_8' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %state_2_1_0, 9" [aes.c:320]   --->   Operation 108 'insertvalue' 'mrv_9' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %state_2_2_0, 10" [aes.c:320]   --->   Operation 109 'insertvalue' 'mrv_10' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %state_2_3_0, 11" [aes.c:320]   --->   Operation 110 'insertvalue' 'mrv_11' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %state_3_0_0, 12" [aes.c:320]   --->   Operation 111 'insertvalue' 'mrv_12' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %state_3_1_0, 13" [aes.c:320]   --->   Operation 112 'insertvalue' 'mrv_13' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %state_3_2_0, 14" [aes.c:320]   --->   Operation 113 'insertvalue' 'mrv_14' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %state_3_3_0, 15" [aes.c:320]   --->   Operation 114 'insertvalue' 'mrv_s' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [aes.c:320]   --->   Operation 115 'ret' <Predicate = (icmp_ln311)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('state_0_0_0', aes.c:307) with incoming values : ('state[0][0]', aes.c:307) ('state_0_0_1', aes.c:315) [35]  (1.18 ns)

 <State 2>: 4.61ns
The critical path consists of the following:
	'phi' operation ('state_0_0_0', aes.c:307) with incoming values : ('state[0][0]', aes.c:307) ('state_0_0_1', aes.c:315) [35]  (0 ns)
	'mux' operation ('t', aes.c:313) [59]  (1.26 ns)
	'xor' operation ('Tm', aes.c:314) [63]  (0.66 ns)
	'xor' operation ('xor_ln314_1', aes.c:314) [64]  (0 ns)
	'xor' operation ('Tmp', aes.c:314) [65]  (0.66 ns)
	'xor' operation ('xor_ln315', aes.c:315) [69]  (0 ns)
	'xor' operation ('xor_ln315_1', aes.c:315) [71]  (0.757 ns)
	'mux' operation ('state_3_0_1', aes.c:307) [72]  (1.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
