
Test_boardC21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080023f0  080023f0  000123f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800241c  0800241c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800241c  0800241c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800241c  0800241c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800241c  0800241c  0001241c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002420  08002420  00012420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002424  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  2000000c  08002430  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  08002430  000201b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df32  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ad3  00000000  00000000  0002df67  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fe8  00000000  00000000  0002fa40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f68  00000000  00000000  00030a28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017498  00000000  00000000  00031990  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b22d  00000000  00000000  00048e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f81d  00000000  00000000  00054055  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e3872  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044ac  00000000  00000000  000e38f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080023d8 	.word	0x080023d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080023d8 	.word	0x080023d8

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f907 	bl	8000370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 ff4a 	bl	8002000 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f911 	bl	80003be <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f8e7 	bl	8000386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <__NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	6039      	str	r1, [r7, #0]
 800027e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	2b00      	cmp	r3, #0
 8000286:	db0a      	blt.n	800029e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	b2da      	uxtb	r2, r3
 800028c:	490c      	ldr	r1, [pc, #48]	; (80002c0 <__NVIC_SetPriority+0x4c>)
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	0112      	lsls	r2, r2, #4
 8000294:	b2d2      	uxtb	r2, r2
 8000296:	440b      	add	r3, r1
 8000298:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800029c:	e00a      	b.n	80002b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	b2da      	uxtb	r2, r3
 80002a2:	4908      	ldr	r1, [pc, #32]	; (80002c4 <__NVIC_SetPriority+0x50>)
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	f003 030f 	and.w	r3, r3, #15
 80002aa:	3b04      	subs	r3, #4
 80002ac:	0112      	lsls	r2, r2, #4
 80002ae:	b2d2      	uxtb	r2, r2
 80002b0:	440b      	add	r3, r1
 80002b2:	761a      	strb	r2, [r3, #24]
}
 80002b4:	bf00      	nop
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bc80      	pop	{r7}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	e000e100 	.word	0xe000e100
 80002c4:	e000ed00 	.word	0xe000ed00

080002c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f003 0307 	and.w	r3, r3, #7
 80002da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	f1c3 0307 	rsb	r3, r3, #7
 80002e2:	2b04      	cmp	r3, #4
 80002e4:	bf28      	it	cs
 80002e6:	2304      	movcs	r3, #4
 80002e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ea:	69fb      	ldr	r3, [r7, #28]
 80002ec:	3304      	adds	r3, #4
 80002ee:	2b06      	cmp	r3, #6
 80002f0:	d902      	bls.n	80002f8 <NVIC_EncodePriority+0x30>
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	3b03      	subs	r3, #3
 80002f6:	e000      	b.n	80002fa <NVIC_EncodePriority+0x32>
 80002f8:	2300      	movs	r3, #0
 80002fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000300:	69bb      	ldr	r3, [r7, #24]
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	43da      	mvns	r2, r3
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	401a      	ands	r2, r3
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000310:	f04f 31ff 	mov.w	r1, #4294967295
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	fa01 f303 	lsl.w	r3, r1, r3
 800031a:	43d9      	mvns	r1, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000320:	4313      	orrs	r3, r2
         );
}
 8000322:	4618      	mov	r0, r3
 8000324:	3724      	adds	r7, #36	; 0x24
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr

0800032c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3b01      	subs	r3, #1
 8000338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800033c:	d301      	bcc.n	8000342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800033e:	2301      	movs	r3, #1
 8000340:	e00f      	b.n	8000362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <SysTick_Config+0x40>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	3b01      	subs	r3, #1
 8000348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800034a:	210f      	movs	r1, #15
 800034c:	f04f 30ff 	mov.w	r0, #4294967295
 8000350:	f7ff ff90 	bl	8000274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000354:	4b05      	ldr	r3, [pc, #20]	; (800036c <SysTick_Config+0x40>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035a:	4b04      	ldr	r3, [pc, #16]	; (800036c <SysTick_Config+0x40>)
 800035c:	2207      	movs	r2, #7
 800035e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000360:	2300      	movs	r3, #0
}
 8000362:	4618      	mov	r0, r3
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	e000e010 	.word	0xe000e010

08000370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f7ff ff49 	bl	8000210 <__NVIC_SetPriorityGrouping>
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}

08000386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000386:	b580      	push	{r7, lr}
 8000388:	b086      	sub	sp, #24
 800038a:	af00      	add	r7, sp, #0
 800038c:	4603      	mov	r3, r0
 800038e:	60b9      	str	r1, [r7, #8]
 8000390:	607a      	str	r2, [r7, #4]
 8000392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000394:	2300      	movs	r3, #0
 8000396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000398:	f7ff ff5e 	bl	8000258 <__NVIC_GetPriorityGrouping>
 800039c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	68b9      	ldr	r1, [r7, #8]
 80003a2:	6978      	ldr	r0, [r7, #20]
 80003a4:	f7ff ff90 	bl	80002c8 <NVIC_EncodePriority>
 80003a8:	4602      	mov	r2, r0
 80003aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff ff5f 	bl	8000274 <__NVIC_SetPriority>
}
 80003b6:	bf00      	nop
 80003b8:	3718      	adds	r7, #24
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b082      	sub	sp, #8
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003c6:	6878      	ldr	r0, [r7, #4]
 80003c8:	f7ff ffb0 	bl	800032c <SysTick_Config>
 80003cc:	4603      	mov	r3, r0
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003d8:	b480      	push	{r7}
 80003da:	b08b      	sub	sp, #44	; 0x2c
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80003e2:	2300      	movs	r3, #0
 80003e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80003e6:	2300      	movs	r3, #0
 80003e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80003ea:	e127      	b.n	800063c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80003ec:	2201      	movs	r2, #1
 80003ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003f0:	fa02 f303 	lsl.w	r3, r2, r3
 80003f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	69fa      	ldr	r2, [r7, #28]
 80003fc:	4013      	ands	r3, r2
 80003fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000400:	69ba      	ldr	r2, [r7, #24]
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	429a      	cmp	r2, r3
 8000406:	f040 8116 	bne.w	8000636 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	2b12      	cmp	r3, #18
 8000410:	d034      	beq.n	800047c <HAL_GPIO_Init+0xa4>
 8000412:	2b12      	cmp	r3, #18
 8000414:	d80d      	bhi.n	8000432 <HAL_GPIO_Init+0x5a>
 8000416:	2b02      	cmp	r3, #2
 8000418:	d02b      	beq.n	8000472 <HAL_GPIO_Init+0x9a>
 800041a:	2b02      	cmp	r3, #2
 800041c:	d804      	bhi.n	8000428 <HAL_GPIO_Init+0x50>
 800041e:	2b00      	cmp	r3, #0
 8000420:	d031      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000422:	2b01      	cmp	r3, #1
 8000424:	d01c      	beq.n	8000460 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000426:	e048      	b.n	80004ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000428:	2b03      	cmp	r3, #3
 800042a:	d043      	beq.n	80004b4 <HAL_GPIO_Init+0xdc>
 800042c:	2b11      	cmp	r3, #17
 800042e:	d01b      	beq.n	8000468 <HAL_GPIO_Init+0x90>
          break;
 8000430:	e043      	b.n	80004ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000432:	4a89      	ldr	r2, [pc, #548]	; (8000658 <HAL_GPIO_Init+0x280>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d026      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000438:	4a87      	ldr	r2, [pc, #540]	; (8000658 <HAL_GPIO_Init+0x280>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d806      	bhi.n	800044c <HAL_GPIO_Init+0x74>
 800043e:	4a87      	ldr	r2, [pc, #540]	; (800065c <HAL_GPIO_Init+0x284>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d020      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000444:	4a86      	ldr	r2, [pc, #536]	; (8000660 <HAL_GPIO_Init+0x288>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d01d      	beq.n	8000486 <HAL_GPIO_Init+0xae>
          break;
 800044a:	e036      	b.n	80004ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800044c:	4a85      	ldr	r2, [pc, #532]	; (8000664 <HAL_GPIO_Init+0x28c>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d019      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000452:	4a85      	ldr	r2, [pc, #532]	; (8000668 <HAL_GPIO_Init+0x290>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d016      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000458:	4a84      	ldr	r2, [pc, #528]	; (800066c <HAL_GPIO_Init+0x294>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d013      	beq.n	8000486 <HAL_GPIO_Init+0xae>
          break;
 800045e:	e02c      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000460:	683b      	ldr	r3, [r7, #0]
 8000462:	68db      	ldr	r3, [r3, #12]
 8000464:	623b      	str	r3, [r7, #32]
          break;
 8000466:	e028      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	3304      	adds	r3, #4
 800046e:	623b      	str	r3, [r7, #32]
          break;
 8000470:	e023      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	68db      	ldr	r3, [r3, #12]
 8000476:	3308      	adds	r3, #8
 8000478:	623b      	str	r3, [r7, #32]
          break;
 800047a:	e01e      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	330c      	adds	r3, #12
 8000482:	623b      	str	r3, [r7, #32]
          break;
 8000484:	e019      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	689b      	ldr	r3, [r3, #8]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d102      	bne.n	8000494 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800048e:	2304      	movs	r3, #4
 8000490:	623b      	str	r3, [r7, #32]
          break;
 8000492:	e012      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	689b      	ldr	r3, [r3, #8]
 8000498:	2b01      	cmp	r3, #1
 800049a:	d105      	bne.n	80004a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800049c:	2308      	movs	r3, #8
 800049e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	69fa      	ldr	r2, [r7, #28]
 80004a4:	611a      	str	r2, [r3, #16]
          break;
 80004a6:	e008      	b.n	80004ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004a8:	2308      	movs	r3, #8
 80004aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	69fa      	ldr	r2, [r7, #28]
 80004b0:	615a      	str	r2, [r3, #20]
          break;
 80004b2:	e002      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004b4:	2300      	movs	r3, #0
 80004b6:	623b      	str	r3, [r7, #32]
          break;
 80004b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	2bff      	cmp	r3, #255	; 0xff
 80004be:	d801      	bhi.n	80004c4 <HAL_GPIO_Init+0xec>
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	e001      	b.n	80004c8 <HAL_GPIO_Init+0xf0>
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	3304      	adds	r3, #4
 80004c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80004ca:	69bb      	ldr	r3, [r7, #24]
 80004cc:	2bff      	cmp	r3, #255	; 0xff
 80004ce:	d802      	bhi.n	80004d6 <HAL_GPIO_Init+0xfe>
 80004d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	e002      	b.n	80004dc <HAL_GPIO_Init+0x104>
 80004d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004d8:	3b08      	subs	r3, #8
 80004da:	009b      	lsls	r3, r3, #2
 80004dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	681a      	ldr	r2, [r3, #0]
 80004e2:	210f      	movs	r1, #15
 80004e4:	693b      	ldr	r3, [r7, #16]
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	401a      	ands	r2, r3
 80004ee:	6a39      	ldr	r1, [r7, #32]
 80004f0:	693b      	ldr	r3, [r7, #16]
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	431a      	orrs	r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000504:	2b00      	cmp	r3, #0
 8000506:	f000 8096 	beq.w	8000636 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800050a:	4b59      	ldr	r3, [pc, #356]	; (8000670 <HAL_GPIO_Init+0x298>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	4a58      	ldr	r2, [pc, #352]	; (8000670 <HAL_GPIO_Init+0x298>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	6193      	str	r3, [r2, #24]
 8000516:	4b56      	ldr	r3, [pc, #344]	; (8000670 <HAL_GPIO_Init+0x298>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	60bb      	str	r3, [r7, #8]
 8000520:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000522:	4a54      	ldr	r2, [pc, #336]	; (8000674 <HAL_GPIO_Init+0x29c>)
 8000524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000526:	089b      	lsrs	r3, r3, #2
 8000528:	3302      	adds	r3, #2
 800052a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800052e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000532:	f003 0303 	and.w	r3, r3, #3
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	220f      	movs	r2, #15
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	68fa      	ldr	r2, [r7, #12]
 8000542:	4013      	ands	r3, r2
 8000544:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4a4b      	ldr	r2, [pc, #300]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 800054a:	4293      	cmp	r3, r2
 800054c:	d013      	beq.n	8000576 <HAL_GPIO_Init+0x19e>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4a4a      	ldr	r2, [pc, #296]	; (800067c <HAL_GPIO_Init+0x2a4>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d00d      	beq.n	8000572 <HAL_GPIO_Init+0x19a>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a49      	ldr	r2, [pc, #292]	; (8000680 <HAL_GPIO_Init+0x2a8>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d007      	beq.n	800056e <HAL_GPIO_Init+0x196>
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a48      	ldr	r2, [pc, #288]	; (8000684 <HAL_GPIO_Init+0x2ac>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d101      	bne.n	800056a <HAL_GPIO_Init+0x192>
 8000566:	2303      	movs	r3, #3
 8000568:	e006      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 800056a:	2304      	movs	r3, #4
 800056c:	e004      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 800056e:	2302      	movs	r3, #2
 8000570:	e002      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 8000572:	2301      	movs	r3, #1
 8000574:	e000      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 8000576:	2300      	movs	r3, #0
 8000578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800057a:	f002 0203 	and.w	r2, r2, #3
 800057e:	0092      	lsls	r2, r2, #2
 8000580:	4093      	lsls	r3, r2
 8000582:	68fa      	ldr	r2, [r7, #12]
 8000584:	4313      	orrs	r3, r2
 8000586:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000588:	493a      	ldr	r1, [pc, #232]	; (8000674 <HAL_GPIO_Init+0x29c>)
 800058a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800058c:	089b      	lsrs	r3, r3, #2
 800058e:	3302      	adds	r3, #2
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d006      	beq.n	80005b0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005a2:	4b39      	ldr	r3, [pc, #228]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	4938      	ldr	r1, [pc, #224]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005a8:	69bb      	ldr	r3, [r7, #24]
 80005aa:	4313      	orrs	r3, r2
 80005ac:	600b      	str	r3, [r1, #0]
 80005ae:	e006      	b.n	80005be <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005b0:	4b35      	ldr	r3, [pc, #212]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	69bb      	ldr	r3, [r7, #24]
 80005b6:	43db      	mvns	r3, r3
 80005b8:	4933      	ldr	r1, [pc, #204]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005ba:	4013      	ands	r3, r2
 80005bc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d006      	beq.n	80005d8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80005ca:	4b2f      	ldr	r3, [pc, #188]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005cc:	685a      	ldr	r2, [r3, #4]
 80005ce:	492e      	ldr	r1, [pc, #184]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005d0:	69bb      	ldr	r3, [r7, #24]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	604b      	str	r3, [r1, #4]
 80005d6:	e006      	b.n	80005e6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80005d8:	4b2b      	ldr	r3, [pc, #172]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005da:	685a      	ldr	r2, [r3, #4]
 80005dc:	69bb      	ldr	r3, [r7, #24]
 80005de:	43db      	mvns	r3, r3
 80005e0:	4929      	ldr	r1, [pc, #164]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005e2:	4013      	ands	r3, r2
 80005e4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d006      	beq.n	8000600 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80005f2:	4b25      	ldr	r3, [pc, #148]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	4924      	ldr	r1, [pc, #144]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	4313      	orrs	r3, r2
 80005fc:	608b      	str	r3, [r1, #8]
 80005fe:	e006      	b.n	800060e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000600:	4b21      	ldr	r3, [pc, #132]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000602:	689a      	ldr	r2, [r3, #8]
 8000604:	69bb      	ldr	r3, [r7, #24]
 8000606:	43db      	mvns	r3, r3
 8000608:	491f      	ldr	r1, [pc, #124]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800060a:	4013      	ands	r3, r2
 800060c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000616:	2b00      	cmp	r3, #0
 8000618:	d006      	beq.n	8000628 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800061a:	4b1b      	ldr	r3, [pc, #108]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800061c:	68da      	ldr	r2, [r3, #12]
 800061e:	491a      	ldr	r1, [pc, #104]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	4313      	orrs	r3, r2
 8000624:	60cb      	str	r3, [r1, #12]
 8000626:	e006      	b.n	8000636 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000628:	4b17      	ldr	r3, [pc, #92]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800062a:	68da      	ldr	r2, [r3, #12]
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	43db      	mvns	r3, r3
 8000630:	4915      	ldr	r1, [pc, #84]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000632:	4013      	ands	r3, r2
 8000634:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000638:	3301      	adds	r3, #1
 800063a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000642:	fa22 f303 	lsr.w	r3, r2, r3
 8000646:	2b00      	cmp	r3, #0
 8000648:	f47f aed0 	bne.w	80003ec <HAL_GPIO_Init+0x14>
  }
}
 800064c:	bf00      	nop
 800064e:	372c      	adds	r7, #44	; 0x2c
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	10210000 	.word	0x10210000
 800065c:	10110000 	.word	0x10110000
 8000660:	10120000 	.word	0x10120000
 8000664:	10310000 	.word	0x10310000
 8000668:	10320000 	.word	0x10320000
 800066c:	10220000 	.word	0x10220000
 8000670:	40021000 	.word	0x40021000
 8000674:	40010000 	.word	0x40010000
 8000678:	40010800 	.word	0x40010800
 800067c:	40010c00 	.word	0x40010c00
 8000680:	40011000 	.word	0x40011000
 8000684:	40011400 	.word	0x40011400
 8000688:	40010400 	.word	0x40010400

0800068c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	460b      	mov	r3, r1
 8000696:	807b      	strh	r3, [r7, #2]
 8000698:	4613      	mov	r3, r2
 800069a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800069c:	787b      	ldrb	r3, [r7, #1]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d003      	beq.n	80006aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80006a2:	887a      	ldrh	r2, [r7, #2]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80006a8:	e003      	b.n	80006b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80006aa:	887b      	ldrh	r3, [r7, #2]
 80006ac:	041a      	lsls	r2, r3, #16
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	611a      	str	r2, [r3, #16]
}
 80006b2:	bf00      	nop
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr

080006bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d101      	bne.n	80006ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
 80006cc:	e11f      	b.n	800090e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d106      	bne.n	80006e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2200      	movs	r2, #0
 80006de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f001 fcbe 	bl	8002064 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2224      	movs	r2, #36	; 0x24
 80006ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f022 0201 	bic.w	r2, r2, #1
 80006fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800070e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800071e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000720:	f000 fcda 	bl	80010d8 <HAL_RCC_GetPCLK1Freq>
 8000724:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	4a7b      	ldr	r2, [pc, #492]	; (8000918 <HAL_I2C_Init+0x25c>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d807      	bhi.n	8000740 <HAL_I2C_Init+0x84>
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	4a7a      	ldr	r2, [pc, #488]	; (800091c <HAL_I2C_Init+0x260>)
 8000734:	4293      	cmp	r3, r2
 8000736:	bf94      	ite	ls
 8000738:	2301      	movls	r3, #1
 800073a:	2300      	movhi	r3, #0
 800073c:	b2db      	uxtb	r3, r3
 800073e:	e006      	b.n	800074e <HAL_I2C_Init+0x92>
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	4a77      	ldr	r2, [pc, #476]	; (8000920 <HAL_I2C_Init+0x264>)
 8000744:	4293      	cmp	r3, r2
 8000746:	bf94      	ite	ls
 8000748:	2301      	movls	r3, #1
 800074a:	2300      	movhi	r3, #0
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000752:	2301      	movs	r3, #1
 8000754:	e0db      	b.n	800090e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4a72      	ldr	r2, [pc, #456]	; (8000924 <HAL_I2C_Init+0x268>)
 800075a:	fba2 2303 	umull	r2, r3, r2, r3
 800075e:	0c9b      	lsrs	r3, r3, #18
 8000760:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	68ba      	ldr	r2, [r7, #8]
 8000772:	430a      	orrs	r2, r1
 8000774:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	6a1b      	ldr	r3, [r3, #32]
 800077c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	4a64      	ldr	r2, [pc, #400]	; (8000918 <HAL_I2C_Init+0x25c>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d802      	bhi.n	8000790 <HAL_I2C_Init+0xd4>
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	3301      	adds	r3, #1
 800078e:	e009      	b.n	80007a4 <HAL_I2C_Init+0xe8>
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000796:	fb02 f303 	mul.w	r3, r2, r3
 800079a:	4a63      	ldr	r2, [pc, #396]	; (8000928 <HAL_I2C_Init+0x26c>)
 800079c:	fba2 2303 	umull	r2, r3, r2, r3
 80007a0:	099b      	lsrs	r3, r3, #6
 80007a2:	3301      	adds	r3, #1
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	6812      	ldr	r2, [r2, #0]
 80007a8:	430b      	orrs	r3, r1
 80007aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	69db      	ldr	r3, [r3, #28]
 80007b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80007b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	4956      	ldr	r1, [pc, #344]	; (8000918 <HAL_I2C_Init+0x25c>)
 80007c0:	428b      	cmp	r3, r1
 80007c2:	d80d      	bhi.n	80007e0 <HAL_I2C_Init+0x124>
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	1e59      	subs	r1, r3, #1
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80007d2:	3301      	adds	r3, #1
 80007d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007d8:	2b04      	cmp	r3, #4
 80007da:	bf38      	it	cc
 80007dc:	2304      	movcc	r3, #4
 80007de:	e04f      	b.n	8000880 <HAL_I2C_Init+0x1c4>
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	689b      	ldr	r3, [r3, #8]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d111      	bne.n	800080c <HAL_I2C_Init+0x150>
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	1e58      	subs	r0, r3, #1
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6859      	ldr	r1, [r3, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	440b      	add	r3, r1
 80007f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80007fa:	3301      	adds	r3, #1
 80007fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000800:	2b00      	cmp	r3, #0
 8000802:	bf0c      	ite	eq
 8000804:	2301      	moveq	r3, #1
 8000806:	2300      	movne	r3, #0
 8000808:	b2db      	uxtb	r3, r3
 800080a:	e012      	b.n	8000832 <HAL_I2C_Init+0x176>
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	1e58      	subs	r0, r3, #1
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6859      	ldr	r1, [r3, #4]
 8000814:	460b      	mov	r3, r1
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	440b      	add	r3, r1
 800081a:	0099      	lsls	r1, r3, #2
 800081c:	440b      	add	r3, r1
 800081e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000822:	3301      	adds	r3, #1
 8000824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000828:	2b00      	cmp	r3, #0
 800082a:	bf0c      	ite	eq
 800082c:	2301      	moveq	r3, #1
 800082e:	2300      	movne	r3, #0
 8000830:	b2db      	uxtb	r3, r3
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <HAL_I2C_Init+0x17e>
 8000836:	2301      	movs	r3, #1
 8000838:	e022      	b.n	8000880 <HAL_I2C_Init+0x1c4>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d10e      	bne.n	8000860 <HAL_I2C_Init+0x1a4>
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	1e58      	subs	r0, r3, #1
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6859      	ldr	r1, [r3, #4]
 800084a:	460b      	mov	r3, r1
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	440b      	add	r3, r1
 8000850:	fbb0 f3f3 	udiv	r3, r0, r3
 8000854:	3301      	adds	r3, #1
 8000856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800085a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800085e:	e00f      	b.n	8000880 <HAL_I2C_Init+0x1c4>
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	1e58      	subs	r0, r3, #1
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6859      	ldr	r1, [r3, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	440b      	add	r3, r1
 800086e:	0099      	lsls	r1, r3, #2
 8000870:	440b      	add	r3, r1
 8000872:	fbb0 f3f3 	udiv	r3, r0, r3
 8000876:	3301      	adds	r3, #1
 8000878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800087c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000880:	6879      	ldr	r1, [r7, #4]
 8000882:	6809      	ldr	r1, [r1, #0]
 8000884:	4313      	orrs	r3, r2
 8000886:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	69da      	ldr	r2, [r3, #28]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6a1b      	ldr	r3, [r3, #32]
 800089a:	431a      	orrs	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	430a      	orrs	r2, r1
 80008a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80008ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	6911      	ldr	r1, [r2, #16]
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	68d2      	ldr	r2, [r2, #12]
 80008ba:	4311      	orrs	r1, r2
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	6812      	ldr	r2, [r2, #0]
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	68db      	ldr	r3, [r3, #12]
 80008ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	695a      	ldr	r2, [r3, #20]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	699b      	ldr	r3, [r3, #24]
 80008d6:	431a      	orrs	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	430a      	orrs	r2, r1
 80008de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f042 0201 	orr.w	r2, r2, #1
 80008ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2200      	movs	r2, #0
 80008f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2220      	movs	r2, #32
 80008fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2200      	movs	r2, #0
 8000902:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2200      	movs	r2, #0
 8000908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800090c:	2300      	movs	r3, #0
}
 800090e:	4618      	mov	r0, r3
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	000186a0 	.word	0x000186a0
 800091c:	001e847f 	.word	0x001e847f
 8000920:	003d08ff 	.word	0x003d08ff
 8000924:	431bde83 	.word	0x431bde83
 8000928:	10624dd3 	.word	0x10624dd3

0800092c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d101      	bne.n	800093e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800093a:	2301      	movs	r3, #1
 800093c:	e26c      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	2b00      	cmp	r3, #0
 8000948:	f000 8087 	beq.w	8000a5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800094c:	4b92      	ldr	r3, [pc, #584]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f003 030c 	and.w	r3, r3, #12
 8000954:	2b04      	cmp	r3, #4
 8000956:	d00c      	beq.n	8000972 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000958:	4b8f      	ldr	r3, [pc, #572]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f003 030c 	and.w	r3, r3, #12
 8000960:	2b08      	cmp	r3, #8
 8000962:	d112      	bne.n	800098a <HAL_RCC_OscConfig+0x5e>
 8000964:	4b8c      	ldr	r3, [pc, #560]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800096c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000970:	d10b      	bne.n	800098a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000972:	4b89      	ldr	r3, [pc, #548]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800097a:	2b00      	cmp	r3, #0
 800097c:	d06c      	beq.n	8000a58 <HAL_RCC_OscConfig+0x12c>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d168      	bne.n	8000a58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e246      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000992:	d106      	bne.n	80009a2 <HAL_RCC_OscConfig+0x76>
 8000994:	4b80      	ldr	r3, [pc, #512]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a7f      	ldr	r2, [pc, #508]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 800099a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800099e:	6013      	str	r3, [r2, #0]
 80009a0:	e02e      	b.n	8000a00 <HAL_RCC_OscConfig+0xd4>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d10c      	bne.n	80009c4 <HAL_RCC_OscConfig+0x98>
 80009aa:	4b7b      	ldr	r3, [pc, #492]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a7a      	ldr	r2, [pc, #488]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009b4:	6013      	str	r3, [r2, #0]
 80009b6:	4b78      	ldr	r3, [pc, #480]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a77      	ldr	r2, [pc, #476]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009c0:	6013      	str	r3, [r2, #0]
 80009c2:	e01d      	b.n	8000a00 <HAL_RCC_OscConfig+0xd4>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009cc:	d10c      	bne.n	80009e8 <HAL_RCC_OscConfig+0xbc>
 80009ce:	4b72      	ldr	r3, [pc, #456]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a71      	ldr	r2, [pc, #452]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009d8:	6013      	str	r3, [r2, #0]
 80009da:	4b6f      	ldr	r3, [pc, #444]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a6e      	ldr	r2, [pc, #440]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009e4:	6013      	str	r3, [r2, #0]
 80009e6:	e00b      	b.n	8000a00 <HAL_RCC_OscConfig+0xd4>
 80009e8:	4b6b      	ldr	r3, [pc, #428]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a6a      	ldr	r2, [pc, #424]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009f2:	6013      	str	r3, [r2, #0]
 80009f4:	4b68      	ldr	r3, [pc, #416]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a67      	ldr	r2, [pc, #412]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 80009fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d013      	beq.n	8000a30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a08:	f7ff fbf8 	bl	80001fc <HAL_GetTick>
 8000a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a0e:	e008      	b.n	8000a22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000a10:	f7ff fbf4 	bl	80001fc <HAL_GetTick>
 8000a14:	4602      	mov	r2, r0
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	2b64      	cmp	r3, #100	; 0x64
 8000a1c:	d901      	bls.n	8000a22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	e1fa      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a22:	4b5d      	ldr	r3, [pc, #372]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d0f0      	beq.n	8000a10 <HAL_RCC_OscConfig+0xe4>
 8000a2e:	e014      	b.n	8000a5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a30:	f7ff fbe4 	bl	80001fc <HAL_GetTick>
 8000a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a36:	e008      	b.n	8000a4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000a38:	f7ff fbe0 	bl	80001fc <HAL_GetTick>
 8000a3c:	4602      	mov	r2, r0
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	2b64      	cmp	r3, #100	; 0x64
 8000a44:	d901      	bls.n	8000a4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000a46:	2303      	movs	r3, #3
 8000a48:	e1e6      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a4a:	4b53      	ldr	r3, [pc, #332]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d1f0      	bne.n	8000a38 <HAL_RCC_OscConfig+0x10c>
 8000a56:	e000      	b.n	8000a5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d063      	beq.n	8000b2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a66:	4b4c      	ldr	r3, [pc, #304]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f003 030c 	and.w	r3, r3, #12
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d00b      	beq.n	8000a8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a72:	4b49      	ldr	r3, [pc, #292]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f003 030c 	and.w	r3, r3, #12
 8000a7a:	2b08      	cmp	r3, #8
 8000a7c:	d11c      	bne.n	8000ab8 <HAL_RCC_OscConfig+0x18c>
 8000a7e:	4b46      	ldr	r3, [pc, #280]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d116      	bne.n	8000ab8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a8a:	4b43      	ldr	r3, [pc, #268]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x176>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	691b      	ldr	r3, [r3, #16]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d001      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e1ba      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aa2:	4b3d      	ldr	r3, [pc, #244]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	4939      	ldr	r1, [pc, #228]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ab6:	e03a      	b.n	8000b2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d020      	beq.n	8000b02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ac0:	4b36      	ldr	r3, [pc, #216]	; (8000b9c <HAL_RCC_OscConfig+0x270>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ac6:	f7ff fb99 	bl	80001fc <HAL_GetTick>
 8000aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000acc:	e008      	b.n	8000ae0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ace:	f7ff fb95 	bl	80001fc <HAL_GetTick>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d901      	bls.n	8000ae0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000adc:	2303      	movs	r3, #3
 8000ade:	e19b      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ae0:	4b2d      	ldr	r3, [pc, #180]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f003 0302 	and.w	r3, r3, #2
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d0f0      	beq.n	8000ace <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aec:	4b2a      	ldr	r3, [pc, #168]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	695b      	ldr	r3, [r3, #20]
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	4927      	ldr	r1, [pc, #156]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000afc:	4313      	orrs	r3, r2
 8000afe:	600b      	str	r3, [r1, #0]
 8000b00:	e015      	b.n	8000b2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b02:	4b26      	ldr	r3, [pc, #152]	; (8000b9c <HAL_RCC_OscConfig+0x270>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b08:	f7ff fb78 	bl	80001fc <HAL_GetTick>
 8000b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b0e:	e008      	b.n	8000b22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b10:	f7ff fb74 	bl	80001fc <HAL_GetTick>
 8000b14:	4602      	mov	r2, r0
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d901      	bls.n	8000b22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	e17a      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b22:	4b1d      	ldr	r3, [pc, #116]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1f0      	bne.n	8000b10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f003 0308 	and.w	r3, r3, #8
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d03a      	beq.n	8000bb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d019      	beq.n	8000b76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b42:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <HAL_RCC_OscConfig+0x274>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b48:	f7ff fb58 	bl	80001fc <HAL_GetTick>
 8000b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b4e:	e008      	b.n	8000b62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b50:	f7ff fb54 	bl	80001fc <HAL_GetTick>
 8000b54:	4602      	mov	r2, r0
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d901      	bls.n	8000b62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	e15a      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b62:	4b0d      	ldr	r3, [pc, #52]	; (8000b98 <HAL_RCC_OscConfig+0x26c>)
 8000b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0f0      	beq.n	8000b50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000b6e:	2001      	movs	r0, #1
 8000b70:	f000 fada 	bl	8001128 <RCC_Delay>
 8000b74:	e01c      	b.n	8000bb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b76:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <HAL_RCC_OscConfig+0x274>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b7c:	f7ff fb3e 	bl	80001fc <HAL_GetTick>
 8000b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b82:	e00f      	b.n	8000ba4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b84:	f7ff fb3a 	bl	80001fc <HAL_GetTick>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	d908      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000b92:	2303      	movs	r3, #3
 8000b94:	e140      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
 8000b96:	bf00      	nop
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	42420000 	.word	0x42420000
 8000ba0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ba4:	4b9e      	ldr	r3, [pc, #632]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1e9      	bne.n	8000b84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	f000 80a6 	beq.w	8000d0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bc2:	4b97      	ldr	r3, [pc, #604]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d10d      	bne.n	8000bea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	4b94      	ldr	r3, [pc, #592]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000bd0:	69db      	ldr	r3, [r3, #28]
 8000bd2:	4a93      	ldr	r2, [pc, #588]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd8:	61d3      	str	r3, [r2, #28]
 8000bda:	4b91      	ldr	r3, [pc, #580]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000bdc:	69db      	ldr	r3, [r3, #28]
 8000bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000be6:	2301      	movs	r3, #1
 8000be8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bea:	4b8e      	ldr	r3, [pc, #568]	; (8000e24 <HAL_RCC_OscConfig+0x4f8>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d118      	bne.n	8000c28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bf6:	4b8b      	ldr	r3, [pc, #556]	; (8000e24 <HAL_RCC_OscConfig+0x4f8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a8a      	ldr	r2, [pc, #552]	; (8000e24 <HAL_RCC_OscConfig+0x4f8>)
 8000bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000c02:	f7ff fafb 	bl	80001fc <HAL_GetTick>
 8000c06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c08:	e008      	b.n	8000c1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c0a:	f7ff faf7 	bl	80001fc <HAL_GetTick>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	2b64      	cmp	r3, #100	; 0x64
 8000c16:	d901      	bls.n	8000c1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	e0fd      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c1c:	4b81      	ldr	r3, [pc, #516]	; (8000e24 <HAL_RCC_OscConfig+0x4f8>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d0f0      	beq.n	8000c0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d106      	bne.n	8000c3e <HAL_RCC_OscConfig+0x312>
 8000c30:	4b7b      	ldr	r3, [pc, #492]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	4a7a      	ldr	r2, [pc, #488]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c36:	f043 0301 	orr.w	r3, r3, #1
 8000c3a:	6213      	str	r3, [r2, #32]
 8000c3c:	e02d      	b.n	8000c9a <HAL_RCC_OscConfig+0x36e>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	68db      	ldr	r3, [r3, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d10c      	bne.n	8000c60 <HAL_RCC_OscConfig+0x334>
 8000c46:	4b76      	ldr	r3, [pc, #472]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c48:	6a1b      	ldr	r3, [r3, #32]
 8000c4a:	4a75      	ldr	r2, [pc, #468]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c4c:	f023 0301 	bic.w	r3, r3, #1
 8000c50:	6213      	str	r3, [r2, #32]
 8000c52:	4b73      	ldr	r3, [pc, #460]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c54:	6a1b      	ldr	r3, [r3, #32]
 8000c56:	4a72      	ldr	r2, [pc, #456]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c58:	f023 0304 	bic.w	r3, r3, #4
 8000c5c:	6213      	str	r3, [r2, #32]
 8000c5e:	e01c      	b.n	8000c9a <HAL_RCC_OscConfig+0x36e>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	2b05      	cmp	r3, #5
 8000c66:	d10c      	bne.n	8000c82 <HAL_RCC_OscConfig+0x356>
 8000c68:	4b6d      	ldr	r3, [pc, #436]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c6a:	6a1b      	ldr	r3, [r3, #32]
 8000c6c:	4a6c      	ldr	r2, [pc, #432]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c6e:	f043 0304 	orr.w	r3, r3, #4
 8000c72:	6213      	str	r3, [r2, #32]
 8000c74:	4b6a      	ldr	r3, [pc, #424]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c76:	6a1b      	ldr	r3, [r3, #32]
 8000c78:	4a69      	ldr	r2, [pc, #420]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c7a:	f043 0301 	orr.w	r3, r3, #1
 8000c7e:	6213      	str	r3, [r2, #32]
 8000c80:	e00b      	b.n	8000c9a <HAL_RCC_OscConfig+0x36e>
 8000c82:	4b67      	ldr	r3, [pc, #412]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c84:	6a1b      	ldr	r3, [r3, #32]
 8000c86:	4a66      	ldr	r2, [pc, #408]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c88:	f023 0301 	bic.w	r3, r3, #1
 8000c8c:	6213      	str	r3, [r2, #32]
 8000c8e:	4b64      	ldr	r3, [pc, #400]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c90:	6a1b      	ldr	r3, [r3, #32]
 8000c92:	4a63      	ldr	r2, [pc, #396]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000c94:	f023 0304 	bic.w	r3, r3, #4
 8000c98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d015      	beq.n	8000cce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ca2:	f7ff faab 	bl	80001fc <HAL_GetTick>
 8000ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ca8:	e00a      	b.n	8000cc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000caa:	f7ff faa7 	bl	80001fc <HAL_GetTick>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d901      	bls.n	8000cc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	e0ab      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cc0:	4b57      	ldr	r3, [pc, #348]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000cc2:	6a1b      	ldr	r3, [r3, #32]
 8000cc4:	f003 0302 	and.w	r3, r3, #2
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d0ee      	beq.n	8000caa <HAL_RCC_OscConfig+0x37e>
 8000ccc:	e014      	b.n	8000cf8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cce:	f7ff fa95 	bl	80001fc <HAL_GetTick>
 8000cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cd4:	e00a      	b.n	8000cec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cd6:	f7ff fa91 	bl	80001fc <HAL_GetTick>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d901      	bls.n	8000cec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	e095      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cec:	4b4c      	ldr	r3, [pc, #304]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	f003 0302 	and.w	r3, r3, #2
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d1ee      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000cf8:	7dfb      	ldrb	r3, [r7, #23]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d105      	bne.n	8000d0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cfe:	4b48      	ldr	r3, [pc, #288]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	4a47      	ldr	r2, [pc, #284]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f000 8081 	beq.w	8000e16 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d14:	4b42      	ldr	r3, [pc, #264]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 030c 	and.w	r3, r3, #12
 8000d1c:	2b08      	cmp	r3, #8
 8000d1e:	d061      	beq.n	8000de4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	69db      	ldr	r3, [r3, #28]
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d146      	bne.n	8000db6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d28:	4b3f      	ldr	r3, [pc, #252]	; (8000e28 <HAL_RCC_OscConfig+0x4fc>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d2e:	f7ff fa65 	bl	80001fc <HAL_GetTick>
 8000d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d34:	e008      	b.n	8000d48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d36:	f7ff fa61 	bl	80001fc <HAL_GetTick>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d901      	bls.n	8000d48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000d44:	2303      	movs	r3, #3
 8000d46:	e067      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d48:	4b35      	ldr	r3, [pc, #212]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d1f0      	bne.n	8000d36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6a1b      	ldr	r3, [r3, #32]
 8000d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d5c:	d108      	bne.n	8000d70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d5e:	4b30      	ldr	r3, [pc, #192]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	492d      	ldr	r1, [pc, #180]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d70:	4b2b      	ldr	r3, [pc, #172]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6a19      	ldr	r1, [r3, #32]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d80:	430b      	orrs	r3, r1
 8000d82:	4927      	ldr	r1, [pc, #156]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000d84:	4313      	orrs	r3, r2
 8000d86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d88:	4b27      	ldr	r3, [pc, #156]	; (8000e28 <HAL_RCC_OscConfig+0x4fc>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8e:	f7ff fa35 	bl	80001fc <HAL_GetTick>
 8000d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d94:	e008      	b.n	8000da8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d96:	f7ff fa31 	bl	80001fc <HAL_GetTick>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e037      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000da8:	4b1d      	ldr	r3, [pc, #116]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0f0      	beq.n	8000d96 <HAL_RCC_OscConfig+0x46a>
 8000db4:	e02f      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000db6:	4b1c      	ldr	r3, [pc, #112]	; (8000e28 <HAL_RCC_OscConfig+0x4fc>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fa1e 	bl	80001fc <HAL_GetTick>
 8000dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dc2:	e008      	b.n	8000dd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dc4:	f7ff fa1a 	bl	80001fc <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	693b      	ldr	r3, [r7, #16]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d901      	bls.n	8000dd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	e020      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dd6:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1f0      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x498>
 8000de2:	e018      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69db      	ldr	r3, [r3, #28]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d101      	bne.n	8000df0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000dec:	2301      	movs	r3, #1
 8000dee:	e013      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000df0:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <HAL_RCC_OscConfig+0x4f4>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6a1b      	ldr	r3, [r3, #32]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d106      	bne.n	8000e12 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d001      	beq.n	8000e16 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3718      	adds	r7, #24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40021000 	.word	0x40021000
 8000e24:	40007000 	.word	0x40007000
 8000e28:	42420060 	.word	0x42420060

08000e2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d101      	bne.n	8000e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e0d0      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e40:	4b6a      	ldr	r3, [pc, #424]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0307 	and.w	r3, r3, #7
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d910      	bls.n	8000e70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e4e:	4b67      	ldr	r3, [pc, #412]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f023 0207 	bic.w	r2, r3, #7
 8000e56:	4965      	ldr	r1, [pc, #404]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e5e:	4b63      	ldr	r3, [pc, #396]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0307 	and.w	r3, r3, #7
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d001      	beq.n	8000e70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e0b8      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0302 	and.w	r3, r3, #2
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d020      	beq.n	8000ebe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 0304 	and.w	r3, r3, #4
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d005      	beq.n	8000e94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000e88:	4b59      	ldr	r3, [pc, #356]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	4a58      	ldr	r2, [pc, #352]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000e92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 0308 	and.w	r3, r3, #8
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d005      	beq.n	8000eac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ea0:	4b53      	ldr	r3, [pc, #332]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	4a52      	ldr	r2, [pc, #328]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ea6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000eaa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000eac:	4b50      	ldr	r3, [pc, #320]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	494d      	ldr	r1, [pc, #308]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d040      	beq.n	8000f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d107      	bne.n	8000ee2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed2:	4b47      	ldr	r3, [pc, #284]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d115      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e07f      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d107      	bne.n	8000efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eea:	4b41      	ldr	r3, [pc, #260]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e073      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000efa:	4b3d      	ldr	r3, [pc, #244]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e06b      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f0a:	4b39      	ldr	r3, [pc, #228]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f023 0203 	bic.w	r2, r3, #3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	4936      	ldr	r1, [pc, #216]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f1c:	f7ff f96e 	bl	80001fc <HAL_GetTick>
 8000f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f22:	e00a      	b.n	8000f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f24:	f7ff f96a 	bl	80001fc <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e053      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f3a:	4b2d      	ldr	r3, [pc, #180]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 020c 	and.w	r2, r3, #12
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d1eb      	bne.n	8000f24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f4c:	4b27      	ldr	r3, [pc, #156]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d210      	bcs.n	8000f7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5a:	4b24      	ldr	r3, [pc, #144]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f023 0207 	bic.w	r2, r3, #7
 8000f62:	4922      	ldr	r1, [pc, #136]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f6a:	4b20      	ldr	r3, [pc, #128]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d001      	beq.n	8000f7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e032      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0304 	and.w	r3, r3, #4
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d008      	beq.n	8000f9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f88:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	4916      	ldr	r1, [pc, #88]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f96:	4313      	orrs	r3, r2
 8000f98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 0308 	and.w	r3, r3, #8
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d009      	beq.n	8000fba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000fa6:	4b12      	ldr	r3, [pc, #72]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	691b      	ldr	r3, [r3, #16]
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	490e      	ldr	r1, [pc, #56]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000fba:	f000 f821 	bl	8001000 <HAL_RCC_GetSysClockFreq>
 8000fbe:	4601      	mov	r1, r0
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	091b      	lsrs	r3, r3, #4
 8000fc6:	f003 030f 	and.w	r3, r3, #15
 8000fca:	4a0a      	ldr	r2, [pc, #40]	; (8000ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8000fcc:	5cd3      	ldrb	r3, [r2, r3]
 8000fce:	fa21 f303 	lsr.w	r3, r1, r3
 8000fd2:	4a09      	ldr	r2, [pc, #36]	; (8000ff8 <HAL_RCC_ClockConfig+0x1cc>)
 8000fd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <HAL_RCC_ClockConfig+0x1d0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff f8cc 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40022000 	.word	0x40022000
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	08002404 	.word	0x08002404
 8000ff8:	20000008 	.word	0x20000008
 8000ffc:	20000000 	.word	0x20000000

08001000 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001000:	b490      	push	{r4, r7}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001006:	4b2a      	ldr	r3, [pc, #168]	; (80010b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001008:	1d3c      	adds	r4, r7, #4
 800100a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800100c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001010:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
 800101a:	2300      	movs	r3, #0
 800101c:	61bb      	str	r3, [r7, #24]
 800101e:	2300      	movs	r3, #0
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001026:	2300      	movs	r3, #0
 8001028:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800102a:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f003 030c 	and.w	r3, r3, #12
 8001036:	2b04      	cmp	r3, #4
 8001038:	d002      	beq.n	8001040 <HAL_RCC_GetSysClockFreq+0x40>
 800103a:	2b08      	cmp	r3, #8
 800103c:	d003      	beq.n	8001046 <HAL_RCC_GetSysClockFreq+0x46>
 800103e:	e02d      	b.n	800109c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001040:	4b1e      	ldr	r3, [pc, #120]	; (80010bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001042:	623b      	str	r3, [r7, #32]
      break;
 8001044:	e02d      	b.n	80010a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	0c9b      	lsrs	r3, r3, #18
 800104a:	f003 030f 	and.w	r3, r3, #15
 800104e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001052:	4413      	add	r3, r2
 8001054:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001058:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d013      	beq.n	800108c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001064:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	0c5b      	lsrs	r3, r3, #17
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001072:	4413      	add	r3, r2
 8001074:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001078:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	4a0f      	ldr	r2, [pc, #60]	; (80010bc <HAL_RCC_GetSysClockFreq+0xbc>)
 800107e:	fb02 f203 	mul.w	r2, r2, r3
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	fbb2 f3f3 	udiv	r3, r2, r3
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
 800108a:	e004      	b.n	8001096 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	4a0c      	ldr	r2, [pc, #48]	; (80010c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001090:	fb02 f303 	mul.w	r3, r2, r3
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001098:	623b      	str	r3, [r7, #32]
      break;
 800109a:	e002      	b.n	80010a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800109c:	4b07      	ldr	r3, [pc, #28]	; (80010bc <HAL_RCC_GetSysClockFreq+0xbc>)
 800109e:	623b      	str	r3, [r7, #32]
      break;
 80010a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80010a2:	6a3b      	ldr	r3, [r7, #32]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3728      	adds	r7, #40	; 0x28
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc90      	pop	{r4, r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	080023f0 	.word	0x080023f0
 80010b4:	08002400 	.word	0x08002400
 80010b8:	40021000 	.word	0x40021000
 80010bc:	007a1200 	.word	0x007a1200
 80010c0:	003d0900 	.word	0x003d0900

080010c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80010c8:	4b02      	ldr	r3, [pc, #8]	; (80010d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80010ca:	681b      	ldr	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr
 80010d4:	20000008 	.word	0x20000008

080010d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80010dc:	f7ff fff2 	bl	80010c4 <HAL_RCC_GetHCLKFreq>
 80010e0:	4601      	mov	r1, r0
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	0a1b      	lsrs	r3, r3, #8
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	4a03      	ldr	r2, [pc, #12]	; (80010fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80010ee:	5cd3      	ldrb	r3, [r2, r3]
 80010f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000
 80010fc:	08002414 	.word	0x08002414

08001100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001104:	f7ff ffde 	bl	80010c4 <HAL_RCC_GetHCLKFreq>
 8001108:	4601      	mov	r1, r0
 800110a:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_RCC_GetPCLK2Freq+0x20>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	0adb      	lsrs	r3, r3, #11
 8001110:	f003 0307 	and.w	r3, r3, #7
 8001114:	4a03      	ldr	r2, [pc, #12]	; (8001124 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001116:	5cd3      	ldrb	r3, [r2, r3]
 8001118:	fa21 f303 	lsr.w	r3, r1, r3
}
 800111c:	4618      	mov	r0, r3
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40021000 	.word	0x40021000
 8001124:	08002414 	.word	0x08002414

08001128 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <RCC_Delay+0x34>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <RCC_Delay+0x38>)
 8001136:	fba2 2303 	umull	r2, r3, r2, r3
 800113a:	0a5b      	lsrs	r3, r3, #9
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	fb02 f303 	mul.w	r3, r2, r3
 8001142:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001144:	bf00      	nop
  }
  while (Delay --);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	1e5a      	subs	r2, r3, #1
 800114a:	60fa      	str	r2, [r7, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f9      	bne.n	8001144 <RCC_Delay+0x1c>
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000008 	.word	0x20000008
 8001160:	10624dd3 	.word	0x10624dd3

08001164 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e076      	b.n	8001264 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	2b00      	cmp	r3, #0
 800117c:	d108      	bne.n	8001190 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001186:	d009      	beq.n	800119c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	61da      	str	r2, [r3, #28]
 800118e:	e005      	b.n	800119c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d106      	bne.n	80011bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 ffa4 	bl	8002104 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2202      	movs	r2, #2
 80011c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80011d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80011e4:	431a      	orrs	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011ee:	431a      	orrs	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	f003 0302 	and.w	r3, r3, #2
 80011f8:	431a      	orrs	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800120c:	431a      	orrs	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001216:	431a      	orrs	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001220:	ea42 0103 	orr.w	r1, r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001228:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	430a      	orrs	r2, r1
 8001232:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	0c1a      	lsrs	r2, r3, #16
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f002 0204 	and.w	r2, r2, #4
 8001242:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	69da      	ldr	r2, [r3, #28]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001252:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e041      	b.n	8001302 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b00      	cmp	r3, #0
 8001288:	d106      	bne.n	8001298 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 ff82 	bl	800219c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2202      	movs	r2, #2
 800129c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3304      	adds	r3, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	4610      	mov	r0, r2
 80012ac:	f000 f98e 	bl	80015cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2201      	movs	r2, #1
 80012b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2201      	movs	r2, #1
 80012bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2201      	movs	r2, #1
 80012cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2201      	movs	r2, #1
 80012d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2201      	movs	r2, #1
 80012e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d109      	bne.n	8001330 <HAL_TIM_PWM_Start+0x24>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b01      	cmp	r3, #1
 8001326:	bf14      	ite	ne
 8001328:	2301      	movne	r3, #1
 800132a:	2300      	moveq	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	e022      	b.n	8001376 <HAL_TIM_PWM_Start+0x6a>
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	2b04      	cmp	r3, #4
 8001334:	d109      	bne.n	800134a <HAL_TIM_PWM_Start+0x3e>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b01      	cmp	r3, #1
 8001340:	bf14      	ite	ne
 8001342:	2301      	movne	r3, #1
 8001344:	2300      	moveq	r3, #0
 8001346:	b2db      	uxtb	r3, r3
 8001348:	e015      	b.n	8001376 <HAL_TIM_PWM_Start+0x6a>
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	2b08      	cmp	r3, #8
 800134e:	d109      	bne.n	8001364 <HAL_TIM_PWM_Start+0x58>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b01      	cmp	r3, #1
 800135a:	bf14      	ite	ne
 800135c:	2301      	movne	r3, #1
 800135e:	2300      	moveq	r3, #0
 8001360:	b2db      	uxtb	r3, r3
 8001362:	e008      	b.n	8001376 <HAL_TIM_PWM_Start+0x6a>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b01      	cmp	r3, #1
 800136e:	bf14      	ite	ne
 8001370:	2301      	movne	r3, #1
 8001372:	2300      	moveq	r3, #0
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e05e      	b.n	800143c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d104      	bne.n	800138e <HAL_TIM_PWM_Start+0x82>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2202      	movs	r2, #2
 8001388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800138c:	e013      	b.n	80013b6 <HAL_TIM_PWM_Start+0xaa>
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	2b04      	cmp	r3, #4
 8001392:	d104      	bne.n	800139e <HAL_TIM_PWM_Start+0x92>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2202      	movs	r2, #2
 8001398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800139c:	e00b      	b.n	80013b6 <HAL_TIM_PWM_Start+0xaa>
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d104      	bne.n	80013ae <HAL_TIM_PWM_Start+0xa2>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2202      	movs	r2, #2
 80013a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80013ac:	e003      	b.n	80013b6 <HAL_TIM_PWM_Start+0xaa>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2202      	movs	r2, #2
 80013b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2201      	movs	r2, #1
 80013bc:	6839      	ldr	r1, [r7, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 faee 	bl	80019a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a1e      	ldr	r2, [pc, #120]	; (8001444 <HAL_TIM_PWM_Start+0x138>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d107      	bne.n	80013de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a18      	ldr	r2, [pc, #96]	; (8001444 <HAL_TIM_PWM_Start+0x138>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d00e      	beq.n	8001406 <HAL_TIM_PWM_Start+0xfa>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013f0:	d009      	beq.n	8001406 <HAL_TIM_PWM_Start+0xfa>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a14      	ldr	r2, [pc, #80]	; (8001448 <HAL_TIM_PWM_Start+0x13c>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d004      	beq.n	8001406 <HAL_TIM_PWM_Start+0xfa>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a12      	ldr	r2, [pc, #72]	; (800144c <HAL_TIM_PWM_Start+0x140>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d111      	bne.n	800142a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2b06      	cmp	r3, #6
 8001416:	d010      	beq.n	800143a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 0201 	orr.w	r2, r2, #1
 8001426:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001428:	e007      	b.n	800143a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 0201 	orr.w	r2, r2, #1
 8001438:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40012c00 	.word	0x40012c00
 8001448:	40000400 	.word	0x40000400
 800144c:	40000800 	.word	0x40000800

08001450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001462:	2b01      	cmp	r3, #1
 8001464:	d101      	bne.n	800146a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001466:	2302      	movs	r3, #2
 8001468:	e0ac      	b.n	80015c4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2201      	movs	r2, #1
 800146e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2b0c      	cmp	r3, #12
 8001476:	f200 809f 	bhi.w	80015b8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800147a:	a201      	add	r2, pc, #4	; (adr r2, 8001480 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800147c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001480:	080014b5 	.word	0x080014b5
 8001484:	080015b9 	.word	0x080015b9
 8001488:	080015b9 	.word	0x080015b9
 800148c:	080015b9 	.word	0x080015b9
 8001490:	080014f5 	.word	0x080014f5
 8001494:	080015b9 	.word	0x080015b9
 8001498:	080015b9 	.word	0x080015b9
 800149c:	080015b9 	.word	0x080015b9
 80014a0:	08001537 	.word	0x08001537
 80014a4:	080015b9 	.word	0x080015b9
 80014a8:	080015b9 	.word	0x080015b9
 80014ac:	080015b9 	.word	0x080015b9
 80014b0:	08001577 	.word	0x08001577
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68b9      	ldr	r1, [r7, #8]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f8e8 	bl	8001690 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	699a      	ldr	r2, [r3, #24]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 0208 	orr.w	r2, r2, #8
 80014ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	699a      	ldr	r2, [r3, #24]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f022 0204 	bic.w	r2, r2, #4
 80014de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6999      	ldr	r1, [r3, #24]
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	691a      	ldr	r2, [r3, #16]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	430a      	orrs	r2, r1
 80014f0:	619a      	str	r2, [r3, #24]
      break;
 80014f2:	e062      	b.n	80015ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68b9      	ldr	r1, [r7, #8]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f92e 	bl	800175c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	699a      	ldr	r2, [r3, #24]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800150e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	699a      	ldr	r2, [r3, #24]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800151e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6999      	ldr	r1, [r3, #24]
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	021a      	lsls	r2, r3, #8
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	430a      	orrs	r2, r1
 8001532:	619a      	str	r2, [r3, #24]
      break;
 8001534:	e041      	b.n	80015ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	68b9      	ldr	r1, [r7, #8]
 800153c:	4618      	mov	r0, r3
 800153e:	f000 f977 	bl	8001830 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	69da      	ldr	r2, [r3, #28]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f042 0208 	orr.w	r2, r2, #8
 8001550:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	69da      	ldr	r2, [r3, #28]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f022 0204 	bic.w	r2, r2, #4
 8001560:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	69d9      	ldr	r1, [r3, #28]
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	691a      	ldr	r2, [r3, #16]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	430a      	orrs	r2, r1
 8001572:	61da      	str	r2, [r3, #28]
      break;
 8001574:	e021      	b.n	80015ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68b9      	ldr	r1, [r7, #8]
 800157c:	4618      	mov	r0, r3
 800157e:	f000 f9c1 	bl	8001904 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	69da      	ldr	r2, [r3, #28]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001590:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	69da      	ldr	r2, [r3, #28]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	69d9      	ldr	r1, [r3, #28]
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	691b      	ldr	r3, [r3, #16]
 80015ac:	021a      	lsls	r2, r3, #8
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	430a      	orrs	r2, r1
 80015b4:	61da      	str	r2, [r3, #28]
      break;
 80015b6:	e000      	b.n	80015ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80015b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a29      	ldr	r2, [pc, #164]	; (8001684 <TIM_Base_SetConfig+0xb8>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d00b      	beq.n	80015fc <TIM_Base_SetConfig+0x30>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015ea:	d007      	beq.n	80015fc <TIM_Base_SetConfig+0x30>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a26      	ldr	r2, [pc, #152]	; (8001688 <TIM_Base_SetConfig+0xbc>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d003      	beq.n	80015fc <TIM_Base_SetConfig+0x30>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a25      	ldr	r2, [pc, #148]	; (800168c <TIM_Base_SetConfig+0xc0>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d108      	bne.n	800160e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a1c      	ldr	r2, [pc, #112]	; (8001684 <TIM_Base_SetConfig+0xb8>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d00b      	beq.n	800162e <TIM_Base_SetConfig+0x62>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800161c:	d007      	beq.n	800162e <TIM_Base_SetConfig+0x62>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a19      	ldr	r2, [pc, #100]	; (8001688 <TIM_Base_SetConfig+0xbc>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d003      	beq.n	800162e <TIM_Base_SetConfig+0x62>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a18      	ldr	r2, [pc, #96]	; (800168c <TIM_Base_SetConfig+0xc0>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d108      	bne.n	8001640 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001634:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	4313      	orrs	r3, r2
 800163e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	4313      	orrs	r3, r2
 800164c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a07      	ldr	r2, [pc, #28]	; (8001684 <TIM_Base_SetConfig+0xb8>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d103      	bne.n	8001674 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	691a      	ldr	r2, [r3, #16]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	615a      	str	r2, [r3, #20]
}
 800167a:	bf00      	nop
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr
 8001684:	40012c00 	.word	0x40012c00
 8001688:	40000400 	.word	0x40000400
 800168c:	40000800 	.word	0x40000800

08001690 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001690:	b480      	push	{r7}
 8001692:	b087      	sub	sp, #28
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	f023 0201 	bic.w	r2, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f023 0303 	bic.w	r3, r3, #3
 80016c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	f023 0302 	bic.w	r3, r3, #2
 80016d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	697a      	ldr	r2, [r7, #20]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a1c      	ldr	r2, [pc, #112]	; (8001758 <TIM_OC1_SetConfig+0xc8>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d10c      	bne.n	8001706 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	f023 0308 	bic.w	r3, r3, #8
 80016f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f023 0304 	bic.w	r3, r3, #4
 8001704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a13      	ldr	r2, [pc, #76]	; (8001758 <TIM_OC1_SetConfig+0xc8>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d111      	bne.n	8001732 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800171c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	4313      	orrs	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	4313      	orrs	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	693a      	ldr	r2, [r7, #16]
 8001736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	621a      	str	r2, [r3, #32]
}
 800174c:	bf00      	nop
 800174e:	371c      	adds	r7, #28
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40012c00 	.word	0x40012c00

0800175c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800175c:	b480      	push	{r7}
 800175e:	b087      	sub	sp, #28
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	f023 0210 	bic.w	r2, r3, #16
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800178a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001792:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	021b      	lsls	r3, r3, #8
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	4313      	orrs	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	f023 0320 	bic.w	r3, r3, #32
 80017a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	011b      	lsls	r3, r3, #4
 80017ae:	697a      	ldr	r2, [r7, #20]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a1d      	ldr	r2, [pc, #116]	; (800182c <TIM_OC2_SetConfig+0xd0>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d10d      	bne.n	80017d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80017d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a14      	ldr	r2, [pc, #80]	; (800182c <TIM_OC2_SetConfig+0xd0>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d113      	bne.n	8001808 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80017e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4313      	orrs	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68fa      	ldr	r2, [r7, #12]
 8001812:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	621a      	str	r2, [r3, #32]
}
 8001822:	bf00      	nop
 8001824:	371c      	adds	r7, #28
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr
 800182c:	40012c00 	.word	0x40012c00

08001830 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001830:	b480      	push	{r7}
 8001832:	b087      	sub	sp, #28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a1b      	ldr	r3, [r3, #32]
 800183e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800185e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f023 0303 	bic.w	r3, r3, #3
 8001866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	68fa      	ldr	r2, [r7, #12]
 800186e:	4313      	orrs	r3, r2
 8001870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001878:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	4313      	orrs	r3, r2
 8001884:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a1d      	ldr	r2, [pc, #116]	; (8001900 <TIM_OC3_SetConfig+0xd0>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d10d      	bne.n	80018aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	4313      	orrs	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a14      	ldr	r2, [pc, #80]	; (8001900 <TIM_OC3_SetConfig+0xd0>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d113      	bne.n	80018da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	011b      	lsls	r3, r3, #4
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	011b      	lsls	r3, r3, #4
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	621a      	str	r2, [r3, #32]
}
 80018f4:	bf00      	nop
 80018f6:	371c      	adds	r7, #28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40012c00 	.word	0x40012c00

08001904 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001904:	b480      	push	{r7}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a1b      	ldr	r3, [r3, #32]
 8001912:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a1b      	ldr	r3, [r3, #32]
 800191e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800193a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	4313      	orrs	r3, r2
 8001946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800194e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	031b      	lsls	r3, r3, #12
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4a0f      	ldr	r2, [pc, #60]	; (800199c <TIM_OC4_SetConfig+0x98>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d109      	bne.n	8001978 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800196a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	019b      	lsls	r3, r3, #6
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	4313      	orrs	r3, r2
 8001976:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685a      	ldr	r2, [r3, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	621a      	str	r2, [r3, #32]
}
 8001992:	bf00      	nop
 8001994:	371c      	adds	r7, #28
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	40012c00 	.word	0x40012c00

080019a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	f003 031f 	and.w	r3, r3, #31
 80019b2:	2201      	movs	r2, #1
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a1a      	ldr	r2, [r3, #32]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	401a      	ands	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6a1a      	ldr	r2, [r3, #32]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	f003 031f 	and.w	r3, r3, #31
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	fa01 f303 	lsl.w	r3, r1, r3
 80019d8:	431a      	orrs	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	621a      	str	r2, [r3, #32]
}
 80019de:	bf00      	nop
 80019e0:	371c      	adds	r7, #28
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d101      	bne.n	8001a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80019fc:	2302      	movs	r3, #2
 80019fe:	e046      	b.n	8001a8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a16      	ldr	r2, [pc, #88]	; (8001a98 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d00e      	beq.n	8001a62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a4c:	d009      	beq.n	8001a62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d004      	beq.n	8001a62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a10      	ldr	r2, [pc, #64]	; (8001aa0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d10c      	bne.n	8001a7c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68ba      	ldr	r2, [r7, #8]
 8001a7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	40012c00 	.word	0x40012c00
 8001a9c:	40000400 	.word	0x40000400
 8001aa0:	40000800 	.word	0x40000800

08001aa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e03f      	b.n	8001b36 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d106      	bne.n	8001ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 fbb6 	bl	800223c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2224      	movs	r2, #36	; 0x24
 8001ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ae6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 f829 	bl	8001b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	691a      	ldr	r2, [r3, #16]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	695a      	ldr	r2, [r3, #20]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2220      	movs	r2, #32
 8001b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2220      	movs	r2, #32
 8001b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68da      	ldr	r2, [r3, #12]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001b7a:	f023 030c 	bic.w	r3, r3, #12
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6812      	ldr	r2, [r2, #0]
 8001b82:	68b9      	ldr	r1, [r7, #8]
 8001b84:	430b      	orrs	r3, r1
 8001b86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	699a      	ldr	r2, [r3, #24]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a2c      	ldr	r2, [pc, #176]	; (8001c54 <UART_SetConfig+0x114>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d103      	bne.n	8001bb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001ba8:	f7ff faaa 	bl	8001100 <HAL_RCC_GetPCLK2Freq>
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	e002      	b.n	8001bb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001bb0:	f7ff fa92 	bl	80010d8 <HAL_RCC_GetPCLK1Freq>
 8001bb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	009a      	lsls	r2, r3, #2
 8001bc0:	441a      	add	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bcc:	4a22      	ldr	r2, [pc, #136]	; (8001c58 <UART_SetConfig+0x118>)
 8001bce:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd2:	095b      	lsrs	r3, r3, #5
 8001bd4:	0119      	lsls	r1, r3, #4
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	009a      	lsls	r2, r3, #2
 8001be0:	441a      	add	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bec:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <UART_SetConfig+0x118>)
 8001bee:	fba3 0302 	umull	r0, r3, r3, r2
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	2064      	movs	r0, #100	; 0x64
 8001bf6:	fb00 f303 	mul.w	r3, r0, r3
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	3332      	adds	r3, #50	; 0x32
 8001c00:	4a15      	ldr	r2, [pc, #84]	; (8001c58 <UART_SetConfig+0x118>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c0c:	4419      	add	r1, r3
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	009a      	lsls	r2, r3, #2
 8001c18:	441a      	add	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <UART_SetConfig+0x118>)
 8001c26:	fba3 0302 	umull	r0, r3, r3, r2
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2064      	movs	r0, #100	; 0x64
 8001c2e:	fb00 f303 	mul.w	r3, r0, r3
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	3332      	adds	r3, #50	; 0x32
 8001c38:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <UART_SetConfig+0x118>)
 8001c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3e:	095b      	lsrs	r3, r3, #5
 8001c40:	f003 020f 	and.w	r2, r3, #15
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	440a      	add	r2, r1
 8001c4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001c4c:	bf00      	nop
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40013800 	.word	0x40013800
 8001c58:	51eb851f 	.word	0x51eb851f

08001c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c60:	f7fe fa74 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c64:	f000 f816 	bl	8001c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c68:	f000 f94a 	bl	8001f00 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001c6c:	f000 f854 	bl	8001d18 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001c70:	f000 f880 	bl	8001d74 <MX_SPI2_Init>
  MX_TIM3_Init();
 8001c74:	f000 f8b4 	bl	8001de0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001c78:	f000 f918 	bl	8001eac <MX_USART1_UART_Init>
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
//		HAL_Delay(100);
//  }

  //int count;
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001c7c:	210c      	movs	r1, #12
 8001c7e:	4804      	ldr	r0, [pc, #16]	; (8001c90 <main+0x34>)
 8001c80:	f7ff fb44 	bl	800130c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001c84:	2108      	movs	r1, #8
 8001c86:	4802      	ldr	r0, [pc, #8]	; (8001c90 <main+0x34>)
 8001c88:	f7ff fb40 	bl	800130c <HAL_TIM_PWM_Start>
  //HAL_Delay(3000);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c8c:	e7fe      	b.n	8001c8c <main+0x30>
 8001c8e:	bf00      	nop
 8001c90:	20000108 	.word	0x20000108

08001c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b090      	sub	sp, #64	; 0x40
 8001c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9a:	f107 0318 	add.w	r3, r7, #24
 8001c9e:	2228      	movs	r2, #40	; 0x28
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 fb90 	bl	80023c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cbe:	2310      	movs	r3, #16
 8001cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001cca:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001cce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cd0:	f107 0318 	add.w	r3, r7, #24
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fe29 	bl	800092c <HAL_RCC_OscConfig>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001ce0:	f000 f988 	bl	8001ff4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce4:	230f      	movs	r3, #15
 8001ce6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cec:	2300      	movs	r3, #0
 8001cee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	2102      	movs	r1, #2
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff f894 	bl	8000e2c <HAL_RCC_ClockConfig>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001d0a:	f000 f973 	bl	8001ff4 <Error_Handler>
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3740      	adds	r7, #64	; 0x40
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d1c:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d1e:	4a13      	ldr	r2, [pc, #76]	; (8001d6c <MX_I2C1_Init+0x54>)
 8001d20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d24:	4a12      	ldr	r2, [pc, #72]	; (8001d70 <MX_I2C1_Init+0x58>)
 8001d26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d28:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d48:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d4e:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d54:	4804      	ldr	r0, [pc, #16]	; (8001d68 <MX_I2C1_Init+0x50>)
 8001d56:	f7fe fcb1 	bl	80006bc <HAL_I2C_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d60:	f000 f948 	bl	8001ff4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200000b4 	.word	0x200000b4
 8001d6c:	40005400 	.word	0x40005400
 8001d70:	000186a0 	.word	0x000186a0

08001d74 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d78:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001d7a:	4a18      	ldr	r2, [pc, #96]	; (8001ddc <MX_SPI2_Init+0x68>)
 8001d7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d7e:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001d80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d86:	4b14      	ldr	r3, [pc, #80]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d8c:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001da4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001db8:	4b07      	ldr	r3, [pc, #28]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001dc0:	220a      	movs	r2, #10
 8001dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dc4:	4804      	ldr	r0, [pc, #16]	; (8001dd8 <MX_SPI2_Init+0x64>)
 8001dc6:	f7ff f9cd 	bl	8001164 <HAL_SPI_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001dd0:	f000 f910 	bl	8001ff4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	2000005c 	.word	0x2000005c
 8001ddc:	40003800 	.word	0x40003800

08001de0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	; 0x28
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de6:	f107 0320 	add.w	r3, r7, #32
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001df0:	1d3b      	adds	r3, r7, #4
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]
 8001dfe:	615a      	str	r2, [r3, #20]
 8001e00:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e02:	4b28      	ldr	r3, [pc, #160]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e04:	4a28      	ldr	r2, [pc, #160]	; (8001ea8 <MX_TIM3_Init+0xc8>)
 8001e06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8001e08:	4b26      	ldr	r3, [pc, #152]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e0a:	223f      	movs	r2, #63	; 0x3f
 8001e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0e:	4b25      	ldr	r3, [pc, #148]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 8001e14:	4b23      	ldr	r3, [pc, #140]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e16:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001e1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1c:	4b21      	ldr	r3, [pc, #132]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e22:	4b20      	ldr	r3, [pc, #128]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e28:	481e      	ldr	r0, [pc, #120]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e2a:	f7ff fa1f 	bl	800126c <HAL_TIM_PWM_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001e34:	f000 f8de 	bl	8001ff4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e40:	f107 0320 	add.w	r3, r7, #32
 8001e44:	4619      	mov	r1, r3
 8001e46:	4817      	ldr	r0, [pc, #92]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e48:	f7ff fdce 	bl	80019e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001e52:	f000 f8cf 	bl	8001ff4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e56:	2360      	movs	r3, #96	; 0x60
 8001e58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8001e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480d      	ldr	r0, [pc, #52]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e70:	f7ff faee 	bl	8001450 <HAL_TIM_PWM_ConfigChannel>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001e7a:	f000 f8bb 	bl	8001ff4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	220c      	movs	r2, #12
 8001e82:	4619      	mov	r1, r3
 8001e84:	4807      	ldr	r0, [pc, #28]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e86:	f7ff fae3 	bl	8001450 <HAL_TIM_PWM_ConfigChannel>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001e90:	f000 f8b0 	bl	8001ff4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e94:	4803      	ldr	r0, [pc, #12]	; (8001ea4 <MX_TIM3_Init+0xc4>)
 8001e96:	f000 f99f 	bl	80021d8 <HAL_TIM_MspPostInit>

}
 8001e9a:	bf00      	nop
 8001e9c:	3728      	adds	r7, #40	; 0x28
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000108 	.word	0x20000108
 8001ea8:	40000400 	.word	0x40000400

08001eac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	; (8001efc <MX_USART1_UART_Init+0x50>)
 8001eb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001eb8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ebc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ed2:	220c      	movs	r2, #12
 8001ed4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed6:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001edc:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <MX_USART1_UART_Init+0x4c>)
 8001ee4:	f7ff fdde 	bl	8001aa4 <HAL_UART_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001eee:	f000 f881 	bl	8001ff4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000150 	.word	0x20000150
 8001efc:	40013800 	.word	0x40013800

08001f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f14:	4b33      	ldr	r3, [pc, #204]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	4a32      	ldr	r2, [pc, #200]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f1a:	f043 0310 	orr.w	r3, r3, #16
 8001f1e:	6193      	str	r3, [r2, #24]
 8001f20:	4b30      	ldr	r3, [pc, #192]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2c:	4b2d      	ldr	r3, [pc, #180]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	4a2c      	ldr	r2, [pc, #176]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f32:	f043 0308 	orr.w	r3, r3, #8
 8001f36:	6193      	str	r3, [r2, #24]
 8001f38:	4b2a      	ldr	r3, [pc, #168]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f44:	4b27      	ldr	r3, [pc, #156]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	4a26      	ldr	r2, [pc, #152]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f4a:	f043 0304 	orr.w	r3, r3, #4
 8001f4e:	6193      	str	r3, [r2, #24]
 8001f50:	4b24      	ldr	r3, [pc, #144]	; (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001f62:	4821      	ldr	r0, [pc, #132]	; (8001fe8 <MX_GPIO_Init+0xe8>)
 8001f64:	f7fe fb92 	bl	800068c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f241 0104 	movw	r1, #4100	; 0x1004
 8001f6e:	481f      	ldr	r0, [pc, #124]	; (8001fec <MX_GPIO_Init+0xec>)
 8001f70:	f7fe fb8c 	bl	800068c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f7a:	481d      	ldr	r0, [pc, #116]	; (8001ff0 <MX_GPIO_Init+0xf0>)
 8001f7c:	f7fe fb86 	bl	800068c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001f80:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001f84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f86:	2301      	movs	r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f92:	f107 0310 	add.w	r3, r7, #16
 8001f96:	4619      	mov	r1, r3
 8001f98:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <MX_GPIO_Init+0xe8>)
 8001f9a:	f7fe fa1d 	bl	80003d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin NRF_CSN_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|NRF_CSN_Pin;
 8001f9e:	f241 0304 	movw	r3, #4100	; 0x1004
 8001fa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fac:	2302      	movs	r3, #2
 8001fae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb0:	f107 0310 	add.w	r3, r7, #16
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480d      	ldr	r0, [pc, #52]	; (8001fec <MX_GPIO_Init+0xec>)
 8001fb8:	f7fe fa0e 	bl	80003d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CE_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8001fbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4806      	ldr	r0, [pc, #24]	; (8001ff0 <MX_GPIO_Init+0xf0>)
 8001fd6:	f7fe f9ff 	bl	80003d8 <HAL_GPIO_Init>

}
 8001fda:	bf00      	nop
 8001fdc:	3720      	adds	r7, #32
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40011000 	.word	0x40011000
 8001fec:	40010c00 	.word	0x40010c00
 8001ff0:	40010800 	.word	0x40010800

08001ff4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bc80      	pop	{r7}
 8001ffe:	4770      	bx	lr

08002000 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002006:	4b15      	ldr	r3, [pc, #84]	; (800205c <HAL_MspInit+0x5c>)
 8002008:	699b      	ldr	r3, [r3, #24]
 800200a:	4a14      	ldr	r2, [pc, #80]	; (800205c <HAL_MspInit+0x5c>)
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6193      	str	r3, [r2, #24]
 8002012:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_MspInit+0x5c>)
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_MspInit+0x5c>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4a0e      	ldr	r2, [pc, #56]	; (800205c <HAL_MspInit+0x5c>)
 8002024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002028:	61d3      	str	r3, [r2, #28]
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <HAL_MspInit+0x5c>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002032:	607b      	str	r3, [r7, #4]
 8002034:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002036:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <HAL_MspInit+0x60>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	4a04      	ldr	r2, [pc, #16]	; (8002060 <HAL_MspInit+0x60>)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	40021000 	.word	0x40021000
 8002060:	40010000 	.word	0x40010000

08002064 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	; 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <HAL_I2C_MspInit+0x90>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d132      	bne.n	80020ea <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002084:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <HAL_I2C_MspInit+0x94>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	4a1b      	ldr	r2, [pc, #108]	; (80020f8 <HAL_I2C_MspInit+0x94>)
 800208a:	f043 0308 	orr.w	r3, r3, #8
 800208e:	6193      	str	r3, [r2, #24]
 8002090:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <HAL_I2C_MspInit+0x94>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800209c:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020a2:	2312      	movs	r3, #18
 80020a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020a6:	2303      	movs	r3, #3
 80020a8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020aa:	f107 0314 	add.w	r3, r7, #20
 80020ae:	4619      	mov	r1, r3
 80020b0:	4812      	ldr	r0, [pc, #72]	; (80020fc <HAL_I2C_MspInit+0x98>)
 80020b2:	f7fe f991 	bl	80003d8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80020b6:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_I2C_MspInit+0x9c>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
 80020bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020be:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
 80020c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c6:	f043 0302 	orr.w	r3, r3, #2
 80020ca:	627b      	str	r3, [r7, #36]	; 0x24
 80020cc:	4a0c      	ldr	r2, [pc, #48]	; (8002100 <HAL_I2C_MspInit+0x9c>)
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020d2:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <HAL_I2C_MspInit+0x94>)
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	4a08      	ldr	r2, [pc, #32]	; (80020f8 <HAL_I2C_MspInit+0x94>)
 80020d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020dc:	61d3      	str	r3, [r2, #28]
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <HAL_I2C_MspInit+0x94>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020ea:	bf00      	nop
 80020ec:	3728      	adds	r7, #40	; 0x28
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40005400 	.word	0x40005400
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40010c00 	.word	0x40010c00
 8002100:	40010000 	.word	0x40010000

08002104 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210c:	f107 0310 	add.w	r3, r7, #16
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a1c      	ldr	r2, [pc, #112]	; (8002190 <HAL_SPI_MspInit+0x8c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d131      	bne.n	8002188 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002124:	4b1b      	ldr	r3, [pc, #108]	; (8002194 <HAL_SPI_MspInit+0x90>)
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	4a1a      	ldr	r2, [pc, #104]	; (8002194 <HAL_SPI_MspInit+0x90>)
 800212a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800212e:	61d3      	str	r3, [r2, #28]
 8002130:	4b18      	ldr	r3, [pc, #96]	; (8002194 <HAL_SPI_MspInit+0x90>)
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800213c:	4b15      	ldr	r3, [pc, #84]	; (8002194 <HAL_SPI_MspInit+0x90>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4a14      	ldr	r2, [pc, #80]	; (8002194 <HAL_SPI_MspInit+0x90>)
 8002142:	f043 0308 	orr.w	r3, r3, #8
 8002146:	6193      	str	r3, [r2, #24]
 8002148:	4b12      	ldr	r3, [pc, #72]	; (8002194 <HAL_SPI_MspInit+0x90>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MOSI_Pin;
 8002154:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002158:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215a:	2302      	movs	r3, #2
 800215c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002162:	f107 0310 	add.w	r3, r7, #16
 8002166:	4619      	mov	r1, r3
 8002168:	480b      	ldr	r0, [pc, #44]	; (8002198 <HAL_SPI_MspInit+0x94>)
 800216a:	f7fe f935 	bl	80003d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF_MISO_Pin;
 800216e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002172:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF_MISO_GPIO_Port, &GPIO_InitStruct);
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	4619      	mov	r1, r3
 8002182:	4805      	ldr	r0, [pc, #20]	; (8002198 <HAL_SPI_MspInit+0x94>)
 8002184:	f7fe f928 	bl	80003d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002188:	bf00      	nop
 800218a:	3720      	adds	r7, #32
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40003800 	.word	0x40003800
 8002194:	40021000 	.word	0x40021000
 8002198:	40010c00 	.word	0x40010c00

0800219c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a09      	ldr	r2, [pc, #36]	; (80021d0 <HAL_TIM_PWM_MspInit+0x34>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d10b      	bne.n	80021c6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021ae:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <HAL_TIM_PWM_MspInit+0x38>)
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	4a08      	ldr	r2, [pc, #32]	; (80021d4 <HAL_TIM_PWM_MspInit+0x38>)
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	61d3      	str	r3, [r2, #28]
 80021ba:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <HAL_TIM_PWM_MspInit+0x38>)
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021c6:	bf00      	nop
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr
 80021d0:	40000400 	.word	0x40000400
 80021d4:	40021000 	.word	0x40021000

080021d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a0f      	ldr	r2, [pc, #60]	; (8002230 <HAL_TIM_MspPostInit+0x58>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d117      	bne.n	8002228 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f8:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <HAL_TIM_MspPostInit+0x5c>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	4a0d      	ldr	r2, [pc, #52]	; (8002234 <HAL_TIM_MspPostInit+0x5c>)
 80021fe:	f043 0308 	orr.w	r3, r3, #8
 8002202:	6193      	str	r3, [r2, #24]
 8002204:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <HAL_TIM_MspPostInit+0x5c>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	f003 0308 	and.w	r3, r3, #8
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration    
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8002210:	2303      	movs	r3, #3
 8002212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002214:	2302      	movs	r3, #2
 8002216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	2302      	movs	r3, #2
 800221a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	4619      	mov	r1, r3
 8002222:	4805      	ldr	r0, [pc, #20]	; (8002238 <HAL_TIM_MspPostInit+0x60>)
 8002224:	f7fe f8d8 	bl	80003d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002228:	bf00      	nop
 800222a:	3720      	adds	r7, #32
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40000400 	.word	0x40000400
 8002234:	40021000 	.word	0x40021000
 8002238:	40010c00 	.word	0x40010c00

0800223c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b088      	sub	sp, #32
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a1c      	ldr	r2, [pc, #112]	; (80022c8 <HAL_UART_MspInit+0x8c>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d131      	bne.n	80022c0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800225c:	4b1b      	ldr	r3, [pc, #108]	; (80022cc <HAL_UART_MspInit+0x90>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	4a1a      	ldr	r2, [pc, #104]	; (80022cc <HAL_UART_MspInit+0x90>)
 8002262:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002266:	6193      	str	r3, [r2, #24]
 8002268:	4b18      	ldr	r3, [pc, #96]	; (80022cc <HAL_UART_MspInit+0x90>)
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002274:	4b15      	ldr	r3, [pc, #84]	; (80022cc <HAL_UART_MspInit+0x90>)
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	4a14      	ldr	r2, [pc, #80]	; (80022cc <HAL_UART_MspInit+0x90>)
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	6193      	str	r3, [r2, #24]
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_UART_MspInit+0x90>)
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	60bb      	str	r3, [r7, #8]
 800228a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800228c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002290:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002292:	2302      	movs	r3, #2
 8002294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002296:	2303      	movs	r3, #3
 8002298:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229a:	f107 0310 	add.w	r3, r7, #16
 800229e:	4619      	mov	r1, r3
 80022a0:	480b      	ldr	r0, [pc, #44]	; (80022d0 <HAL_UART_MspInit+0x94>)
 80022a2:	f7fe f899 	bl	80003d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	4619      	mov	r1, r3
 80022ba:	4805      	ldr	r0, [pc, #20]	; (80022d0 <HAL_UART_MspInit+0x94>)
 80022bc:	f7fe f88c 	bl	80003d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80022c0:	bf00      	nop
 80022c2:	3720      	adds	r7, #32
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40013800 	.word	0x40013800
 80022cc:	40021000 	.word	0x40021000
 80022d0:	40010800 	.word	0x40010800

080022d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr

080022e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <HardFault_Handler+0x4>

080022e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022ea:	e7fe      	b.n	80022ea <MemManage_Handler+0x4>

080022ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <BusFault_Handler+0x4>

080022f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022f6:	e7fe      	b.n	80022f6 <UsageFault_Handler+0x4>

080022f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr

08002304 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr

08002310 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr

0800231c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002320:	f7fd ff5a 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}

08002328 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002334:	480c      	ldr	r0, [pc, #48]	; (8002368 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002336:	490d      	ldr	r1, [pc, #52]	; (800236c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002338:	4a0d      	ldr	r2, [pc, #52]	; (8002370 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800233a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800233c:	e002      	b.n	8002344 <LoopCopyDataInit>

0800233e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800233e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002342:	3304      	adds	r3, #4

08002344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002348:	d3f9      	bcc.n	800233e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800234a:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800234c:	4c0a      	ldr	r4, [pc, #40]	; (8002378 <LoopFillZerobss+0x22>)
  movs r3, #0
 800234e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002350:	e001      	b.n	8002356 <LoopFillZerobss>

08002352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002354:	3204      	adds	r2, #4

08002356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002358:	d3fb      	bcc.n	8002352 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800235a:	f7ff ffe5 	bl	8002328 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800235e:	f000 f80f 	bl	8002380 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002362:	f7ff fc7b 	bl	8001c5c <main>
  bx lr
 8002366:	4770      	bx	lr
  ldr r0, =_sdata
 8002368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800236c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002370:	08002424 	.word	0x08002424
  ldr r2, =_sbss
 8002374:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002378:	200001b4 	.word	0x200001b4

0800237c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800237c:	e7fe      	b.n	800237c <ADC1_2_IRQHandler>
	...

08002380 <__libc_init_array>:
 8002380:	b570      	push	{r4, r5, r6, lr}
 8002382:	2500      	movs	r5, #0
 8002384:	4e0c      	ldr	r6, [pc, #48]	; (80023b8 <__libc_init_array+0x38>)
 8002386:	4c0d      	ldr	r4, [pc, #52]	; (80023bc <__libc_init_array+0x3c>)
 8002388:	1ba4      	subs	r4, r4, r6
 800238a:	10a4      	asrs	r4, r4, #2
 800238c:	42a5      	cmp	r5, r4
 800238e:	d109      	bne.n	80023a4 <__libc_init_array+0x24>
 8002390:	f000 f822 	bl	80023d8 <_init>
 8002394:	2500      	movs	r5, #0
 8002396:	4e0a      	ldr	r6, [pc, #40]	; (80023c0 <__libc_init_array+0x40>)
 8002398:	4c0a      	ldr	r4, [pc, #40]	; (80023c4 <__libc_init_array+0x44>)
 800239a:	1ba4      	subs	r4, r4, r6
 800239c:	10a4      	asrs	r4, r4, #2
 800239e:	42a5      	cmp	r5, r4
 80023a0:	d105      	bne.n	80023ae <__libc_init_array+0x2e>
 80023a2:	bd70      	pop	{r4, r5, r6, pc}
 80023a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023a8:	4798      	blx	r3
 80023aa:	3501      	adds	r5, #1
 80023ac:	e7ee      	b.n	800238c <__libc_init_array+0xc>
 80023ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023b2:	4798      	blx	r3
 80023b4:	3501      	adds	r5, #1
 80023b6:	e7f2      	b.n	800239e <__libc_init_array+0x1e>
 80023b8:	0800241c 	.word	0x0800241c
 80023bc:	0800241c 	.word	0x0800241c
 80023c0:	0800241c 	.word	0x0800241c
 80023c4:	08002420 	.word	0x08002420

080023c8 <memset>:
 80023c8:	4603      	mov	r3, r0
 80023ca:	4402      	add	r2, r0
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d100      	bne.n	80023d2 <memset+0xa>
 80023d0:	4770      	bx	lr
 80023d2:	f803 1b01 	strb.w	r1, [r3], #1
 80023d6:	e7f9      	b.n	80023cc <memset+0x4>

080023d8 <_init>:
 80023d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023da:	bf00      	nop
 80023dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023de:	bc08      	pop	{r3}
 80023e0:	469e      	mov	lr, r3
 80023e2:	4770      	bx	lr

080023e4 <_fini>:
 80023e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e6:	bf00      	nop
 80023e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ea:	bc08      	pop	{r3}
 80023ec:	469e      	mov	lr, r3
 80023ee:	4770      	bx	lr
