

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 20:28:41 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  909949|  909949|  909949|  909949|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  909948|  909948|     34998|          -|          -|    26|    no    |
        | + Col_Loop        |   34996|   34996|      1346|          -|          -|    26|    no    |
        |  ++ Filter1_Loop  |    1344|    1344|        42|          -|          -|    32|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 17 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv/conv_1.cpp:8]   --->   Operation 25 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 26 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:26]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %10, label %Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 32 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 33 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 34 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_8 to i11" [conv/conv_1.cpp:26]   --->   Operation 35 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 36 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 37 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_9 to i11" [conv/conv_1.cpp:26]   --->   Operation 38 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 39 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_10 to i11" [conv/conv_1.cpp:26]   --->   Operation 40 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 41 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %r_0, 2" [conv/conv_1.cpp:26]   --->   Operation 42 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 43 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_11 to i11" [conv/conv_1.cpp:26]   --->   Operation 44 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 45 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_12 to i11" [conv/conv_1.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 47 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 48 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 49 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 50 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 51 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:11]   --->   Operation 53 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 56 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 57 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 58 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:14]   --->   Operation 59 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_13 to i16" [conv/conv_1.cpp:14]   --->   Operation 60 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 61 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv_1.cpp:41]   --->   Operation 62 'specregionend' 'empty_13' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 63 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %W_Row_Loop_end ]"   --->   Operation 64 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 65 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv/conv_1.cpp:14]   --->   Operation 67 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %W_Row_Loop_begin" [conv/conv_1.cpp:14]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv/conv_1.cpp:26]   --->   Operation 70 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0 to i8" [conv/conv_1.cpp:35]   --->   Operation 71 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0 to i16" [conv/conv_1.cpp:35]   --->   Operation 72 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln14, %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 73 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %add_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 75 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 76 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 77 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv_1.cpp:40]   --->   Operation 78 'specregionend' 'empty_12' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 79 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_3, %5 ]" [conv/conv_1.cpp:26]   --->   Operation 80 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %5 ]" [conv/conv_1.cpp:21]   --->   Operation 81 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 82 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv_1.cpp:21]   --->   Operation 83 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv_1.cpp:21]   --->   Operation 85 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %5" [conv/conv_1.cpp:21]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wc_0_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_14 to i8" [conv/conv_1.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln26_5 = add i8 %zext_ln35_1, %zext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 89 'add' 'add_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i8 %add_ln26_5 to i64" [conv/conv_1.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 91 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, %zext_ln21" [conv/conv_1.cpp:26]   --->   Operation 92 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %add_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 93 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %zext_ln26_9, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 94 'add' 'add_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 95 'sext' 'sext_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 96 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 97 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 98 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv_1.cpp:30]   --->   Operation 99 'specregionend' 'empty_6' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 100 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.76ns)   --->   "br label %6" [conv/conv_1.cpp:21]   --->   Operation 101 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 102 'load' 'conv_1_weights_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 103 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 104 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 104 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 34.9>
ST_7 : Operation 105 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 105 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 106 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 108 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 6.67>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_1_0, %W_Row_Loop ], [ %w_sum_3_1, %7 ]" [conv/conv_1.cpp:26]   --->   Operation 110 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %7 ]" [conv/conv_1.cpp:21]   --->   Operation 111 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 112 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv_1.cpp:21]   --->   Operation 113 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv_1.cpp:21]   --->   Operation 115 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %7" [conv/conv_1.cpp:21]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wc_0_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 117 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i7 %tmp_15 to i8" [conv/conv_1.cpp:26]   --->   Operation 118 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.87ns)   --->   "%add_ln26_7 = add i8 %zext_ln35_1, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 119 'add' 'add_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i8 %add_ln26_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 121 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %c_0, %zext_ln21_1" [conv/conv_1.cpp:26]   --->   Operation 122 'add' 'add_ln26' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i5 %add_ln26 to i11" [conv/conv_1.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %zext_ln26_12, %sub_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 124 'add' 'add_ln26_8' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 125 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 126 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_9 : Operation 128 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv_1.cpp:30]   --->   Operation 129 'specregionend' 'empty_8' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 130 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.76ns)   --->   "br label %8" [conv/conv_1.cpp:21]   --->   Operation 131 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.76>

State 10 <SV = 6> <Delay = 15.6>
ST_10 : Operation 132 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 132 'load' 'conv_1_weights_1_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_10 : Operation 133 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 133 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 134 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 134 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 34.9>
ST_11 : Operation 135 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 135 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 22.5>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 138 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "br label %6" [conv/conv_1.cpp:21]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.67>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_1_1, %W_Row_Loop1 ], [ %w_sum_3_2, %9 ]" [conv/conv_1.cpp:26]   --->   Operation 140 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %9 ]" [conv/conv_1.cpp:21]   --->   Operation 141 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 142 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv_1.cpp:21]   --->   Operation 143 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 144 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv_1.cpp:21]   --->   Operation 145 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end, label %9" [conv/conv_1.cpp:21]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wc_0_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 147 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i7 %tmp_16 to i8" [conv/conv_1.cpp:26]   --->   Operation 148 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.87ns)   --->   "%add_ln26_9 = add i8 %zext_ln35_1, %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 149 'add' 'add_ln26_9' <Predicate = (!icmp_ln21_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i8 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 150 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 151 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %c_0, %zext_ln21_2" [conv/conv_1.cpp:26]   --->   Operation 152 'add' 'add_ln26_3' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %add_ln26_3 to i11" [conv/conv_1.cpp:26]   --->   Operation 153 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %zext_ln26_15, %sub_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 154 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i11 %add_ln26_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 155 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 156 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 157 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 157 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_13 : Operation 158 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 158 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 159 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_13 : Operation 160 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 160 'load' 'conv_1_bias_load' <Predicate = (icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 14 <SV = 7> <Delay = 15.6>
ST_14 : Operation 161 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 161 'load' 'conv_1_weights_2_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_14 : Operation 162 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 162 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 163 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 163 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 34.9>
ST_15 : Operation 164 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 164 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 165 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 22.5>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 166 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %8" [conv/conv_1.cpp:21]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 25.8>
ST_17 : Operation 169 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 169 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_17 : Operation 170 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 170 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 33.5>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv/conv_1.cpp:30]   --->   Operation 171 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 172 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 173 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 174 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 175 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 176 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 177 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 178 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 179 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv/conv_1.cpp:34]   --->   Operation 180 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 181 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000000000]
br_ln8               (br               ) [ 0111111111111111111]
r_0                  (phi              ) [ 0010000000000000000]
phi_mul              (phi              ) [ 0011111111111111111]
add_ln8              (add              ) [ 0111111111111111111]
icmp_ln8             (icmp             ) [ 0011111111111111111]
empty                (speclooptripcount) [ 0000000000000000000]
r                    (add              ) [ 0111111111111111111]
br_ln8               (br               ) [ 0000000000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000000000]
tmp_1                (specregionbegin  ) [ 0001111111111111111]
tmp_7                (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_1          (zext             ) [ 0000000000000000000]
tmp_8                (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_2          (zext             ) [ 0000000000000000000]
sub_ln26             (sub              ) [ 0001111111111111111]
tmp_9                (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_3          (zext             ) [ 0000000000000000000]
tmp_10               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_4          (zext             ) [ 0000000000000000000]
sub_ln26_1           (sub              ) [ 0001111111111111111]
add_ln26_2           (add              ) [ 0000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_5          (zext             ) [ 0000000000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_6          (zext             ) [ 0000000000000000000]
sub_ln26_2           (sub              ) [ 0001111111111111111]
br_ln11              (br               ) [ 0011111111111111111]
ret_ln42             (ret              ) [ 0000000000000000000]
c_0                  (phi              ) [ 0001011111111111100]
icmp_ln11            (icmp             ) [ 0011111111111111111]
empty_4              (speclooptripcount) [ 0000000000000000000]
c                    (add              ) [ 0011111111111111111]
br_ln11              (br               ) [ 0000000000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000000000]
tmp_2                (specregionbegin  ) [ 0000111111111111111]
zext_ln35            (zext             ) [ 0000000000000000000]
add_ln35             (add              ) [ 0000000000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000000000]
zext_ln14            (zext             ) [ 0000111111111111111]
br_ln14              (br               ) [ 0011111111111111111]
empty_13             (specregionend    ) [ 0000000000000000000]
br_ln8               (br               ) [ 0111111111111111111]
f_0                  (phi              ) [ 0000100000000000000]
icmp_ln14            (icmp             ) [ 0011111111111111111]
empty_5              (speclooptripcount) [ 0000000000000000000]
f                    (add              ) [ 0011111111111111111]
br_ln14              (br               ) [ 0000000000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000000000]
zext_ln26            (zext             ) [ 0000011111111111100]
zext_ln35_1          (zext             ) [ 0000011111111111100]
zext_ln35_2          (zext             ) [ 0000000000000000000]
add_ln35_1           (add              ) [ 0000000000000000000]
zext_ln35_3          (zext             ) [ 0000000000000000000]
conv_out_addr        (getelementptr    ) [ 0000011111111111111]
tmp_3                (specregionbegin  ) [ 0000011110000000000]
br_ln21              (br               ) [ 0011111111111111111]
empty_12             (specregionend    ) [ 0000000000000000000]
br_ln11              (br               ) [ 0011111111111111111]
w_sum_1_0            (phi              ) [ 0000011111111000000]
wc_0_0               (phi              ) [ 0000010000000000000]
zext_ln21            (zext             ) [ 0000000000000000000]
icmp_ln21            (icmp             ) [ 0011111111111111111]
empty_7              (speclooptripcount) [ 0000000000000000000]
add_ln21             (add              ) [ 0011111111111111111]
br_ln21              (br               ) [ 0000000000000000000]
tmp_14               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_7          (zext             ) [ 0000000000000000000]
add_ln26_5           (add              ) [ 0000000000000000000]
zext_ln26_8          (zext             ) [ 0000000000000000000]
conv_1_weights_0_0_a (getelementptr    ) [ 0000001000000000000]
add_ln26_1           (add              ) [ 0000000000000000000]
zext_ln26_9          (zext             ) [ 0000000000000000000]
add_ln26_6           (add              ) [ 0000000000000000000]
sext_ln26            (sext             ) [ 0000000000000000000]
conv_input_addr      (getelementptr    ) [ 0000001000000000000]
empty_6              (specregionend    ) [ 0000000000000000000]
tmp_4                (specregionbegin  ) [ 0000000001111000000]
br_ln21              (br               ) [ 0011111111111111111]
conv_1_weights_0_0_l (load             ) [ 0000000100000000000]
conv_input_load      (load             ) [ 0000000100000000000]
tmp_s                (fmul             ) [ 0000000010000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000000000]
w_sum_3              (fadd             ) [ 0011111111111111111]
br_ln21              (br               ) [ 0011111111111111111]
w_sum_1_1            (phi              ) [ 0000000001111111100]
wc_0_1               (phi              ) [ 0000000001000000000]
zext_ln21_1          (zext             ) [ 0000000000000000000]
icmp_ln21_1          (icmp             ) [ 0011111111111111111]
empty_9              (speclooptripcount) [ 0000000000000000000]
add_ln21_1           (add              ) [ 0011111111111111111]
br_ln21              (br               ) [ 0000000000000000000]
tmp_15               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_10         (zext             ) [ 0000000000000000000]
add_ln26_7           (add              ) [ 0000000000000000000]
zext_ln26_11         (zext             ) [ 0000000000000000000]
conv_1_weights_1_0_a (getelementptr    ) [ 0000000000100000000]
add_ln26             (add              ) [ 0000000000000000000]
zext_ln26_12         (zext             ) [ 0000000000000000000]
add_ln26_8           (add              ) [ 0000000000000000000]
sext_ln26_1          (sext             ) [ 0000000000000000000]
conv_input_addr_1    (getelementptr    ) [ 0000000000100000000]
empty_8              (specregionend    ) [ 0000000000000000000]
tmp_5                (specregionbegin  ) [ 0000000000000111111]
br_ln21              (br               ) [ 0011111111111111111]
conv_1_weights_1_0_l (load             ) [ 0000000000010000000]
conv_input_load_1    (load             ) [ 0000000000010000000]
tmp_1_1              (fmul             ) [ 0000000000001000000]
specloopname_ln22    (specloopname     ) [ 0000000000000000000]
w_sum_3_1            (fadd             ) [ 0011111111111111111]
br_ln21              (br               ) [ 0011111111111111111]
w_sum_1_2            (phi              ) [ 0000000000000111111]
wc_0_2               (phi              ) [ 0000000000000100000]
zext_ln21_2          (zext             ) [ 0000000000000000000]
icmp_ln21_2          (icmp             ) [ 0011111111111111111]
empty_11             (speclooptripcount) [ 0000000000000000000]
add_ln21_2           (add              ) [ 0011111111111111111]
br_ln21              (br               ) [ 0000000000000000000]
tmp_16               (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_13         (zext             ) [ 0000000000000000000]
add_ln26_9           (add              ) [ 0000000000000000000]
zext_ln26_14         (zext             ) [ 0000000000000000000]
conv_1_weights_2_0_a (getelementptr    ) [ 0000000000000010000]
add_ln26_3           (add              ) [ 0000000000000000000]
zext_ln26_15         (zext             ) [ 0000000000000000000]
add_ln26_10          (add              ) [ 0000000000000000000]
sext_ln26_2          (sext             ) [ 0000000000000000000]
conv_input_addr_2    (getelementptr    ) [ 0000000000000010000]
conv_1_bias_addr     (getelementptr    ) [ 0000000000000000010]
conv_1_weights_2_0_l (load             ) [ 0000000000000001000]
conv_input_load_2    (load             ) [ 0000000000000001000]
tmp_1_2              (fmul             ) [ 0000000000000000100]
specloopname_ln22    (specloopname     ) [ 0000000000000000000]
w_sum_3_2            (fadd             ) [ 0011111111111111111]
br_ln21              (br               ) [ 0011111111111111111]
conv_1_bias_load     (load             ) [ 0000000000000000001]
empty_10             (specregionend    ) [ 0000000000000000000]
w_sum                (fadd             ) [ 0000000000000000000]
bitcast_ln34         (bitcast          ) [ 0000000000000000000]
tmp                  (partselect       ) [ 0000000000000000000]
trunc_ln34           (trunc            ) [ 0000000000000000000]
icmp_ln34            (icmp             ) [ 0000000000000000000]
icmp_ln34_1          (icmp             ) [ 0000000000000000000]
or_ln34              (or               ) [ 0000000000000000000]
tmp_6                (fcmp             ) [ 0000000000000000000]
and_ln34             (and              ) [ 0000000000000000000]
w_sum_1              (select           ) [ 0000000000000000000]
store_ln35           (store            ) [ 0000000000000000000]
br_ln14              (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="conv_out_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="conv_1_weights_0_0_a_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_a/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv_input_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_l/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/5 conv_input_load_1/9 conv_input_load_2/13 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_1_weights_1_0_a_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_a/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv_input_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_l/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv_1_weights_2_0_a_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_a/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="conv_input_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/13 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_l/13 "/>
</bind>
</comp>

<comp id="163" class="1004" name="conv_1_bias_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="3"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/13 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/13 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln35_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="5"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/18 "/>
</bind>
</comp>

<comp id="181" class="1005" name="r_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="r_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_mul_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="phi_mul_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="f_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="f_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="w_sum_1_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="w_sum_1_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_0/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="wc_0_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="wc_0_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_0/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="w_sum_1_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="w_sum_1_1_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_1/9 "/>
</bind>
</comp>

<comp id="261" class="1005" name="wc_0_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="wc_0_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_1/9 "/>
</bind>
</comp>

<comp id="272" class="1005" name="w_sum_1_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="w_sum_1_2_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_2/13 "/>
</bind>
</comp>

<comp id="283" class="1005" name="wc_0_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="1"/>
<pin id="285" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_2 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="wc_0_2_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_2/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/7 w_sum_3_1/11 w_sum_3_2/15 w_sum/17 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/6 tmp_1_1/10 tmp_1_2/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_1 conv_input_load_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln8_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="r_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln26_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_8_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln26_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln26_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln26_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_10_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln26_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub_ln26_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln26_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_11_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln26_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln26_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln26_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln11_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="c_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln35_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln35_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="1"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_13_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln14_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln14_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="f_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln26_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln35_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln35_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln35_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="15" slack="1"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln35_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln21_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln21_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln21_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_14_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln26_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln26_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln26_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln26_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="2"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln26_9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln26_6_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="11" slack="3"/>
<pin id="560" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln26_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln21_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln21_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln21_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_15_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln26_10_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln26_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="2"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln26_11_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln26_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="3"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln26_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln26_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="11" slack="4"/>
<pin id="618" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln26_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln21_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln21_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln21_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/13 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_16_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln26_13_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="0"/>
<pin id="651" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln26_9_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="3"/>
<pin id="655" dir="0" index="1" bw="7" slack="0"/>
<pin id="656" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln26_14_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln26_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="4"/>
<pin id="665" dir="0" index="1" bw="2" slack="0"/>
<pin id="666" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln26_15_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln26_10_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="0" index="1" bw="11" slack="5"/>
<pin id="676" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln26_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="bitcast_ln34_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/18 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln34_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/18 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln34_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/18 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln34_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="23" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/18 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln34_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/18 "/>
</bind>
</comp>

<comp id="719" class="1004" name="and_ln34_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/18 "/>
</bind>
</comp>

<comp id="725" class="1004" name="w_sum_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/18 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln8_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="742" class="1005" name="r_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="747" class="1005" name="sub_ln26_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="3"/>
<pin id="749" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="752" class="1005" name="sub_ln26_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="4"/>
<pin id="754" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="sub_ln26_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="5"/>
<pin id="759" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="c_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln14_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="1"/>
<pin id="772" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="778" class="1005" name="f_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="6" slack="0"/>
<pin id="780" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln26_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="3"/>
<pin id="785" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln35_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="795" class="1005" name="conv_out_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="15" slack="5"/>
<pin id="797" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln21_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="0"/>
<pin id="805" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="808" class="1005" name="conv_1_weights_0_0_a_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="1"/>
<pin id="810" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_a "/>
</bind>
</comp>

<comp id="813" class="1005" name="conv_input_addr_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="10" slack="1"/>
<pin id="815" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="conv_1_weights_0_0_l_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_l "/>
</bind>
</comp>

<comp id="823" class="1005" name="w_sum_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_ln21_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="conv_1_weights_1_0_a_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="1"/>
<pin id="838" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_a "/>
</bind>
</comp>

<comp id="841" class="1005" name="conv_input_addr_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="1"/>
<pin id="843" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="conv_1_weights_1_0_l_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_l "/>
</bind>
</comp>

<comp id="851" class="1005" name="w_sum_3_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln21_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="0"/>
<pin id="861" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="conv_1_weights_2_0_a_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="1"/>
<pin id="866" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_a "/>
</bind>
</comp>

<comp id="869" class="1005" name="conv_input_addr_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="1"/>
<pin id="871" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="conv_1_bias_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="1"/>
<pin id="876" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="conv_1_weights_2_0_l_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_l "/>
</bind>
</comp>

<comp id="884" class="1005" name="w_sum_3_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="889" class="1005" name="conv_1_bias_load_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="95" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="102" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="121" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="128" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="142" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="149" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="259"><net_src comp="227" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="281"><net_src comp="250" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="227" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="250" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="272" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="170" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="302" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="307"><net_src comp="109" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="115" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="135" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="156" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="315"><net_src comp="294" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="115" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="325"><net_src comp="302" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="331"><net_src comp="196" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="185" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="185" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="185" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="185" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="353" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="339" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="339" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="185" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="419" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="208" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="208" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="30" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="208" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="192" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="18" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="220" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="220" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="220" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="220" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="220" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="512"><net_src comp="243" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="243" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="243" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="243" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="18" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="551"><net_src comp="204" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="509" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="570"><net_src comp="265" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="265" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="68" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="265" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="265" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="18" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="609"><net_src comp="204" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="567" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="628"><net_src comp="287" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="287" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="287" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="287" pin="4"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="18" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="667"><net_src comp="204" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="625" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="686"><net_src comp="294" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="80" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="82" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="683" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="687" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="84" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="697" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="86" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="701" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="311" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="294" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="66" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="733"><net_src comp="725" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="737"><net_src comp="327" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="745"><net_src comp="339" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="750"><net_src comp="369" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="755"><net_src comp="399" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="760"><net_src comp="435" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="768"><net_src comp="447" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="773"><net_src comp="471" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="781"><net_src comp="481" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="786"><net_src comp="487" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="791"><net_src comp="491" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="798"><net_src comp="88" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="806"><net_src comp="519" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="811"><net_src comp="95" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="816"><net_src comp="102" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="821"><net_src comp="109" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="826"><net_src comp="294" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="834"><net_src comp="577" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="839"><net_src comp="121" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="844"><net_src comp="128" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="849"><net_src comp="135" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="854"><net_src comp="294" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="862"><net_src comp="635" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="867"><net_src comp="142" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="872"><net_src comp="149" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="877"><net_src comp="163" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="882"><net_src comp="156" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="887"><net_src comp="294" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="892"><net_src comp="170" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="294" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {18 }
 - Input state : 
	Port: conv_1 : conv_input | {5 6 9 10 13 14 }
	Port: conv_1 : conv_1_weights_0_0 | {5 6 }
	Port: conv_1 : conv_1_weights_1_0 | {9 10 }
	Port: conv_1 : conv_1_bias | {13 17 }
	Port: conv_1 : conv_1_weights_2_0 | {13 14 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_7 : 1
		zext_ln26_1 : 2
		tmp_8 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		tmp_9 : 2
		zext_ln26_3 : 3
		tmp_10 : 2
		zext_ln26_4 : 3
		sub_ln26_1 : 4
		add_ln26_2 : 1
		tmp_11 : 2
		zext_ln26_5 : 3
		tmp_12 : 2
		zext_ln26_6 : 3
		sub_ln26_2 : 4
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_13 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		tmp_14 : 1
		zext_ln26_7 : 2
		add_ln26_5 : 3
		zext_ln26_8 : 4
		conv_1_weights_0_0_a : 5
		add_ln26_1 : 2
		zext_ln26_9 : 3
		add_ln26_6 : 4
		sext_ln26 : 5
		conv_input_addr : 6
		conv_1_weights_0_0_l : 6
		conv_input_load : 7
	State 6
		tmp_s : 1
	State 7
		w_sum_3 : 1
	State 8
	State 9
		zext_ln21_1 : 1
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
		tmp_15 : 1
		zext_ln26_10 : 2
		add_ln26_7 : 3
		zext_ln26_11 : 4
		conv_1_weights_1_0_a : 5
		add_ln26 : 2
		zext_ln26_12 : 3
		add_ln26_8 : 4
		sext_ln26_1 : 5
		conv_input_addr_1 : 6
		conv_1_weights_1_0_l : 6
		conv_input_load_1 : 7
	State 10
		tmp_1_1 : 1
	State 11
		w_sum_3_1 : 1
	State 12
	State 13
		zext_ln21_2 : 1
		icmp_ln21_2 : 1
		add_ln21_2 : 1
		br_ln21 : 2
		tmp_16 : 1
		zext_ln26_13 : 2
		add_ln26_9 : 3
		zext_ln26_14 : 4
		conv_1_weights_2_0_a : 5
		add_ln26_3 : 2
		zext_ln26_15 : 3
		add_ln26_10 : 4
		sext_ln26_2 : 5
		conv_input_addr_2 : 6
		conv_1_weights_2_0_l : 6
		conv_input_load_2 : 7
		conv_1_bias_load : 1
	State 14
		tmp_1_2 : 1
	State 15
		w_sum_3_2 : 1
	State 16
	State 17
		w_sum : 1
	State 18
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_6 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_294     |    2    |   177   |   385   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_302     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_311    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_327   |    0    |    0    |    14   |
|          |       r_fu_339      |    0    |    0    |    15   |
|          |  add_ln26_2_fu_405  |    0    |    0    |    15   |
|          |       c_fu_447      |    0    |    0    |    15   |
|          |   add_ln35_fu_457   |    0    |    0    |    14   |
|          |       f_fu_481      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_499  |    0    |    0    |    21   |
|          |   add_ln21_fu_519   |    0    |    0    |    10   |
|          |  add_ln26_5_fu_537  |    0    |    0    |    15   |
|    add   |  add_ln26_1_fu_547  |    0    |    0    |    15   |
|          |  add_ln26_6_fu_557  |    0    |    0    |    13   |
|          |  add_ln21_1_fu_577  |    0    |    0    |    10   |
|          |  add_ln26_7_fu_595  |    0    |    0    |    15   |
|          |   add_ln26_fu_605   |    0    |    0    |    15   |
|          |  add_ln26_8_fu_615  |    0    |    0    |    13   |
|          |  add_ln21_2_fu_635  |    0    |    0    |    10   |
|          |  add_ln26_9_fu_653  |    0    |    0    |    15   |
|          |  add_ln26_3_fu_663  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_673 |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_333   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_441  |    0    |    0    |    11   |
|          |   icmp_ln14_fu_475  |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_fu_513  |    0    |    0    |    8    |
|          |  icmp_ln21_1_fu_571 |    0    |    0    |    8    |
|          |  icmp_ln21_2_fu_629 |    0    |    0    |    8    |
|          |   icmp_ln34_fu_701  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_707 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_369   |    0    |    0    |    14   |
|    sub   |  sub_ln26_1_fu_399  |    0    |    0    |    14   |
|          |  sub_ln26_2_fu_435  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_1_fu_725   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_713   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_719   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_345    |    0    |    0    |    0    |
|          |     tmp_8_fu_357    |    0    |    0    |    0    |
|          |     tmp_9_fu_375    |    0    |    0    |    0    |
|          |    tmp_10_fu_387    |    0    |    0    |    0    |
|bitconcatenate|    tmp_11_fu_411    |    0    |    0    |    0    |
|          |    tmp_12_fu_423    |    0    |    0    |    0    |
|          |    tmp_13_fu_463    |    0    |    0    |    0    |
|          |    tmp_14_fu_525    |    0    |    0    |    0    |
|          |    tmp_15_fu_583    |    0    |    0    |    0    |
|          |    tmp_16_fu_641    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_353 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_365 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_383 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_395 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_419 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_431 |    0    |    0    |    0    |
|          |   zext_ln35_fu_453  |    0    |    0    |    0    |
|          |   zext_ln14_fu_471  |    0    |    0    |    0    |
|          |   zext_ln26_fu_487  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_491 |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_495 |    0    |    0    |    0    |
|   zext   |  zext_ln35_3_fu_504 |    0    |    0    |    0    |
|          |   zext_ln21_fu_509  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_533 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_542 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_553 |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_567 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_591 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_600 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_611 |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_625 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_649 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_658 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_669 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln26_fu_562  |    0    |    0    |    0    |
|   sext   |  sext_ln26_1_fu_620 |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_678 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_687     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_697  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   371   |   1376  |
|----------|---------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    conv_1_bias   |    1   |    0   |    0   |
|conv_1_weights_0_0|    1   |    0   |    0   |
|conv_1_weights_1_0|    1   |    0   |    0   |
|conv_1_weights_2_0|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    4   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln21_1_reg_831     |    2   |
|     add_ln21_2_reg_859     |    2   |
|      add_ln21_reg_803      |    2   |
|       add_ln8_reg_734      |   10   |
|         c_0_reg_204        |    5   |
|          c_reg_765         |    5   |
|  conv_1_bias_addr_reg_874  |    5   |
|  conv_1_bias_load_reg_889  |   32   |
|conv_1_weights_0_0_a_reg_808|    7   |
|conv_1_weights_0_0_l_reg_818|   32   |
|conv_1_weights_1_0_a_reg_836|    7   |
|conv_1_weights_1_0_l_reg_846|   32   |
|conv_1_weights_2_0_a_reg_864|    7   |
|conv_1_weights_2_0_l_reg_879|   32   |
|  conv_input_addr_1_reg_841 |   10   |
|  conv_input_addr_2_reg_869 |   10   |
|   conv_input_addr_reg_813  |   10   |
|    conv_out_addr_reg_795   |   15   |
|         f_0_reg_216        |    6   |
|          f_reg_778         |    6   |
|       phi_mul_reg_192      |   10   |
|         r_0_reg_181        |    5   |
|          r_reg_742         |    5   |
|           reg_317          |   32   |
|           reg_322          |   32   |
|     sub_ln26_1_reg_752     |   11   |
|     sub_ln26_2_reg_757     |   11   |
|      sub_ln26_reg_747      |   11   |
|      w_sum_1_0_reg_227     |   32   |
|      w_sum_1_1_reg_250     |   32   |
|      w_sum_1_2_reg_272     |   32   |
|      w_sum_3_1_reg_851     |   32   |
|      w_sum_3_2_reg_884     |   32   |
|       w_sum_3_reg_823      |   32   |
|       wc_0_0_reg_239       |    2   |
|       wc_0_1_reg_261       |    2   |
|       wc_0_2_reg_283       |    2   |
|      zext_ln14_reg_770     |   16   |
|      zext_ln26_reg_783     |   64   |
|     zext_ln35_1_reg_788    |    8   |
+----------------------------+--------+
|            Total           |   640  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_115 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_135 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_192  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_204    |  p0  |   2  |   5  |   10   ||    9    |
| w_sum_1_0_reg_227 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_294    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_294    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_302    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_302    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   686  || 21.7312 ||   174   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1376  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   174  |
|  Register |    -   |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   21   |  1011  |  1550  |
+-----------+--------+--------+--------+--------+--------+
