#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x123e10960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e0c940 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x123e3afb0_0 .net "active", 0 0, L_0x123e442e0;  1 drivers
v0x123e3b060_0 .var "clk", 0 0;
v0x123e3b170_0 .var "clk_enable", 0 0;
v0x123e3b200_0 .net "data_address", 31 0, v0x123e38f90_0;  1 drivers
v0x123e3b290_0 .net "data_read", 0 0, L_0x123e43920;  1 drivers
v0x123e3b320_0 .var "data_readdata", 31 0;
v0x123e3b3b0_0 .net "data_write", 0 0, L_0x123e433b0;  1 drivers
v0x123e3b440_0 .net "data_writedata", 31 0, v0x123e31da0_0;  1 drivers
v0x123e3b510_0 .net "instr_address", 31 0, L_0x123e44410;  1 drivers
v0x123e3b620_0 .var "instr_readdata", 31 0;
v0x123e3b6b0_0 .net "register_v0", 31 0, L_0x123e41c60;  1 drivers
v0x123e3b780_0 .var "reset", 0 0;
S_0x123e14470 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x123e0c940;
 .timescale 0 0;
v0x123e1ae50_0 .var "imm", 15 0;
v0x123e2ed00_0 .var "imm_instr", 31 0;
v0x123e2eda0_0 .var "opcode", 5 0;
v0x123e2ee50_0 .var "rs", 4 0;
v0x123e2ef00_0 .var "rt", 4 0;
E_0x123e1ab90 .event posedge, v0x123e320b0_0;
S_0x123e2eff0 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x123e0c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x123e3ce20 .functor OR 1, L_0x123e3cad0, L_0x123e3cce0, C4<0>, C4<0>;
L_0x123e3cf10 .functor BUFZ 1, L_0x123e3c5c0, C4<0>, C4<0>, C4<0>;
L_0x123e3d340 .functor AND 1, L_0x123e3c5c0, L_0x123e3d490, C4<1>, C4<1>;
L_0x123e3d610 .functor OR 1, L_0x123e3d340, L_0x123e3d3b0, C4<0>, C4<0>;
L_0x123e3d740 .functor OR 1, L_0x123e3d610, L_0x123e3d1c0, C4<0>, C4<0>;
L_0x123e3d860 .functor OR 1, L_0x123e3d740, L_0x123e3eb00, C4<0>, C4<0>;
L_0x123e3d910 .functor OR 1, L_0x123e3d860, L_0x123e3e590, C4<0>, C4<0>;
L_0x123e3e4a0 .functor AND 1, L_0x123e3dfb0, L_0x123e3e0d0, C4<1>, C4<1>;
L_0x123e3e590 .functor OR 1, L_0x123e3dd50, L_0x123e3e4a0, C4<0>, C4<0>;
L_0x123e3eb00 .functor AND 1, L_0x123e3e280, L_0x123e3e7b0, C4<1>, C4<1>;
L_0x123e3f060 .functor OR 1, L_0x123e3e9a0, L_0x123e3ecd0, C4<0>, C4<0>;
L_0x123e3d0e0 .functor OR 1, L_0x123e3f450, L_0x123e3f700, C4<0>, C4<0>;
L_0x123e3fa30 .functor AND 1, L_0x123e3ef20, L_0x123e3d0e0, C4<1>, C4<1>;
L_0x123e3fc30 .functor OR 1, L_0x123e3f8c0, L_0x123e3fd70, C4<0>, C4<0>;
L_0x123e400c0 .functor OR 1, L_0x123e3fc30, L_0x123e3ffa0, C4<0>, C4<0>;
L_0x123e3fb20 .functor AND 1, L_0x123e3c5c0, L_0x123e400c0, C4<1>, C4<1>;
L_0x123e3fe50 .functor AND 1, L_0x123e3c5c0, L_0x123e402b0, C4<1>, C4<1>;
L_0x123e40170 .functor AND 1, L_0x123e3c5c0, L_0x123e3e380, C4<1>, C4<1>;
L_0x123e40d70 .functor AND 1, v0x123e38e70_0, v0x123e3acb0_0, C4<1>, C4<1>;
L_0x123e40de0 .functor AND 1, L_0x123e40d70, L_0x123e3d910, C4<1>, C4<1>;
L_0x123e40f10 .functor OR 1, L_0x123e3e590, L_0x123e3eb00, C4<0>, C4<0>;
L_0x123e41cd0 .functor BUFZ 32, L_0x123e418c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e41dc0 .functor BUFZ 32, L_0x123e41b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e42d30 .functor AND 1, v0x123e3b170_0, L_0x123e3fb20, C4<1>, C4<1>;
L_0x123e42da0 .functor AND 1, L_0x123e42d30, v0x123e38e70_0, C4<1>, C4<1>;
L_0x123e415e0 .functor AND 1, L_0x123e42da0, L_0x123e42f80, C4<1>, C4<1>;
L_0x123e43260 .functor AND 1, v0x123e38e70_0, v0x123e3acb0_0, C4<1>, C4<1>;
L_0x123e433b0 .functor AND 1, L_0x123e43260, L_0x123e3dae0, C4<1>, C4<1>;
L_0x123e43020 .functor OR 1, L_0x123e43460, L_0x123e43500, C4<0>, C4<0>;
L_0x123e438b0 .functor AND 1, L_0x123e43020, L_0x123e43110, C4<1>, C4<1>;
L_0x123e43920 .functor OR 1, L_0x123e3d1c0, L_0x123e438b0, C4<0>, C4<0>;
L_0x123e442e0 .functor BUFZ 1, v0x123e38e70_0, C4<0>, C4<0>, C4<0>;
L_0x123e44410 .functor BUFZ 32, v0x123e38f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e34140_0 .net *"_ivl_100", 31 0, L_0x123e3e710;  1 drivers
L_0x1280604d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e341d0_0 .net *"_ivl_103", 25 0, L_0x1280604d8;  1 drivers
L_0x128060520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e34260_0 .net/2u *"_ivl_104", 31 0, L_0x128060520;  1 drivers
v0x123e342f0_0 .net *"_ivl_106", 0 0, L_0x123e3e280;  1 drivers
v0x123e34380_0 .net *"_ivl_109", 5 0, L_0x123e3e900;  1 drivers
L_0x128060568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x123e34420_0 .net/2u *"_ivl_110", 5 0, L_0x128060568;  1 drivers
v0x123e344d0_0 .net *"_ivl_112", 0 0, L_0x123e3e7b0;  1 drivers
v0x123e34570_0 .net *"_ivl_116", 31 0, L_0x123e3ec30;  1 drivers
L_0x1280605b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e34620_0 .net *"_ivl_119", 25 0, L_0x1280605b0;  1 drivers
L_0x1280600a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x123e34730_0 .net/2u *"_ivl_12", 5 0, L_0x1280600a0;  1 drivers
L_0x1280605f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x123e347e0_0 .net/2u *"_ivl_120", 31 0, L_0x1280605f8;  1 drivers
v0x123e34890_0 .net *"_ivl_122", 0 0, L_0x123e3e9a0;  1 drivers
v0x123e34930_0 .net *"_ivl_124", 31 0, L_0x123e3ee40;  1 drivers
L_0x128060640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e349e0_0 .net *"_ivl_127", 25 0, L_0x128060640;  1 drivers
L_0x128060688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123e34a90_0 .net/2u *"_ivl_128", 31 0, L_0x128060688;  1 drivers
v0x123e34b40_0 .net *"_ivl_130", 0 0, L_0x123e3ecd0;  1 drivers
v0x123e34be0_0 .net *"_ivl_134", 31 0, L_0x123e3f1b0;  1 drivers
L_0x1280606d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e34d70_0 .net *"_ivl_137", 25 0, L_0x1280606d0;  1 drivers
L_0x128060718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e34e00_0 .net/2u *"_ivl_138", 31 0, L_0x128060718;  1 drivers
v0x123e34eb0_0 .net *"_ivl_140", 0 0, L_0x123e3ef20;  1 drivers
v0x123e34f50_0 .net *"_ivl_143", 5 0, L_0x123e3f560;  1 drivers
L_0x128060760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x123e35000_0 .net/2u *"_ivl_144", 5 0, L_0x128060760;  1 drivers
v0x123e350b0_0 .net *"_ivl_146", 0 0, L_0x123e3f450;  1 drivers
v0x123e35150_0 .net *"_ivl_149", 5 0, L_0x123e3f820;  1 drivers
L_0x1280607a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x123e35200_0 .net/2u *"_ivl_150", 5 0, L_0x1280607a8;  1 drivers
v0x123e352b0_0 .net *"_ivl_152", 0 0, L_0x123e3f700;  1 drivers
v0x123e35350_0 .net *"_ivl_155", 0 0, L_0x123e3d0e0;  1 drivers
v0x123e353f0_0 .net *"_ivl_159", 1 0, L_0x123e3fb90;  1 drivers
L_0x1280600e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x123e354a0_0 .net/2u *"_ivl_16", 5 0, L_0x1280600e8;  1 drivers
L_0x1280607f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x123e35550_0 .net/2u *"_ivl_160", 1 0, L_0x1280607f0;  1 drivers
v0x123e35600_0 .net *"_ivl_162", 0 0, L_0x123e3f8c0;  1 drivers
L_0x128060838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x123e356a0_0 .net/2u *"_ivl_164", 5 0, L_0x128060838;  1 drivers
v0x123e35750_0 .net *"_ivl_166", 0 0, L_0x123e3fd70;  1 drivers
v0x123e34c80_0 .net *"_ivl_169", 0 0, L_0x123e3fc30;  1 drivers
L_0x128060880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x123e359e0_0 .net/2u *"_ivl_170", 5 0, L_0x128060880;  1 drivers
v0x123e35a70_0 .net *"_ivl_172", 0 0, L_0x123e3ffa0;  1 drivers
v0x123e35b00_0 .net *"_ivl_175", 0 0, L_0x123e400c0;  1 drivers
L_0x1280608c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x123e35b90_0 .net/2u *"_ivl_178", 5 0, L_0x1280608c8;  1 drivers
v0x123e35c30_0 .net *"_ivl_180", 0 0, L_0x123e402b0;  1 drivers
L_0x128060910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x123e35cd0_0 .net/2u *"_ivl_184", 5 0, L_0x128060910;  1 drivers
v0x123e35d80_0 .net *"_ivl_186", 0 0, L_0x123e3e380;  1 drivers
L_0x128060958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x123e35e20_0 .net/2u *"_ivl_194", 4 0, L_0x128060958;  1 drivers
v0x123e35ed0_0 .net *"_ivl_197", 4 0, L_0x123e409a0;  1 drivers
v0x123e35f80_0 .net *"_ivl_199", 4 0, L_0x123e40830;  1 drivers
v0x123e36030_0 .net *"_ivl_20", 31 0, L_0x123e3c930;  1 drivers
v0x123e360e0_0 .net *"_ivl_200", 4 0, L_0x123e408d0;  1 drivers
v0x123e36190_0 .net *"_ivl_205", 0 0, L_0x123e40d70;  1 drivers
v0x123e36230_0 .net *"_ivl_209", 0 0, L_0x123e40f10;  1 drivers
L_0x1280609a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x123e362d0_0 .net/2u *"_ivl_210", 31 0, L_0x1280609a0;  1 drivers
v0x123e36380_0 .net *"_ivl_212", 31 0, L_0x123e3ff00;  1 drivers
v0x123e36430_0 .net *"_ivl_214", 31 0, L_0x123e40a40;  1 drivers
v0x123e364e0_0 .net *"_ivl_216", 31 0, L_0x123e412b0;  1 drivers
v0x123e36590_0 .net *"_ivl_218", 31 0, L_0x123e41170;  1 drivers
v0x123e36640_0 .net *"_ivl_227", 0 0, L_0x123e42d30;  1 drivers
v0x123e366e0_0 .net *"_ivl_229", 0 0, L_0x123e42da0;  1 drivers
L_0x128060130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e36780_0 .net *"_ivl_23", 25 0, L_0x128060130;  1 drivers
v0x123e36830_0 .net *"_ivl_230", 31 0, L_0x123e42ee0;  1 drivers
L_0x128060ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e368e0_0 .net *"_ivl_233", 30 0, L_0x128060ac0;  1 drivers
L_0x128060b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123e36990_0 .net/2u *"_ivl_234", 31 0, L_0x128060b08;  1 drivers
v0x123e36a40_0 .net *"_ivl_236", 0 0, L_0x123e42f80;  1 drivers
L_0x128060178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123e36ae0_0 .net/2u *"_ivl_24", 31 0, L_0x128060178;  1 drivers
v0x123e36b90_0 .net *"_ivl_241", 0 0, L_0x123e43260;  1 drivers
L_0x128060b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x123e36c30_0 .net/2u *"_ivl_244", 5 0, L_0x128060b50;  1 drivers
L_0x128060b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x123e36ce0_0 .net/2u *"_ivl_248", 5 0, L_0x128060b98;  1 drivers
v0x123e36d90_0 .net *"_ivl_255", 0 0, L_0x123e43110;  1 drivers
v0x123e357f0_0 .net *"_ivl_257", 0 0, L_0x123e438b0;  1 drivers
v0x123e35890_0 .net *"_ivl_26", 0 0, L_0x123e3cad0;  1 drivers
v0x123e35930_0 .net *"_ivl_261", 15 0, L_0x123e43d50;  1 drivers
v0x123e36e20_0 .net *"_ivl_262", 17 0, L_0x123e435e0;  1 drivers
L_0x128060c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e36ed0_0 .net *"_ivl_265", 1 0, L_0x128060c28;  1 drivers
v0x123e36f80_0 .net *"_ivl_268", 15 0, L_0x123e44000;  1 drivers
L_0x128060c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e37030_0 .net *"_ivl_270", 1 0, L_0x128060c70;  1 drivers
v0x123e370e0_0 .net *"_ivl_273", 0 0, L_0x123e43f30;  1 drivers
L_0x128060cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x123e37190_0 .net/2u *"_ivl_274", 13 0, L_0x128060cb8;  1 drivers
L_0x128060d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e37240_0 .net/2u *"_ivl_276", 13 0, L_0x128060d00;  1 drivers
v0x123e372f0_0 .net *"_ivl_278", 13 0, L_0x123e440a0;  1 drivers
v0x123e373a0_0 .net *"_ivl_28", 31 0, L_0x123e3cbf0;  1 drivers
L_0x1280601c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e37450_0 .net *"_ivl_31", 25 0, L_0x1280601c0;  1 drivers
L_0x128060208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123e37500_0 .net/2u *"_ivl_32", 31 0, L_0x128060208;  1 drivers
v0x123e375b0_0 .net *"_ivl_34", 0 0, L_0x123e3cce0;  1 drivers
v0x123e37650_0 .net *"_ivl_4", 31 0, L_0x123e3c490;  1 drivers
v0x123e37700_0 .net *"_ivl_41", 2 0, L_0x123e3cfc0;  1 drivers
L_0x128060250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x123e377b0_0 .net/2u *"_ivl_42", 2 0, L_0x128060250;  1 drivers
v0x123e37860_0 .net *"_ivl_47", 2 0, L_0x123e3d2a0;  1 drivers
L_0x128060298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x123e37910_0 .net/2u *"_ivl_48", 2 0, L_0x128060298;  1 drivers
v0x123e379c0_0 .net *"_ivl_53", 0 0, L_0x123e3d490;  1 drivers
v0x123e37a60_0 .net *"_ivl_55", 0 0, L_0x123e3d340;  1 drivers
v0x123e37b00_0 .net *"_ivl_57", 0 0, L_0x123e3d610;  1 drivers
v0x123e37ba0_0 .net *"_ivl_59", 0 0, L_0x123e3d740;  1 drivers
v0x123e37c40_0 .net *"_ivl_61", 0 0, L_0x123e3d860;  1 drivers
v0x123e37ce0_0 .net *"_ivl_65", 2 0, L_0x123e3da20;  1 drivers
L_0x1280602e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x123e37d90_0 .net/2u *"_ivl_66", 2 0, L_0x1280602e0;  1 drivers
L_0x128060010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e37e40_0 .net *"_ivl_7", 25 0, L_0x128060010;  1 drivers
v0x123e37ef0_0 .net *"_ivl_70", 31 0, L_0x123e3dcb0;  1 drivers
L_0x128060328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e37fa0_0 .net *"_ivl_73", 25 0, L_0x128060328;  1 drivers
L_0x128060370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123e38050_0 .net/2u *"_ivl_74", 31 0, L_0x128060370;  1 drivers
v0x123e38100_0 .net *"_ivl_76", 0 0, L_0x123e3dd50;  1 drivers
v0x123e381a0_0 .net *"_ivl_78", 31 0, L_0x123e3df10;  1 drivers
L_0x128060058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e38250_0 .net/2u *"_ivl_8", 31 0, L_0x128060058;  1 drivers
L_0x1280603b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e38300_0 .net *"_ivl_81", 25 0, L_0x1280603b8;  1 drivers
L_0x128060400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123e383b0_0 .net/2u *"_ivl_82", 31 0, L_0x128060400;  1 drivers
v0x123e38460_0 .net *"_ivl_84", 0 0, L_0x123e3dfb0;  1 drivers
v0x123e38500_0 .net *"_ivl_87", 0 0, L_0x123e3de70;  1 drivers
v0x123e385b0_0 .net *"_ivl_88", 31 0, L_0x123e3e180;  1 drivers
L_0x128060448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e38660_0 .net *"_ivl_91", 30 0, L_0x128060448;  1 drivers
L_0x128060490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123e38710_0 .net/2u *"_ivl_92", 31 0, L_0x128060490;  1 drivers
v0x123e387c0_0 .net *"_ivl_94", 0 0, L_0x123e3e0d0;  1 drivers
v0x123e38860_0 .net *"_ivl_97", 0 0, L_0x123e3e4a0;  1 drivers
v0x123e38900_0 .net "active", 0 0, L_0x123e442e0;  alias, 1 drivers
v0x123e389a0_0 .net "alu_op1", 31 0, L_0x123e41cd0;  1 drivers
v0x123e38a40_0 .net "alu_op2", 31 0, L_0x123e41dc0;  1 drivers
v0x123e38ae0_0 .net "alui_instr", 0 0, L_0x123e3d3b0;  1 drivers
v0x123e38b80_0 .net "b_flag", 0 0, v0x123e2fc60_0;  1 drivers
v0x123e38c30_0 .net "b_imm", 17 0, L_0x123e43e10;  1 drivers
v0x123e38cc0_0 .net "b_offset", 31 0, L_0x123e44200;  1 drivers
v0x123e38d50_0 .net "clk", 0 0, v0x123e3b060_0;  1 drivers
v0x123e38de0_0 .net "clk_enable", 0 0, v0x123e3b170_0;  1 drivers
v0x123e38e70_0 .var "cpu_active", 0 0;
v0x123e38f00_0 .var "curr_addr", 31 0;
v0x123e38f90_0 .var "data_address", 31 0;
v0x123e39030_0 .net "data_read", 0 0, L_0x123e43920;  alias, 1 drivers
v0x123e390d0_0 .net "data_readdata", 31 0, v0x123e3b320_0;  1 drivers
v0x123e391b0_0 .net "data_write", 0 0, L_0x123e433b0;  alias, 1 drivers
v0x123e39250_0 .net "data_writedata", 31 0, v0x123e31da0_0;  alias, 1 drivers
v0x123e392f0_0 .var "delay_slot", 31 0;
v0x123e39390_0 .net "effective_addr", 31 0, v0x123e30020_0;  1 drivers
v0x123e39430_0 .net "funct_code", 5 0, L_0x123e3c3f0;  1 drivers
v0x123e394e0_0 .net "hi_out", 31 0, v0x123e32160_0;  1 drivers
v0x123e395a0_0 .net "hl_reg_enable", 0 0, L_0x123e415e0;  1 drivers
v0x123e39670_0 .net "instr_address", 31 0, L_0x123e44410;  alias, 1 drivers
v0x123e39710_0 .net "instr_opcode", 5 0, L_0x123e3c290;  1 drivers
v0x123e397b0_0 .net "instr_readdata", 31 0, v0x123e3b620_0;  1 drivers
v0x123e39880_0 .net "j_imm", 0 0, L_0x123e3f060;  1 drivers
v0x123e39920_0 .net "j_reg", 0 0, L_0x123e3fa30;  1 drivers
v0x123e399c0_0 .net "link_const", 0 0, L_0x123e3e590;  1 drivers
v0x123e39a60_0 .net "link_reg", 0 0, L_0x123e3eb00;  1 drivers
v0x123e39b00_0 .net "lo_out", 31 0, v0x123e32890_0;  1 drivers
v0x123e39ba0_0 .net "load_data", 31 0, v0x123e31110_0;  1 drivers
v0x123e39c50_0 .net "load_instr", 0 0, L_0x123e3d1c0;  1 drivers
v0x123e39ce0_0 .net "lw", 0 0, L_0x123e3c6e0;  1 drivers
v0x123e39d80_0 .net "mfhi", 0 0, L_0x123e3fe50;  1 drivers
v0x123e39e20_0 .net "mflo", 0 0, L_0x123e40170;  1 drivers
v0x123e39ec0_0 .net "movefrom", 0 0, L_0x123e3ce20;  1 drivers
v0x123e39f60_0 .net "muldiv", 0 0, L_0x123e3fb20;  1 drivers
v0x123e3a000_0 .var "next_delay_slot", 31 0;
v0x123e3a0b0_0 .net "partial_store", 0 0, L_0x123e43020;  1 drivers
v0x123e3a150_0 .net "r_format", 0 0, L_0x123e3c5c0;  1 drivers
v0x123e3a1f0_0 .net "reg_a_read_data", 31 0, L_0x123e418c0;  1 drivers
v0x123e3a2b0_0 .net "reg_a_read_index", 4 0, L_0x123e40750;  1 drivers
v0x123e3a360_0 .net "reg_b_read_data", 31 0, L_0x123e41b70;  1 drivers
v0x123e3a3f0_0 .net "reg_b_read_index", 4 0, L_0x123e40390;  1 drivers
v0x123e3a4b0_0 .net "reg_dst", 0 0, L_0x123e3cf10;  1 drivers
v0x123e3a540_0 .net "reg_write", 0 0, L_0x123e3d910;  1 drivers
v0x123e3a5e0_0 .net "reg_write_data", 31 0, L_0x123e41540;  1 drivers
v0x123e3a6a0_0 .net "reg_write_enable", 0 0, L_0x123e40de0;  1 drivers
v0x123e3a750_0 .net "reg_write_index", 4 0, L_0x123e40c10;  1 drivers
v0x123e3a800_0 .net "register_v0", 31 0, L_0x123e41c60;  alias, 1 drivers
v0x123e3a8b0_0 .net "reset", 0 0, v0x123e3b780_0;  1 drivers
v0x123e3a940_0 .net "result", 31 0, v0x123e30470_0;  1 drivers
v0x123e3a9f0_0 .net "result_hi", 31 0, v0x123e2fe10_0;  1 drivers
v0x123e3aac0_0 .net "result_lo", 31 0, v0x123e2ff70_0;  1 drivers
v0x123e3ab90_0 .net "sb", 0 0, L_0x123e43460;  1 drivers
v0x123e3ac20_0 .net "sh", 0 0, L_0x123e43500;  1 drivers
v0x123e3acb0_0 .var "state", 0 0;
v0x123e3ad50_0 .net "store_instr", 0 0, L_0x123e3dae0;  1 drivers
v0x123e3adf0_0 .net "sw", 0 0, L_0x123e3c850;  1 drivers
E_0x123e2f340/0 .event edge, v0x123e2fc60_0, v0x123e392f0_0, v0x123e38cc0_0, v0x123e39880_0;
E_0x123e2f340/1 .event edge, v0x123e2fec0_0, v0x123e39920_0, v0x123e33550_0;
E_0x123e2f340 .event/or E_0x123e2f340/0, E_0x123e2f340/1;
E_0x123e2f3b0 .event edge, v0x123e31a80_0, v0x123e30020_0;
L_0x123e3c290 .part v0x123e3b620_0, 26, 6;
L_0x123e3c3f0 .part v0x123e3b620_0, 0, 6;
L_0x123e3c490 .concat [ 6 26 0 0], L_0x123e3c290, L_0x128060010;
L_0x123e3c5c0 .cmp/eq 32, L_0x123e3c490, L_0x128060058;
L_0x123e3c6e0 .cmp/eq 6, L_0x123e3c290, L_0x1280600a0;
L_0x123e3c850 .cmp/eq 6, L_0x123e3c290, L_0x1280600e8;
L_0x123e3c930 .concat [ 6 26 0 0], L_0x123e3c290, L_0x128060130;
L_0x123e3cad0 .cmp/eq 32, L_0x123e3c930, L_0x128060178;
L_0x123e3cbf0 .concat [ 6 26 0 0], L_0x123e3c290, L_0x1280601c0;
L_0x123e3cce0 .cmp/eq 32, L_0x123e3cbf0, L_0x128060208;
L_0x123e3cfc0 .part L_0x123e3c290, 3, 3;
L_0x123e3d1c0 .cmp/eq 3, L_0x123e3cfc0, L_0x128060250;
L_0x123e3d2a0 .part L_0x123e3c290, 3, 3;
L_0x123e3d3b0 .cmp/eq 3, L_0x123e3d2a0, L_0x128060298;
L_0x123e3d490 .reduce/nor L_0x123e3fb20;
L_0x123e3da20 .part L_0x123e3c290, 3, 3;
L_0x123e3dae0 .cmp/eq 3, L_0x123e3da20, L_0x1280602e0;
L_0x123e3dcb0 .concat [ 6 26 0 0], L_0x123e3c290, L_0x128060328;
L_0x123e3dd50 .cmp/eq 32, L_0x123e3dcb0, L_0x128060370;
L_0x123e3df10 .concat [ 6 26 0 0], L_0x123e3c290, L_0x1280603b8;
L_0x123e3dfb0 .cmp/eq 32, L_0x123e3df10, L_0x128060400;
L_0x123e3de70 .part v0x123e3b620_0, 20, 1;
L_0x123e3e180 .concat [ 1 31 0 0], L_0x123e3de70, L_0x128060448;
L_0x123e3e0d0 .cmp/eq 32, L_0x123e3e180, L_0x128060490;
L_0x123e3e710 .concat [ 6 26 0 0], L_0x123e3c290, L_0x1280604d8;
L_0x123e3e280 .cmp/eq 32, L_0x123e3e710, L_0x128060520;
L_0x123e3e900 .part v0x123e3b620_0, 0, 6;
L_0x123e3e7b0 .cmp/eq 6, L_0x123e3e900, L_0x128060568;
L_0x123e3ec30 .concat [ 6 26 0 0], L_0x123e3c290, L_0x1280605b0;
L_0x123e3e9a0 .cmp/eq 32, L_0x123e3ec30, L_0x1280605f8;
L_0x123e3ee40 .concat [ 6 26 0 0], L_0x123e3c290, L_0x128060640;
L_0x123e3ecd0 .cmp/eq 32, L_0x123e3ee40, L_0x128060688;
L_0x123e3f1b0 .concat [ 6 26 0 0], L_0x123e3c290, L_0x1280606d0;
L_0x123e3ef20 .cmp/eq 32, L_0x123e3f1b0, L_0x128060718;
L_0x123e3f560 .part v0x123e3b620_0, 0, 6;
L_0x123e3f450 .cmp/eq 6, L_0x123e3f560, L_0x128060760;
L_0x123e3f820 .part v0x123e3b620_0, 0, 6;
L_0x123e3f700 .cmp/eq 6, L_0x123e3f820, L_0x1280607a8;
L_0x123e3fb90 .part L_0x123e3c3f0, 3, 2;
L_0x123e3f8c0 .cmp/eq 2, L_0x123e3fb90, L_0x1280607f0;
L_0x123e3fd70 .cmp/eq 6, L_0x123e3c3f0, L_0x128060838;
L_0x123e3ffa0 .cmp/eq 6, L_0x123e3c3f0, L_0x128060880;
L_0x123e402b0 .cmp/eq 6, L_0x123e3c3f0, L_0x1280608c8;
L_0x123e3e380 .cmp/eq 6, L_0x123e3c3f0, L_0x128060910;
L_0x123e40750 .part v0x123e3b620_0, 21, 5;
L_0x123e40390 .part v0x123e3b620_0, 16, 5;
L_0x123e409a0 .part v0x123e3b620_0, 11, 5;
L_0x123e40830 .part v0x123e3b620_0, 16, 5;
L_0x123e408d0 .functor MUXZ 5, L_0x123e40830, L_0x123e409a0, L_0x123e3cf10, C4<>;
L_0x123e40c10 .functor MUXZ 5, L_0x123e408d0, L_0x128060958, L_0x123e3e590, C4<>;
L_0x123e3ff00 .arith/sum 32, v0x123e392f0_0, L_0x1280609a0;
L_0x123e40a40 .functor MUXZ 32, v0x123e30470_0, v0x123e31110_0, L_0x123e3d1c0, C4<>;
L_0x123e412b0 .functor MUXZ 32, L_0x123e40a40, v0x123e32890_0, L_0x123e40170, C4<>;
L_0x123e41170 .functor MUXZ 32, L_0x123e412b0, v0x123e32160_0, L_0x123e3fe50, C4<>;
L_0x123e41540 .functor MUXZ 32, L_0x123e41170, L_0x123e3ff00, L_0x123e40f10, C4<>;
L_0x123e42ee0 .concat [ 1 31 0 0], v0x123e3acb0_0, L_0x128060ac0;
L_0x123e42f80 .cmp/eq 32, L_0x123e42ee0, L_0x128060b08;
L_0x123e43460 .cmp/eq 6, L_0x123e3c290, L_0x128060b50;
L_0x123e43500 .cmp/eq 6, L_0x123e3c290, L_0x128060b98;
L_0x123e43110 .reduce/nor v0x123e3acb0_0;
L_0x123e43d50 .part v0x123e3b620_0, 0, 16;
L_0x123e435e0 .concat [ 16 2 0 0], L_0x123e43d50, L_0x128060c28;
L_0x123e44000 .part L_0x123e435e0, 0, 16;
L_0x123e43e10 .concat [ 2 16 0 0], L_0x128060c70, L_0x123e44000;
L_0x123e43f30 .part L_0x123e43e10, 17, 1;
L_0x123e440a0 .functor MUXZ 14, L_0x128060d00, L_0x128060cb8, L_0x123e43f30, C4<>;
L_0x123e44200 .concat [ 18 14 0 0], L_0x123e43e10, L_0x123e440a0;
S_0x123e2f3e0 .scope module, "cpu_alu" "alu" 4 134, 5 1 0, S_0x123e2eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x123e2f730_0 .net *"_ivl_10", 15 0, L_0x123e426c0;  1 drivers
L_0x128060a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e2f7f0_0 .net/2u *"_ivl_14", 15 0, L_0x128060a78;  1 drivers
v0x123e2f8a0_0 .net *"_ivl_17", 15 0, L_0x123e42800;  1 drivers
v0x123e2f960_0 .net *"_ivl_5", 0 0, L_0x123e42010;  1 drivers
v0x123e2fa10_0 .net *"_ivl_6", 15 0, L_0x123e3f600;  1 drivers
v0x123e2fb00_0 .net *"_ivl_9", 15 0, L_0x123e423c0;  1 drivers
v0x123e2fbb0_0 .net "addr_rt", 4 0, L_0x123e42a70;  1 drivers
v0x123e2fc60_0 .var "b_flag", 0 0;
v0x123e2fd00_0 .net "funct", 5 0, L_0x123e41000;  1 drivers
v0x123e2fe10_0 .var "hi", 31 0;
v0x123e2fec0_0 .net "instructionword", 31 0, v0x123e3b620_0;  alias, 1 drivers
v0x123e2ff70_0 .var "lo", 31 0;
v0x123e30020_0 .var "memaddroffset", 31 0;
v0x123e300d0_0 .var "multresult", 63 0;
v0x123e30180_0 .net "op1", 31 0, L_0x123e41cd0;  alias, 1 drivers
v0x123e30230_0 .net "op2", 31 0, L_0x123e41dc0;  alias, 1 drivers
v0x123e302e0_0 .net "opcode", 5 0, L_0x123e41f70;  1 drivers
v0x123e30470_0 .var "result", 31 0;
v0x123e30500_0 .net "shamt", 4 0, L_0x123e429d0;  1 drivers
v0x123e305b0_0 .net/s "sign_op1", 31 0, L_0x123e41cd0;  alias, 1 drivers
v0x123e30670_0 .net/s "sign_op2", 31 0, L_0x123e41dc0;  alias, 1 drivers
v0x123e30700_0 .net "simmediatedata", 31 0, L_0x123e42760;  1 drivers
v0x123e30790_0 .net "simmediatedatas", 31 0, L_0x123e42760;  alias, 1 drivers
v0x123e30820_0 .net "uimmediatedata", 31 0, L_0x123e428a0;  1 drivers
v0x123e308b0_0 .net "unsign_op1", 31 0, L_0x123e41cd0;  alias, 1 drivers
v0x123e30980_0 .net "unsign_op2", 31 0, L_0x123e41dc0;  alias, 1 drivers
v0x123e30a60_0 .var "unsigned_result", 31 0;
E_0x123e2f6a0/0 .event edge, v0x123e302e0_0, v0x123e2fd00_0, v0x123e30230_0, v0x123e30500_0;
E_0x123e2f6a0/1 .event edge, v0x123e30180_0, v0x123e300d0_0, v0x123e2fbb0_0, v0x123e30700_0;
E_0x123e2f6a0/2 .event edge, v0x123e30820_0, v0x123e30a60_0;
E_0x123e2f6a0 .event/or E_0x123e2f6a0/0, E_0x123e2f6a0/1, E_0x123e2f6a0/2;
L_0x123e41f70 .part v0x123e3b620_0, 26, 6;
L_0x123e41000 .part v0x123e3b620_0, 0, 6;
L_0x123e42010 .part v0x123e3b620_0, 15, 1;
LS_0x123e3f600_0_0 .concat [ 1 1 1 1], L_0x123e42010, L_0x123e42010, L_0x123e42010, L_0x123e42010;
LS_0x123e3f600_0_4 .concat [ 1 1 1 1], L_0x123e42010, L_0x123e42010, L_0x123e42010, L_0x123e42010;
LS_0x123e3f600_0_8 .concat [ 1 1 1 1], L_0x123e42010, L_0x123e42010, L_0x123e42010, L_0x123e42010;
LS_0x123e3f600_0_12 .concat [ 1 1 1 1], L_0x123e42010, L_0x123e42010, L_0x123e42010, L_0x123e42010;
L_0x123e3f600 .concat [ 4 4 4 4], LS_0x123e3f600_0_0, LS_0x123e3f600_0_4, LS_0x123e3f600_0_8, LS_0x123e3f600_0_12;
L_0x123e423c0 .part v0x123e3b620_0, 0, 16;
L_0x123e426c0 .concat [ 16 0 0 0], L_0x123e423c0;
L_0x123e42760 .concat [ 16 16 0 0], L_0x123e426c0, L_0x123e3f600;
L_0x123e42800 .part v0x123e3b620_0, 0, 16;
L_0x123e428a0 .concat [ 16 16 0 0], L_0x123e42800, L_0x128060a78;
L_0x123e429d0 .part v0x123e3b620_0, 6, 5;
L_0x123e42a70 .part v0x123e3b620_0, 16, 5;
S_0x123e30bb0 .scope module, "cpu_load_block" "load_block" 4 147, 6 1 0, S_0x123e2eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x123e30e50_0 .net "address", 31 0, v0x123e30020_0;  alias, 1 drivers
v0x123e30f00_0 .net "datafromMem", 31 0, v0x123e3b320_0;  alias, 1 drivers
v0x123e30fa0_0 .net "instr_word", 31 0, v0x123e3b620_0;  alias, 1 drivers
v0x123e31070_0 .net "opcode", 5 0, L_0x123e42b70;  1 drivers
v0x123e31110_0 .var "out_transformed", 31 0;
v0x123e31200_0 .net "regword", 31 0, L_0x123e41b70;  alias, 1 drivers
v0x123e312b0_0 .net "whichbyte", 1 0, L_0x123e42c10;  1 drivers
E_0x123e30df0/0 .event edge, v0x123e31070_0, v0x123e30f00_0, v0x123e312b0_0, v0x123e2fec0_0;
E_0x123e30df0/1 .event edge, v0x123e31200_0;
E_0x123e30df0 .event/or E_0x123e30df0/0, E_0x123e30df0/1;
L_0x123e42b70 .part v0x123e3b620_0, 26, 6;
L_0x123e42c10 .part v0x123e30020_0, 0, 2;
S_0x123e313e0 .scope module, "dut" "store_block" 4 204, 7 1 0, S_0x123e2eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x123e31680_0 .net *"_ivl_1", 1 0, L_0x123e43b10;  1 drivers
L_0x128060be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123e31740_0 .net *"_ivl_5", 0 0, L_0x128060be0;  1 drivers
v0x123e317f0_0 .net "bytenum", 2 0, L_0x123e437c0;  1 drivers
v0x123e318b0_0 .net "dataword", 31 0, v0x123e3b320_0;  alias, 1 drivers
v0x123e31970_0 .net "eff_addr", 31 0, v0x123e30020_0;  alias, 1 drivers
v0x123e31a80_0 .net "opcode", 5 0, L_0x123e3c290;  alias, 1 drivers
v0x123e31b10_0 .net "regbyte", 7 0, L_0x123e43bf0;  1 drivers
v0x123e31bc0_0 .net "reghalfword", 15 0, L_0x123e43c90;  1 drivers
v0x123e31c70_0 .net "regword", 31 0, L_0x123e41b70;  alias, 1 drivers
v0x123e31da0_0 .var "storedata", 31 0;
E_0x123e31620/0 .event edge, v0x123e31a80_0, v0x123e31200_0, v0x123e317f0_0, v0x123e31b10_0;
E_0x123e31620/1 .event edge, v0x123e30f00_0, v0x123e31bc0_0;
E_0x123e31620 .event/or E_0x123e31620/0, E_0x123e31620/1;
L_0x123e43b10 .part v0x123e30020_0, 0, 2;
L_0x123e437c0 .concat [ 2 1 0 0], L_0x123e43b10, L_0x128060be0;
L_0x123e43bf0 .part L_0x123e41b70, 0, 8;
L_0x123e43c90 .part L_0x123e41b70, 0, 16;
S_0x123e31e70 .scope module, "hi" "hl_reg" 4 171, 8 1 0, S_0x123e2eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x123e320b0_0 .net "clk", 0 0, v0x123e3b060_0;  alias, 1 drivers
v0x123e32160_0 .var "data", 31 0;
v0x123e32210_0 .net "data_in", 31 0, v0x123e2fe10_0;  alias, 1 drivers
v0x123e322e0_0 .net "data_out", 31 0, v0x123e32160_0;  alias, 1 drivers
v0x123e32380_0 .net "enable", 0 0, L_0x123e415e0;  alias, 1 drivers
v0x123e32460_0 .net "reset", 0 0, v0x123e3b780_0;  alias, 1 drivers
S_0x123e32580 .scope module, "lo" "hl_reg" 4 163, 8 1 0, S_0x123e2eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x123e32800_0 .net "clk", 0 0, v0x123e3b060_0;  alias, 1 drivers
v0x123e32890_0 .var "data", 31 0;
v0x123e32920_0 .net "data_in", 31 0, v0x123e2ff70_0;  alias, 1 drivers
v0x123e329f0_0 .net "data_out", 31 0, v0x123e32890_0;  alias, 1 drivers
v0x123e32a90_0 .net "enable", 0 0, L_0x123e415e0;  alias, 1 drivers
v0x123e32b60_0 .net "reset", 0 0, v0x123e3b780_0;  alias, 1 drivers
S_0x123e32c70 .scope module, "register" "regfile" 4 105, 9 1 0, S_0x123e2eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x123e418c0 .functor BUFZ 32, L_0x123e41450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e41b70 .functor BUFZ 32, L_0x123e419b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e33900_2 .array/port v0x123e33900, 2;
L_0x123e41c60 .functor BUFZ 32, v0x123e33900_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e32fa0_0 .net *"_ivl_0", 31 0, L_0x123e41450;  1 drivers
v0x123e33060_0 .net *"_ivl_10", 6 0, L_0x123e41a50;  1 drivers
L_0x128060a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e33100_0 .net *"_ivl_13", 1 0, L_0x128060a30;  1 drivers
v0x123e331a0_0 .net *"_ivl_2", 6 0, L_0x123e417a0;  1 drivers
L_0x1280609e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e33250_0 .net *"_ivl_5", 1 0, L_0x1280609e8;  1 drivers
v0x123e33340_0 .net *"_ivl_8", 31 0, L_0x123e419b0;  1 drivers
v0x123e333f0_0 .net "r_clk", 0 0, v0x123e3b060_0;  alias, 1 drivers
v0x123e334c0_0 .net "r_clk_enable", 0 0, v0x123e3b170_0;  alias, 1 drivers
v0x123e33550_0 .net "read_data1", 31 0, L_0x123e418c0;  alias, 1 drivers
v0x123e33660_0 .net "read_data2", 31 0, L_0x123e41b70;  alias, 1 drivers
v0x123e336f0_0 .net "read_reg1", 4 0, L_0x123e40750;  alias, 1 drivers
v0x123e337a0_0 .net "read_reg2", 4 0, L_0x123e40390;  alias, 1 drivers
v0x123e33850_0 .net "register_v0", 31 0, L_0x123e41c60;  alias, 1 drivers
v0x123e33900 .array "registers", 0 31, 31 0;
v0x123e33ca0_0 .net "reset", 0 0, v0x123e3b780_0;  alias, 1 drivers
v0x123e33d70_0 .net "write_control", 0 0, L_0x123e40de0;  alias, 1 drivers
v0x123e33e00_0 .net "write_data", 31 0, L_0x123e41540;  alias, 1 drivers
v0x123e33f90_0 .net "write_reg", 4 0, L_0x123e40c10;  alias, 1 drivers
L_0x123e41450 .array/port v0x123e33900, L_0x123e417a0;
L_0x123e417a0 .concat [ 5 2 0 0], L_0x123e40750, L_0x1280609e8;
L_0x123e419b0 .array/port v0x123e33900, L_0x123e41a50;
L_0x123e41a50 .concat [ 5 2 0 0], L_0x123e40390, L_0x128060a30;
S_0x123e1a560 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x123e19ab0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x12802b520 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e3b890_0 .net "in", 31 0, o0x12802b520;  0 drivers
v0x123e3b920_0 .var "out", 31 0;
S_0x123e19050 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x12802b5e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e3b9b0_0 .net "clk", 0 0, o0x12802b5e0;  0 drivers
o0x12802b610 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e3ba40_0 .net "data_address", 31 0, o0x12802b610;  0 drivers
o0x12802b640 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e3baf0_0 .net "data_read", 0 0, o0x12802b640;  0 drivers
v0x123e3bba0_0 .var "data_readdata", 31 0;
o0x12802b6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e3bc50_0 .net "data_write", 0 0, o0x12802b6a0;  0 drivers
o0x12802b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e3bd30_0 .net "data_writedata", 31 0, o0x12802b6d0;  0 drivers
S_0x123e16e00 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x12802b820 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e3be70_0 .net "clk", 0 0, o0x12802b820;  0 drivers
v0x123e3bf20_0 .var "curr_addr", 31 0;
o0x12802b880 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e3bfd0_0 .net "enable", 0 0, o0x12802b880;  0 drivers
o0x12802b8b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e3c080_0 .net "next_addr", 31 0, o0x12802b8b0;  0 drivers
o0x12802b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e3c130_0 .net "reset", 0 0, o0x12802b8e0;  0 drivers
E_0x123e081f0 .event posedge, v0x123e3be70_0;
    .scope S_0x123e32c70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e33900, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x123e32c70;
T_1 ;
    %wait E_0x123e1ab90;
    %load/vec4 v0x123e33ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x123e334c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x123e33d70_0;
    %load/vec4 v0x123e33f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x123e33e00_0;
    %load/vec4 v0x123e33f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e33900, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123e2f3e0;
T_2 ;
    %wait E_0x123e2f6a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %load/vec4 v0x123e302e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.0 ;
    %load/vec4 v0x123e2fd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %jmp T_2.46;
T_2.25 ;
    %load/vec4 v0x123e30670_0;
    %ix/getv 4, v0x123e30500_0;
    %shiftl 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.26 ;
    %load/vec4 v0x123e30670_0;
    %ix/getv 4, v0x123e30500_0;
    %shiftr 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.27 ;
    %load/vec4 v0x123e30670_0;
    %ix/getv 4, v0x123e30500_0;
    %shiftr/s 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.28 ;
    %load/vec4 v0x123e30670_0;
    %load/vec4 v0x123e308b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.29 ;
    %load/vec4 v0x123e30670_0;
    %load/vec4 v0x123e308b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.30 ;
    %load/vec4 v0x123e30670_0;
    %load/vec4 v0x123e308b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.31 ;
    %load/vec4 v0x123e305b0_0;
    %pad/s 64;
    %load/vec4 v0x123e30670_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x123e300d0_0, 0, 64;
    %load/vec4 v0x123e300d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x123e2fe10_0, 0, 32;
    %load/vec4 v0x123e300d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x123e2ff70_0, 0, 32;
    %jmp T_2.46;
T_2.32 ;
    %load/vec4 v0x123e308b0_0;
    %pad/u 64;
    %load/vec4 v0x123e30980_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x123e300d0_0, 0, 64;
    %load/vec4 v0x123e300d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x123e2fe10_0, 0, 32;
    %load/vec4 v0x123e300d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x123e2ff70_0, 0, 32;
    %jmp T_2.46;
T_2.33 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30670_0;
    %mod/s;
    %store/vec4 v0x123e2fe10_0, 0, 32;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30670_0;
    %div/s;
    %store/vec4 v0x123e2ff70_0, 0, 32;
    %jmp T_2.46;
T_2.34 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %mod;
    %store/vec4 v0x123e2fe10_0, 0, 32;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %div;
    %store/vec4 v0x123e2ff70_0, 0, 32;
    %jmp T_2.46;
T_2.35 ;
    %load/vec4 v0x123e30180_0;
    %store/vec4 v0x123e2fe10_0, 0, 32;
    %jmp T_2.46;
T_2.36 ;
    %load/vec4 v0x123e30180_0;
    %store/vec4 v0x123e2ff70_0, 0, 32;
    %jmp T_2.46;
T_2.37 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30670_0;
    %add;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.38 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %add;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.39 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %sub;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.40 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %and;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.41 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %or;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.42 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %xor;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.43 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %or;
    %inv;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.44 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30980_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.46;
T_2.46 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.1 ;
    %load/vec4 v0x123e2fbb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.54, 6;
    %jmp T_2.55;
T_2.51 ;
    %load/vec4 v0x123e305b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.57 ;
    %jmp T_2.55;
T_2.52 ;
    %load/vec4 v0x123e305b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.59 ;
    %jmp T_2.55;
T_2.53 ;
    %load/vec4 v0x123e305b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.61 ;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v0x123e305b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.63 ;
    %jmp T_2.55;
T_2.55 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.2 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30670_0;
    %cmp/e;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.65 ;
    %jmp T_2.24;
T_2.3 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30230_0;
    %cmp/ne;
    %jmp/0xz  T_2.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.67 ;
    %jmp T_2.24;
T_2.4 ;
    %load/vec4 v0x123e305b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.69 ;
    %jmp T_2.24;
T_2.5 ;
    %load/vec4 v0x123e305b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e2fc60_0, 0, 1;
T_2.71 ;
    %jmp T_2.24;
T_2.6 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.7 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.8 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.9 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30790_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.10 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30820_0;
    %and;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.11 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30820_0;
    %or;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.12 ;
    %load/vec4 v0x123e308b0_0;
    %load/vec4 v0x123e30820_0;
    %xor;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.13 ;
    %load/vec4 v0x123e30820_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x123e30a60_0, 0, 32;
    %jmp T_2.24;
T_2.14 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.15 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.16 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.17 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.18 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.19 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.20 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.21 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.22 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x123e305b0_0;
    %load/vec4 v0x123e30700_0;
    %add;
    %store/vec4 v0x123e30020_0, 0, 32;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %load/vec4 v0x123e30a60_0;
    %store/vec4 v0x123e30470_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x123e30bb0;
T_3 ;
    %wait E_0x123e30df0;
    %load/vec4 v0x123e31070_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x123e312b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x123e312b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x123e312b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x123e30f00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x123e30f00_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x123e312b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x123e30f00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x123e30f00_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x123e30fa0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x123e312b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x123e31200_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x123e31200_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x123e31200_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x123e312b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e31200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e31200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x123e30f00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x123e31200_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31110_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x123e32580;
T_4 ;
    %wait E_0x123e1ab90;
    %load/vec4 v0x123e32b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e32890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x123e32a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x123e32920_0;
    %assign/vec4 v0x123e32890_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123e31e70;
T_5 ;
    %wait E_0x123e1ab90;
    %load/vec4 v0x123e32460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e32160_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x123e32380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x123e32210_0;
    %assign/vec4 v0x123e32160_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123e313e0;
T_6 ;
    %wait E_0x123e31620;
    %load/vec4 v0x123e31a80_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x123e31c70_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e31da0_0, 4, 8;
    %load/vec4 v0x123e31c70_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e31da0_0, 4, 8;
    %load/vec4 v0x123e31c70_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e31da0_0, 4, 8;
    %load/vec4 v0x123e31c70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e31da0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x123e31a80_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x123e317f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x123e31b10_0;
    %load/vec4 v0x123e318b0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31da0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x123e318b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x123e31b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e318b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x123e31da0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x123e318b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x123e31b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e318b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31da0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x123e318b0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x123e31b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31da0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x123e31a80_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x123e317f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x123e31bc0_0;
    %load/vec4 v0x123e318b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31da0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x123e318b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x123e31bc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e31da0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x123e2eff0;
T_7 ;
    %wait E_0x123e2f3b0;
    %load/vec4 v0x123e39710_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x123e39390_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x123e38f90_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x123e2eff0;
T_8 ;
    %wait E_0x123e2f340;
    %load/vec4 v0x123e38b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x123e392f0_0;
    %load/vec4 v0x123e38cc0_0;
    %add;
    %store/vec4 v0x123e3a000_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x123e39880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x123e392f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x123e397b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x123e3a000_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x123e39920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x123e3a1f0_0;
    %store/vec4 v0x123e3a000_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x123e392f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x123e3a000_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x123e2eff0;
T_9 ;
    %wait E_0x123e1ab90;
    %load/vec4 v0x123e38de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x123e3a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x123e38f00_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x123e392f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e38e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e3acb0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x123e38e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x123e3acb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e3acb0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x123e3acb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e3acb0_0, 0;
    %load/vec4 v0x123e392f0_0;
    %assign/vec4 v0x123e38f00_0, 0;
    %load/vec4 v0x123e3a000_0;
    %assign/vec4 v0x123e392f0_0, 0;
    %load/vec4 v0x123e38f00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e38e70_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123e2eff0;
T_10 ;
    %wait E_0x123e1ab90;
    %vpi_call/w 4 272 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 273 "$display", "reset=%h, clk_enable=%h", v0x123e3a8b0_0, v0x123e38de0_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x123e397b0_0, v0x123e38900_0, v0x123e3a6a0_0 {0 0 0};
    %vpi_call/w 4 275 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x123e3a2b0_0, v0x123e3a3f0_0 {0 0 0};
    %vpi_call/w 4 276 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x123e3a1f0_0, v0x123e3a360_0 {0 0 0};
    %vpi_call/w 4 277 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x123e3a5e0_0, v0x123e3a940_0, v0x123e3a750_0, v0x123e39c50_0 {0 0 0};
    %vpi_call/w 4 278 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x123e39f60_0, v0x123e3aac0_0, v0x123e3a9f0_0, v0x123e39b00_0, v0x123e394e0_0 {0 0 0};
    %vpi_call/w 4 279 "$display", "b_flag=%h, b_offset=%h", v0x123e38b80_0, v0x123e38cc0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x123e38f00_0, v0x123e3acb0_0, v0x123e392f0_0, v0x123e3a000_0, v0x123e39920_0 {0 0 0};
    %vpi_call/w 4 281 "$display", "instr_address=%h", v0x123e39670_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x123e0c940;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e3b060_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123e3b060_0;
    %inv;
    %store/vec4 v0x123e3b060_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x123e0c940;
T_12 ;
    %fork t_1, S_0x123e14470;
    %jmp t_0;
    .scope S_0x123e14470;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e3b780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e3b170_0, 0, 1;
    %wait E_0x123e1ab90;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e3b780_0, 0, 1;
    %wait E_0x123e1ab90;
    %wait E_0x123e1ab90;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x123e2eda0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x123e2ee50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e2ef00_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x123e1ae50_0, 0, 16;
    %load/vec4 v0x123e2eda0_0;
    %load/vec4 v0x123e2ee50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e2ef00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e1ae50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e2ed00_0, 0, 32;
    %load/vec4 v0x123e2ed00_0;
    %store/vec4 v0x123e3b620_0, 0, 32;
    %wait E_0x123e1ab90;
    %wait E_0x123e1ab90;
    %delay 2, 0;
    %load/vec4 v0x123e3b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x123e3b290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x123e3b6b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x123e3b6b0_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x123e2eda0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e2ee50_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x123e2ef00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123e1ae50_0, 0, 16;
    %load/vec4 v0x123e2eda0_0;
    %load/vec4 v0x123e2ee50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e2ef00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e1ae50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e2ed00_0, 0, 32;
    %load/vec4 v0x123e2ed00_0;
    %store/vec4 v0x123e3b620_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x123e3b320_0, 0, 32;
    %delay 2, 0;
    %wait E_0x123e1ab90;
    %wait E_0x123e1ab90;
    %delay 2, 0;
    %load/vec4 v0x123e3b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x123e3b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x123e3b200_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x123e3b200_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x123e3b6b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x123e2eda0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x123e2ee50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e2ef00_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x123e1ae50_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x123e1ae50_0 {0 0 0};
    %load/vec4 v0x123e2eda0_0;
    %load/vec4 v0x123e2ee50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e2ef00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e1ae50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e2ed00_0, 0, 32;
    %load/vec4 v0x123e2ed00_0;
    %store/vec4 v0x123e3b620_0, 0, 32;
    %wait E_0x123e1ab90;
    %wait E_0x123e1ab90;
    %delay 2, 0;
    %load/vec4 v0x123e3b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x123e3b290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x123e3b6b0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x123e3b6b0_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x123e0c940;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x123e16e00;
T_13 ;
    %wait E_0x123e081f0;
    %load/vec4 v0x123e3c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x123e3bf20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x123e3bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x123e3c080_0;
    %assign/vec4 v0x123e3bf20_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
