
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032460                       # Number of seconds simulated
sim_ticks                                 32460415908                       # Number of ticks simulated
final_tick                               603963339027                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143370                       # Simulator instruction rate (inst/s)
host_op_rate                                   186852                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2043497                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919772                       # Number of bytes of host memory used
host_seconds                                 15884.74                       # Real time elapsed on the host
sim_insts                                  2277391399                       # Number of instructions simulated
sim_ops                                    2968088503                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       843648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       228352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1075200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       909312                       # Number of bytes written to this memory
system.physmem.bytes_written::total            909312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6591                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1784                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8400                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7104                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7104                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25990055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7034784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33123420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              98582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28012950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28012950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28012950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25990055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7034784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61136370                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77842725                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28426527                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24855901                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803563                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14156326                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13666542                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56676                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158180007                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28426527                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15710481                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32561481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846347                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3491085                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16524877                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715481                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76609828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44048347     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614940      2.11%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951521      3.85%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767926      3.61%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552770      5.94%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747746      6.20%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126505      1.47%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846188      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953885     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76609828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365179                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032046                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34561483                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3380085                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514132                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126774                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7027344                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093289                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176985195                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1373                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7027344                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36005913                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1033835                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       408942                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176521                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1957264                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172322335                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       757240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228824486                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784355583                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784355583                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79928314                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5303436                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26489828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96835                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1778703                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163076099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137640434                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183309                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48986609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134359896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76609828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26337862     34.38%     34.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14357961     18.74%     53.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12403806     16.19%     69.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7689663     10.04%     79.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8054495     10.51%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4733177      6.18%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2091738      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557429      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383697      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76609828                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         543860     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174152     21.25%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101555     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107963974     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085157      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23679427     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4901955      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137640434                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768186                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819567                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005954                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352893572                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212082989                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133138832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138460001                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7559757                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406811                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7027344                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         528068                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48979                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163095954                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26489828                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760166                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9930                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022819                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135060197                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22754577                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580237                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27536553                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20408580                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781976                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.735039                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133288581                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133138832                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81835455                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199774171                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.710357                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409640                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49484957                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808310                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69582484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632761                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.323215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31772044     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848724     21.34%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8311767     11.95%     78.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814614      4.05%     82.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2689887      3.87%     86.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1116037      1.60%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002159      4.31%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875218      1.26%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4152034      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69582484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4152034                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228526992                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333226420                       # The number of ROB writes
system.switch_cpus0.timesIdled                  22993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1232897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778427                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778427                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284642                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284642                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624728449                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174521014                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182400513                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77842725                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28683274                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23343770                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1916691                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12228188                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11303142                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2952542                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84435                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31702336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156656499                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28683274                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14255684                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32919443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9832889                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4570383                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15494268                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       768020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77075732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44156289     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1779784      2.31%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2314007      3.00%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3487272      4.52%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3385682      4.39%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2572463      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1528327      1.98%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2291616      2.97%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15560292     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77075732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368477                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012474                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32748631                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4463315                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31732042                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       248401                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7883341                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4856660                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187430315                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7883341                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34485275                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         897075                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1038733                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30203519                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2567787                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     181972151                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          614                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1108245                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       806999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    253553682                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    847495711                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    847495711                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    157677475                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95876150                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38594                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21814                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7268615                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16871039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8937514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       172832                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2954633                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169121146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136230042                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       250406                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54970404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    167246941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5925                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77075732                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26475605     34.35%     34.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17043580     22.11%     56.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11017405     14.29%     70.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7499366      9.73%     80.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7021629      9.11%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3745155      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2758231      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       826211      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       688550      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77075732                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         668339     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137310     14.23%     83.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159523     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113359810     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924801      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15393      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13449432      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7480606      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136230042                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750068                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             965180                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007085                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    350751400                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224129024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132408638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137195222                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       460494                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6466014                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2172                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2268750                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7883341                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         511849                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89230                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169157859                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1161596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16871039                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8937514                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21319                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         67491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1172705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1077863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2250568                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133625622                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12658592                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2604418                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19974461                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18717075                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7315869                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716610                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132443573                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132408638                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85074694                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238920892                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700976                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356079                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92345818                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113496441                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55661633                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30788                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1948351                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69192391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26381165     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20022181     28.94%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7371576     10.65%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4220508      6.10%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3525037      5.09%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1741606      2.52%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1721016      2.49%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       739106      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3470196      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69192391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92345818                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113496441                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17073786                       # Number of memory references committed
system.switch_cpus1.commit.loads             10405022                       # Number of loads committed
system.switch_cpus1.commit.membars              15394                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16278736                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102300913                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2315840                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3470196                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234880269                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346203660                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 766993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92345818                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113496441                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92345818                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842948                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842948                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186313                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186313                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601321510                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182880861                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173098130                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30788                       # number of misc regfile writes
system.l20.replacements                          6605                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          385982                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72141                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.350383                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33229.030749                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.991628                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3270.660373                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           134.264683                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28888.052567                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.507035                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.049906                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002049                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440797                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        43017                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43018                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18604                       # number of Writeback hits
system.l20.Writeback_hits::total                18604                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        43017                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43018                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        43017                       # number of overall hits
system.l20.overall_hits::total                  43018                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6591                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6605                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6591                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6605                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6591                       # number of overall misses
system.l20.overall_misses::total                 6605                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1230867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    667946118                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      669176985                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1230867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    667946118                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       669176985                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1230867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    667946118                       # number of overall miss cycles
system.l20.overall_miss_latency::total      669176985                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49608                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49623                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18604                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18604                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49608                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49623                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49608                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49623                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.132862                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133104                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.132862                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133104                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.132862                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133104                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101342.151115                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101313.699470                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101342.151115                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101313.699470                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101342.151115                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101313.699470                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5321                       # number of writebacks
system.l20.writebacks::total                     5321                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6591                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6605                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6591                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6605                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6591                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6605                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1125179                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    618459796                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    619584975                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1125179                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    618459796                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    619584975                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1125179                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    618459796                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    619584975                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.132862                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133104                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.132862                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133104                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.132862                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133104                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80369.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93833.985131                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93805.446631                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 80369.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93833.985131                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93805.446631                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 80369.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93833.985131                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93805.446631                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1795                       # number of replacements
system.l21.tagsinuse                     65535.986680                       # Cycle average of tags in use
system.l21.total_refs                          842764                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67331                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.516731                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        41745.500278                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.996985                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   882.504809                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           137.629560                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22759.355049                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.636986                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013466                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002100                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.347280                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        46217                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46219                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26616                       # number of Writeback hits
system.l21.Writeback_hits::total                26616                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        46217                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46219                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        46217                       # number of overall hits
system.l21.overall_hits::total                  46219                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1782                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1793                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1784                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1795                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1784                       # number of overall misses
system.l21.overall_misses::total                 1795                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1187394                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    179172864                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      180360258                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       232700                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       232700                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1187394                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    179405564                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       180592958                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1187394                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    179405564                       # number of overall miss cycles
system.l21.overall_miss_latency::total      180592958                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47999                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48012                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26616                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26616                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48001                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48014                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48001                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48014                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.037126                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.037345                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.037166                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.037385                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.037166                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.037385                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107944.909091                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 100545.939394                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 100591.331846                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       116350                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       116350                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107944.909091                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 100563.656951                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 100608.890251                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107944.909091                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 100563.656951                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 100608.890251                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1783                       # number of writebacks
system.l21.writebacks::total                     1783                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1782                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1793                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1784                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1795                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1784                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1795                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1101415                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    165438050                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    166539465                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       218040                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       218040                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1101415                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    165656090                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    166757505                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1101415                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    165656090                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    166757505                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.037126                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.037345                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.037166                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.037385                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.037166                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.037385                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100128.636364                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92838.411897                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 92883.137200                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       109020                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       109020                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100128.636364                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 92856.552691                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 92901.116992                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100128.636364                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 92856.552691                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 92901.116992                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991271                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016556975                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875566.374539                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991271                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16524861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16524861                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16524861                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16524861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16524861                       # number of overall hits
system.cpu0.icache.overall_hits::total       16524861                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1414530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1414530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1414530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1414530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1414530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1414530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16524877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16524877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16524877                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16524877                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16524877                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16524877                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 88408.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 88408.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 88408.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1251144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1251144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1251144                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246466291                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.770155                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.020290                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.979710                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824298                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175702                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20683531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20683531                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25017023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25017023                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25017023                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25017023                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       129417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       129417                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       129417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        129417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       129417                       # number of overall misses
system.cpu0.dcache.overall_misses::total       129417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5853379175                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5853379175                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5853379175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5853379175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5853379175                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5853379175                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20812948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20812948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25146440                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25146440                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25146440                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25146440                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006218                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005147                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005147                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005147                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005147                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45228.827550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45228.827550                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45228.827550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45228.827550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45228.827550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45228.827550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18604                       # number of writebacks
system.cpu0.dcache.writebacks::total            18604                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79809                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79809                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        79809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        79809                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79809                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49608                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    963160234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    963160234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    963160234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    963160234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    963160234                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    963160234                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19415.421585                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19415.421585                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19415.421585                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19415.421585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19415.421585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19415.421585                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996920                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100547446                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218845.657258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996920                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15494251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15494251                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15494251                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15494251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15494251                       # number of overall hits
system.cpu1.icache.overall_hits::total       15494251                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1596047                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1596047                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1596047                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1596047                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1596047                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1596047                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15494268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15494268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15494268                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15494268                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15494268                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15494268                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 93885.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93885.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 93885.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93885.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 93885.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93885.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1207054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1207054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1207054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1207054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1207054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1207054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92850.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92850.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92850.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48001                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185379320                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48257                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3841.501129                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.556988                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.443012                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912332                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087668                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9633044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9633044                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6633395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6633395                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16308                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15394                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15394                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16266439                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16266439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16266439                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16266439                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121316                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3698                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3698                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125014                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125014                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3035169731                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3035169731                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    325766994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    325766994                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3360936725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3360936725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3360936725                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3360936725                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9754360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9754360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6637093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6637093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16391453                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16391453                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16391453                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16391453                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012437                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000557                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000557                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007627                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007627                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007627                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25018.709247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25018.709247                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88092.751217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88092.751217                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26884.482738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26884.482738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26884.482738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26884.482738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       760623                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 69147.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26616                       # number of writebacks
system.cpu1.dcache.writebacks::total            26616                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73317                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73317                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3696                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3696                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77013                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77013                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47999                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47999                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48001                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48001                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    562070127                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    562070127                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       234700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       234700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    562304827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    562304827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    562304827                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    562304827                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002928                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002928                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11710.038272                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11710.038272                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       117350                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       117350                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11714.439845                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11714.439845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11714.439845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11714.439845                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
