Active-HDL 10.5.216.6767 2019-10-01 10:14:39

Elaboration top modules:
VHDL Configuration            testbench_for_top


--------------------------------------------------------------------------------------------
Entity   | Architecture    | Library | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
top_tb   | TB_ARCHITECTURE | l1      |      | 10.5.216.6767 (Windows) | -O3
TOP      | struct          | l1      |      | 10.5.216.6767 (Windows) | -O3
CTRL     | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
MUX      | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
ALU_s    | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
ROM      | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
CNT      | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
REG      | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
FLG      | rtl             | l1      |      | 10.5.216.6767 (Windows) | -O3
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Configuration         | Library | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
testbench_for_top          | l1      |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
standard                   | std     |      |                         | <unavailable>
TEXTIO                     | std     |      |                         | <unavailable>
std_logic_1164             | ieee    |      |                         | <unavailable>
NUMERIC_STD                | ieee    |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                    | Comment
--------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
l1                         | None
std                        | Standard VHDL library
--------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_top


The performance of simulation is reduced. Version Lattice Edition
