;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 31
	ADD -1, <-20
	ADD -1, <-20
	MOV 930, -9
	SUB @121, 103
	SPL 0, <402
	DJN -1, @-20
	JMZ -100, -390
	MOV 930, -9
	ADD 210, 39
	JMN -300, -100
	MOV 0, 332
	DJN -1, @-20
	SPL 0, <332
	DJN -1, @-20
	MOV 250, 60
	SLT 30, 9
	SPL 100, <-77
	SUB @120, 3
	DJN 0, @-420
	SUB @121, 103
	DJN -1, @-20
	SLT <0, @2
	SUB @0, <2
	JMN @12, #250
	ADD <-30, 9
	MOV -1, <-20
	CMP @121, 103
	MOV -1, <-20
	SPL 100, -100
	MOV -1, <-20
	MOV -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB @121, 103
	ADD 210, 33
	ADD 210, 33
	SPL 100, <-7
	SPL 100, <-7
	SPL 0, <402
	CMP -207, <-120
	ADD -1, <-20
	SPL 0, #2
	SPL 0, #2
	SPL 100, <-7
