
mahjong-game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004218  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  080042d8  080042d8  000052d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043f0  080043f0  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080043f0  080043f0  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080043f0  080043f0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043f0  080043f0  000053f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043f4  080043f4  000053f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080043f8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000068  08004460  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08004460  000062d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097a7  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d67  00000000  00000000  0000f837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  000115a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005ed  00000000  00000000  00011d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012cf0  00000000  00000000  0001235d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b246  00000000  00000000  0002504d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006ad64  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009aff7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023c0  00000000  00000000  0009b03c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0009d3fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080042c0 	.word	0x080042c0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080042c0 	.word	0x080042c0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_lmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46ce      	mov	lr, r9
 800040c:	4699      	mov	r9, r3
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	469c      	mov	ip, r3
 8000412:	0413      	lsls	r3, r2, #16
 8000414:	4647      	mov	r7, r8
 8000416:	0c1b      	lsrs	r3, r3, #16
 8000418:	001d      	movs	r5, r3
 800041a:	000e      	movs	r6, r1
 800041c:	4661      	mov	r1, ip
 800041e:	0404      	lsls	r4, r0, #16
 8000420:	0c24      	lsrs	r4, r4, #16
 8000422:	b580      	push	{r7, lr}
 8000424:	0007      	movs	r7, r0
 8000426:	0c10      	lsrs	r0, r2, #16
 8000428:	434b      	muls	r3, r1
 800042a:	4365      	muls	r5, r4
 800042c:	4341      	muls	r1, r0
 800042e:	4360      	muls	r0, r4
 8000430:	0c2c      	lsrs	r4, r5, #16
 8000432:	18c0      	adds	r0, r0, r3
 8000434:	1824      	adds	r4, r4, r0
 8000436:	468c      	mov	ip, r1
 8000438:	42a3      	cmp	r3, r4
 800043a:	d903      	bls.n	8000444 <__aeabi_lmul+0x3c>
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	025b      	lsls	r3, r3, #9
 8000440:	4698      	mov	r8, r3
 8000442:	44c4      	add	ip, r8
 8000444:	4649      	mov	r1, r9
 8000446:	4379      	muls	r1, r7
 8000448:	4356      	muls	r6, r2
 800044a:	0c23      	lsrs	r3, r4, #16
 800044c:	042d      	lsls	r5, r5, #16
 800044e:	0c2d      	lsrs	r5, r5, #16
 8000450:	1989      	adds	r1, r1, r6
 8000452:	4463      	add	r3, ip
 8000454:	0424      	lsls	r4, r4, #16
 8000456:	1960      	adds	r0, r4, r5
 8000458:	18c9      	adds	r1, r1, r3
 800045a:	bcc0      	pop	{r6, r7}
 800045c:	46b9      	mov	r9, r7
 800045e:	46b0      	mov	r8, r6
 8000460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <add_tiles>:

// --- Private Variables ---
static uint8_t board_state[TOTAL_PIECES];

// --- Private Helper Functions ---
static void add_tiles(uint8_t *index, uint8_t group, int start_val, int count, int copies) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
 800046a:	60f8      	str	r0, [r7, #12]
 800046c:	607a      	str	r2, [r7, #4]
 800046e:	603b      	str	r3, [r7, #0]
 8000470:	230b      	movs	r3, #11
 8000472:	18fb      	adds	r3, r7, r3
 8000474:	1c0a      	adds	r2, r1, #0
 8000476:	701a      	strb	r2, [r3, #0]
    for (int v = 0; v < count; v++) {
 8000478:	2300      	movs	r3, #0
 800047a:	617b      	str	r3, [r7, #20]
 800047c:	e028      	b.n	80004d0 <add_tiles+0x6c>
        for (int c = 0; c < copies; c++) {
 800047e:	2300      	movs	r3, #0
 8000480:	613b      	str	r3, [r7, #16]
 8000482:	e01e      	b.n	80004c2 <add_tiles+0x5e>
            board_state[(*index)++] = PACK_TILE(group, start_val + v);
 8000484:	230b      	movs	r3, #11
 8000486:	18fb      	adds	r3, r7, r3
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	b25b      	sxtb	r3, r3
 800048c:	015b      	lsls	r3, r3, #5
 800048e:	b25a      	sxtb	r2, r3
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	b2d9      	uxtb	r1, r3
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	b2db      	uxtb	r3, r3
 8000498:	18cb      	adds	r3, r1, r3
 800049a:	b2db      	uxtb	r3, r3
 800049c:	b25b      	sxtb	r3, r3
 800049e:	211f      	movs	r1, #31
 80004a0:	400b      	ands	r3, r1
 80004a2:	b25b      	sxtb	r3, r3
 80004a4:	4313      	orrs	r3, r2
 80004a6:	b259      	sxtb	r1, r3
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	1c5a      	adds	r2, r3, #1
 80004ae:	b2d0      	uxtb	r0, r2
 80004b0:	68fa      	ldr	r2, [r7, #12]
 80004b2:	7010      	strb	r0, [r2, #0]
 80004b4:	001a      	movs	r2, r3
 80004b6:	b2c9      	uxtb	r1, r1
 80004b8:	4b0a      	ldr	r3, [pc, #40]	@ (80004e4 <add_tiles+0x80>)
 80004ba:	5499      	strb	r1, [r3, r2]
        for (int c = 0; c < copies; c++) {
 80004bc:	693b      	ldr	r3, [r7, #16]
 80004be:	3301      	adds	r3, #1
 80004c0:	613b      	str	r3, [r7, #16]
 80004c2:	693a      	ldr	r2, [r7, #16]
 80004c4:	6a3b      	ldr	r3, [r7, #32]
 80004c6:	429a      	cmp	r2, r3
 80004c8:	dbdc      	blt.n	8000484 <add_tiles+0x20>
    for (int v = 0; v < count; v++) {
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	3301      	adds	r3, #1
 80004ce:	617b      	str	r3, [r7, #20]
 80004d0:	697a      	ldr	r2, [r7, #20]
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	dbd2      	blt.n	800047e <add_tiles+0x1a>
        }
    }
}
 80004d8:	46c0      	nop			@ (mov r8, r8)
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	b006      	add	sp, #24
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	20000084 	.word	0x20000084

080004e8 <Mahjong_Init>:

// --- Public Function Implementations ---

void Mahjong_Init(void) {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
    // Any one-time setup (like clearing memory) goes here
    memset(board_state, 0, TOTAL_PIECES);
 80004ec:	4b04      	ldr	r3, [pc, #16]	@ (8000500 <Mahjong_Init+0x18>)
 80004ee:	2232      	movs	r2, #50	@ 0x32
 80004f0:	2100      	movs	r1, #0
 80004f2:	0018      	movs	r0, r3
 80004f4:	f003 f814 	bl	8003520 <memset>
}
 80004f8:	46c0      	nop			@ (mov r8, r8)
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	20000084 	.word	0x20000084

08000504 <Mahjong_Generate_New_Layout>:

void Mahjong_Generate_New_Layout(void) {
 8000504:	b580      	push	{r7, lr}
 8000506:	b086      	sub	sp, #24
 8000508:	af02      	add	r7, sp, #8
    int idx = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	603b      	str	r3, [r7, #0]

    // 1. Fill Deck
    add_tiles(&idx, GRP_BAMBOO, 1, 6, 4);
 800050e:	0038      	movs	r0, r7
 8000510:	2304      	movs	r3, #4
 8000512:	9300      	str	r3, [sp, #0]
 8000514:	2306      	movs	r3, #6
 8000516:	2201      	movs	r2, #1
 8000518:	2100      	movs	r1, #0
 800051a:	f7ff ffa3 	bl	8000464 <add_tiles>
    add_tiles(&idx, GRP_CIRCLES, 1, 4, 4);
 800051e:	0038      	movs	r0, r7
 8000520:	2304      	movs	r3, #4
 8000522:	9300      	str	r3, [sp, #0]
 8000524:	2304      	movs	r3, #4
 8000526:	2201      	movs	r2, #1
 8000528:	2102      	movs	r1, #2
 800052a:	f7ff ff9b 	bl	8000464 <add_tiles>
    add_tiles(&idx, GRP_DRAGONS, 1, 1, 2);
 800052e:	0038      	movs	r0, r7
 8000530:	2302      	movs	r3, #2
 8000532:	9300      	str	r3, [sp, #0]
 8000534:	2301      	movs	r3, #1
 8000536:	2201      	movs	r2, #1
 8000538:	2104      	movs	r1, #4
 800053a:	f7ff ff93 	bl	8000464 <add_tiles>
    add_tiles(&idx, GRP_FLOWERS, 1, 4, 2);
 800053e:	0038      	movs	r0, r7
 8000540:	2302      	movs	r3, #2
 8000542:	9300      	str	r3, [sp, #0]
 8000544:	2304      	movs	r3, #4
 8000546:	2201      	movs	r2, #1
 8000548:	2105      	movs	r1, #5
 800054a:	f7ff ff8b 	bl	8000464 <add_tiles>

    // 2. Shuffle (Fisher-Yates)
    for (int i = TOTAL_PIECES - 1; i > 0; i--) {
 800054e:	2331      	movs	r3, #49	@ 0x31
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	e022      	b.n	800059a <Mahjong_Generate_New_Layout+0x96>
        int j = rand() % (i + 1);
 8000554:	f002 fe96 	bl	8003284 <rand>
 8000558:	0002      	movs	r2, r0
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	3301      	adds	r3, #1
 800055e:	0019      	movs	r1, r3
 8000560:	0010      	movs	r0, r2
 8000562:	f7ff ff4b 	bl	80003fc <__aeabi_idivmod>
 8000566:	000b      	movs	r3, r1
 8000568:	60bb      	str	r3, [r7, #8]
        uint8_t temp = board_state[i];
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	490f      	ldr	r1, [pc, #60]	@ (80005ac <Mahjong_Generate_New_Layout+0xa8>)
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	188a      	adds	r2, r1, r2
 8000572:	7812      	ldrb	r2, [r2, #0]
 8000574:	701a      	strb	r2, [r3, #0]
        board_state[i] = board_state[j];
 8000576:	4a0d      	ldr	r2, [pc, #52]	@ (80005ac <Mahjong_Generate_New_Layout+0xa8>)
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	18d3      	adds	r3, r2, r3
 800057c:	7819      	ldrb	r1, [r3, #0]
 800057e:	4a0b      	ldr	r2, [pc, #44]	@ (80005ac <Mahjong_Generate_New_Layout+0xa8>)
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	18d3      	adds	r3, r2, r3
 8000584:	1c0a      	adds	r2, r1, #0
 8000586:	701a      	strb	r2, [r3, #0]
        board_state[j] = temp;
 8000588:	4a08      	ldr	r2, [pc, #32]	@ (80005ac <Mahjong_Generate_New_Layout+0xa8>)
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	18d3      	adds	r3, r2, r3
 800058e:	1dfa      	adds	r2, r7, #7
 8000590:	7812      	ldrb	r2, [r2, #0]
 8000592:	701a      	strb	r2, [r3, #0]
    for (int i = TOTAL_PIECES - 1; i > 0; i--) {
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	3b01      	subs	r3, #1
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	2b00      	cmp	r3, #0
 800059e:	dcd9      	bgt.n	8000554 <Mahjong_Generate_New_Layout+0x50>
    }
}
 80005a0:	46c0      	nop			@ (mov r8, r8)
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	46bd      	mov	sp, r7
 80005a6:	b004      	add	sp, #16
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	46c0      	nop			@ (mov r8, r8)
 80005ac:	20000084 	.word	0x20000084

080005b0 <Mahjong_Get_Board_State>:

uint8_t* Mahjong_Get_Board_State(void) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
    return board_state;
 80005b4:	4b01      	ldr	r3, [pc, #4]	@ (80005bc <Mahjong_Get_Board_State+0xc>)
}
 80005b6:	0018      	movs	r0, r3
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000084 	.word	0x20000084

080005c0 <Calc_CRC>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* --------- Helper: CRC Calculation --------- */
uint8_t Calc_CRC(uint8_t *data, uint8_t len) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	000a      	movs	r2, r1
 80005ca:	1cfb      	adds	r3, r7, #3
 80005cc:	701a      	strb	r2, [r3, #0]
    uint8_t crc = 0;
 80005ce:	230f      	movs	r3, #15
 80005d0:	18fb      	adds	r3, r7, r3
 80005d2:	2200      	movs	r2, #0
 80005d4:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<len; i++) crc ^= data[i];
 80005d6:	2300      	movs	r3, #0
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	e00c      	b.n	80005f6 <Calc_CRC+0x36>
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	18d3      	adds	r3, r2, r3
 80005e2:	7819      	ldrb	r1, [r3, #0]
 80005e4:	220f      	movs	r2, #15
 80005e6:	18bb      	adds	r3, r7, r2
 80005e8:	18ba      	adds	r2, r7, r2
 80005ea:	7812      	ldrb	r2, [r2, #0]
 80005ec:	404a      	eors	r2, r1
 80005ee:	701a      	strb	r2, [r3, #0]
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	3301      	adds	r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	1cfb      	adds	r3, r7, #3
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	68ba      	ldr	r2, [r7, #8]
 80005fc:	429a      	cmp	r2, r3
 80005fe:	dbed      	blt.n	80005dc <Calc_CRC+0x1c>
    return crc;
 8000600:	230f      	movs	r3, #15
 8000602:	18fb      	adds	r3, r7, r3
 8000604:	781b      	ldrb	r3, [r3, #0]
}
 8000606:	0018      	movs	r0, r3
 8000608:	46bd      	mov	sp, r7
 800060a:	b004      	add	sp, #16
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <HAL_UART_RxCpltCallback>:

/* --------- UART RX callback (Interrupt) --------- */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a04      	ldr	r2, [pc, #16]	@ (8000630 <HAL_UART_RxCpltCallback+0x20>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d102      	bne.n	8000628 <HAL_UART_RxCpltCallback+0x18>
    {
        // We received exactly 3 bytes into rx_packet
        packet_ready = 1;
 8000622:	4b04      	ldr	r3, [pc, #16]	@ (8000634 <HAL_UART_RxCpltCallback+0x24>)
 8000624:	2201      	movs	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]

        // Note: We do NOT restart the interrupt here immediately.
        // We restart it in the main loop after processing to prevent
        // overwriting the buffer while we are reading it.
    }
}
 8000628:	46c0      	nop			@ (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	b002      	add	sp, #8
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40013800 	.word	0x40013800
 8000634:	20000178 	.word	0x20000178

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800063e:	f000 fadf 	bl	8000c00 <HAL_Init>
  SystemClock_Config();
 8000642:	f000 f86d 	bl	8000720 <SystemClock_Config>
  MX_GPIO_Init();
 8000646:	f000 f8fd 	bl	8000844 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800064a:	f000 f8cb 	bl	80007e4 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  // --- 2. Initialize Game Engine ---
  Mahjong_Init();
 800064e:	f7ff ff4b 	bl	80004e8 <Mahjong_Init>

  // Seed Randomness (Uses system uptime)
  srand(HAL_GetTick());
 8000652:	f000 fb2f 	bl	8000cb4 <HAL_GetTick>
 8000656:	0003      	movs	r3, r0
 8000658:	0018      	movs	r0, r3
 800065a:	f002 fde3 	bl	8003224 <srand>

  //HAL_UART_Transmit(&huart1, (uint8_t*)"UART READY (BINARY MODE)\r\n", 26, 100);

  // Start listening for the first 3-byte command
  HAL_UART_Receive_IT(&huart1, rx_packet, 3);
 800065e:	492a      	ldr	r1, [pc, #168]	@ (8000708 <main+0xd0>)
 8000660:	4b2a      	ldr	r3, [pc, #168]	@ (800070c <main+0xd4>)
 8000662:	2203      	movs	r2, #3
 8000664:	0018      	movs	r0, r3
 8000666:	f001 fc62 	bl	8001f2e <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // --- 3. Check if Packet Arrived ---
	  if (packet_ready)
 800066a:	4b29      	ldr	r3, [pc, #164]	@ (8000710 <main+0xd8>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	2b00      	cmp	r3, #0
 8000672:	d0fa      	beq.n	800066a <main+0x32>
	  {
	      packet_ready = 0; // Clear flag
 8000674:	4b26      	ldr	r3, [pc, #152]	@ (8000710 <main+0xd8>)
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]

          uint8_t cmd = rx_packet[0];
 800067a:	1dfb      	adds	r3, r7, #7
 800067c:	4a22      	ldr	r2, [pc, #136]	@ (8000708 <main+0xd0>)
 800067e:	7812      	ldrb	r2, [r2, #0]
 8000680:	701a      	strb	r2, [r3, #0]
          uint8_t data_byte = rx_packet[1];
 8000682:	1dbb      	adds	r3, r7, #6
 8000684:	4a20      	ldr	r2, [pc, #128]	@ (8000708 <main+0xd0>)
 8000686:	7852      	ldrb	r2, [r2, #1]
 8000688:	701a      	strb	r2, [r3, #0]
          uint8_t received_crc = rx_packet[2];
 800068a:	1d7b      	adds	r3, r7, #5
 800068c:	4a1e      	ldr	r2, [pc, #120]	@ (8000708 <main+0xd0>)
 800068e:	7892      	ldrb	r2, [r2, #2]
 8000690:	701a      	strb	r2, [r3, #0]

          // A. Verify CRC (CMD ^ DATA)
          if ((cmd ^ data_byte) == received_crc)
 8000692:	1dfa      	adds	r2, r7, #7
 8000694:	1dbb      	adds	r3, r7, #6
 8000696:	7812      	ldrb	r2, [r2, #0]
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	4053      	eors	r3, r2
 800069c:	b2db      	uxtb	r3, r3
 800069e:	1d7a      	adds	r2, r7, #5
 80006a0:	7812      	ldrb	r2, [r2, #0]
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d129      	bne.n	80006fa <main+0xc2>
          {
              if (cmd == CMD_START) // 0x01
 80006a6:	1dfb      	adds	r3, r7, #7
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d125      	bne.n	80006fa <main+0xc2>
              {
                  // Toggle LED to show activity
                  HAL_GPIO_TogglePin(G_LED_GPIO_Port, G_LED_Pin);
 80006ae:	2380      	movs	r3, #128	@ 0x80
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	4a18      	ldr	r2, [pc, #96]	@ (8000714 <main+0xdc>)
 80006b4:	0019      	movs	r1, r3
 80006b6:	0010      	movs	r0, r2
 80006b8:	f000 fdef 	bl	800129a <HAL_GPIO_TogglePin>

                  // B. Generate Layout
                  Mahjong_Generate_New_Layout();
 80006bc:	f7ff ff22 	bl	8000504 <Mahjong_Generate_New_Layout>

                  // C. Prepare Response
                  tx_packet[0] = CMD_START; // Echo CMD
 80006c0:	4b15      	ldr	r3, [pc, #84]	@ (8000718 <main+0xe0>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	701a      	strb	r2, [r3, #0]

                  // Get pointer to the board and copy to TX buffer
                  uint8_t* game_ptr = Mahjong_Get_Board_State();
 80006c6:	f7ff ff73 	bl	80005b0 <Mahjong_Get_Board_State>
 80006ca:	0003      	movs	r3, r0
 80006cc:	603b      	str	r3, [r7, #0]
                  memcpy(&tx_packet[1], game_ptr, TOTAL_PIECES);
 80006ce:	6839      	ldr	r1, [r7, #0]
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <main+0xe4>)
 80006d2:	2232      	movs	r2, #50	@ 0x32
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 ffa6 	bl	8003626 <memcpy>

                  // Calculate Response CRC (XOR of all previous 51 bytes)
                  tx_packet[51] = Calc_CRC(tx_packet, 51);
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <main+0xe0>)
 80006dc:	2133      	movs	r1, #51	@ 0x33
 80006de:	0018      	movs	r0, r3
 80006e0:	f7ff ff6e 	bl	80005c0 <Calc_CRC>
 80006e4:	0003      	movs	r3, r0
 80006e6:	0019      	movs	r1, r3
 80006e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000718 <main+0xe0>)
 80006ea:	2233      	movs	r2, #51	@ 0x33
 80006ec:	5499      	strb	r1, [r3, r2]

                  // D. Send Response (52 bytes)
                  HAL_UART_Transmit(&huart1, tx_packet, 52, 100);
 80006ee:	490a      	ldr	r1, [pc, #40]	@ (8000718 <main+0xe0>)
 80006f0:	4806      	ldr	r0, [pc, #24]	@ (800070c <main+0xd4>)
 80006f2:	2364      	movs	r3, #100	@ 0x64
 80006f4:	2234      	movs	r2, #52	@ 0x34
 80006f6:	f001 fb7b 	bl	8001df0 <HAL_UART_Transmit>
              // uint8_t err[] = {0xFF, 0xFF, 0xFF};
              // HAL_UART_Transmit(&huart1, err, 3, 100);
          }

          // Restart Listening for the next 3 bytes
          HAL_UART_Receive_IT(&huart1, rx_packet, 3);
 80006fa:	4903      	ldr	r1, [pc, #12]	@ (8000708 <main+0xd0>)
 80006fc:	4b03      	ldr	r3, [pc, #12]	@ (800070c <main+0xd4>)
 80006fe:	2203      	movs	r2, #3
 8000700:	0018      	movs	r0, r3
 8000702:	f001 fc14 	bl	8001f2e <HAL_UART_Receive_IT>
	  if (packet_ready)
 8000706:	e7b0      	b.n	800066a <main+0x32>
 8000708:	20000140 	.word	0x20000140
 800070c:	200000b8 	.word	0x200000b8
 8000710:	20000178 	.word	0x20000178
 8000714:	48000800 	.word	0x48000800
 8000718:	20000144 	.word	0x20000144
 800071c:	20000145 	.word	0x20000145

08000720 <SystemClock_Config>:
 * TEST CLOCK
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b590      	push	{r4, r7, lr}
 8000722:	b097      	sub	sp, #92	@ 0x5c
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	2428      	movs	r4, #40	@ 0x28
 8000728:	193b      	adds	r3, r7, r4
 800072a:	0018      	movs	r0, r3
 800072c:	2330      	movs	r3, #48	@ 0x30
 800072e:	001a      	movs	r2, r3
 8000730:	2100      	movs	r1, #0
 8000732:	f002 fef5 	bl	8003520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000736:	2318      	movs	r3, #24
 8000738:	18fb      	adds	r3, r7, r3
 800073a:	0018      	movs	r0, r3
 800073c:	2310      	movs	r3, #16
 800073e:	001a      	movs	r2, r3
 8000740:	2100      	movs	r1, #0
 8000742:	f002 feed 	bl	8003520 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	0018      	movs	r0, r3
 800074a:	2314      	movs	r3, #20
 800074c:	001a      	movs	r2, r3
 800074e:	2100      	movs	r1, #0
 8000750:	f002 fee6 	bl	8003520 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000754:	0021      	movs	r1, r4
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2202      	movs	r2, #2
 800075a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2201      	movs	r2, #1
 8000760:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2210      	movs	r2, #16
 8000766:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2202      	movs	r2, #2
 800076c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	22a0      	movs	r2, #160	@ 0xa0
 8000778:	0392      	lsls	r2, r2, #14
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2200      	movs	r2, #0
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000782:	187b      	adds	r3, r7, r1
 8000784:	0018      	movs	r0, r3
 8000786:	f000 fda3 	bl	80012d0 <HAL_RCC_OscConfig>
 800078a:	1e03      	subs	r3, r0, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800078e:	f000 f8a3 	bl	80008d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000792:	2118      	movs	r1, #24
 8000794:	187b      	adds	r3, r7, r1
 8000796:	2207      	movs	r2, #7
 8000798:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2202      	movs	r2, #2
 800079e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2101      	movs	r1, #1
 80007b0:	0018      	movs	r0, r3
 80007b2:	f001 f8a7 	bl	8001904 <HAL_RCC_ClockConfig>
 80007b6:	1e03      	subs	r3, r0, #0
 80007b8:	d001      	beq.n	80007be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007ba:	f000 f88d 	bl	80008d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2201      	movs	r2, #1
 80007c2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	0018      	movs	r0, r3
 80007ce:	f001 f9dd 	bl	8001b8c <HAL_RCCEx_PeriphCLKConfig>
 80007d2:	1e03      	subs	r3, r0, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0xba>
  {
    Error_Handler();
 80007d6:	f000 f87f 	bl	80008d8 <Error_Handler>
  }
}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	b017      	add	sp, #92	@ 0x5c
 80007e0:	bd90      	pop	{r4, r7, pc}
	...

080007e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 80007e8:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007ea:	4a15      	ldr	r2, [pc, #84]	@ (8000840 <MX_USART1_UART_Init+0x5c>)
 80007ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007ee:	4b13      	ldr	r3, [pc, #76]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007f0:	22e1      	movs	r2, #225	@ 0xe1
 80007f2:	0252      	lsls	r2, r2, #9
 80007f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000802:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000808:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_USART1_UART_Init+0x58>)
 800080a:	220c      	movs	r2, #12
 800080c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000814:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <MX_USART1_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000822:	2200      	movs	r2, #0
 8000824:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000826:	4b05      	ldr	r3, [pc, #20]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000828:	0018      	movs	r0, r3
 800082a:	f001 fa8d 	bl	8001d48 <HAL_UART_Init>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000832:	f000 f851 	bl	80008d8 <Error_Handler>
  }
}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000b8 	.word	0x200000b8
 8000840:	40013800 	.word	0x40013800

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b089      	sub	sp, #36	@ 0x24
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	240c      	movs	r4, #12
 800084c:	193b      	adds	r3, r7, r4
 800084e:	0018      	movs	r0, r3
 8000850:	2314      	movs	r3, #20
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f002 fe63 	bl	8003520 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085a:	4b1d      	ldr	r3, [pc, #116]	@ (80008d0 <MX_GPIO_Init+0x8c>)
 800085c:	695a      	ldr	r2, [r3, #20]
 800085e:	4b1c      	ldr	r3, [pc, #112]	@ (80008d0 <MX_GPIO_Init+0x8c>)
 8000860:	2180      	movs	r1, #128	@ 0x80
 8000862:	0309      	lsls	r1, r1, #12
 8000864:	430a      	orrs	r2, r1
 8000866:	615a      	str	r2, [r3, #20]
 8000868:	4b19      	ldr	r3, [pc, #100]	@ (80008d0 <MX_GPIO_Init+0x8c>)
 800086a:	695a      	ldr	r2, [r3, #20]
 800086c:	2380      	movs	r3, #128	@ 0x80
 800086e:	031b      	lsls	r3, r3, #12
 8000870:	4013      	ands	r3, r2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <MX_GPIO_Init+0x8c>)
 8000878:	695a      	ldr	r2, [r3, #20]
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_GPIO_Init+0x8c>)
 800087c:	2180      	movs	r1, #128	@ 0x80
 800087e:	0289      	lsls	r1, r1, #10
 8000880:	430a      	orrs	r2, r1
 8000882:	615a      	str	r2, [r3, #20]
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_GPIO_Init+0x8c>)
 8000886:	695a      	ldr	r2, [r3, #20]
 8000888:	2380      	movs	r3, #128	@ 0x80
 800088a:	029b      	lsls	r3, r3, #10
 800088c:	4013      	ands	r3, r2
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, GPIO_PIN_RESET);
 8000892:	2380      	movs	r3, #128	@ 0x80
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	480f      	ldr	r0, [pc, #60]	@ (80008d4 <MX_GPIO_Init+0x90>)
 8000898:	2200      	movs	r2, #0
 800089a:	0019      	movs	r1, r3
 800089c:	f000 fce0 	bl	8001260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : G_LED_Pin */
  GPIO_InitStruct.Pin = G_LED_Pin;
 80008a0:	193b      	adds	r3, r7, r4
 80008a2:	2280      	movs	r2, #128	@ 0x80
 80008a4:	0092      	lsls	r2, r2, #2
 80008a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2201      	movs	r2, #1
 80008ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(G_LED_GPIO_Port, &GPIO_InitStruct);
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	4a05      	ldr	r2, [pc, #20]	@ (80008d4 <MX_GPIO_Init+0x90>)
 80008be:	0019      	movs	r1, r3
 80008c0:	0010      	movs	r0, r2
 80008c2:	f000 fb5d 	bl	8000f80 <HAL_GPIO_Init>
}
 80008c6:	46c0      	nop			@ (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b009      	add	sp, #36	@ 0x24
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	40021000 	.word	0x40021000
 80008d4:	48000800 	.word	0x48000800

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
 80008e0:	46c0      	nop			@ (mov r8, r8)
 80008e2:	e7fd      	b.n	80008e0 <Error_Handler+0x8>

080008e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <HAL_MspInit+0x44>)
 80008ec:	699a      	ldr	r2, [r3, #24]
 80008ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <HAL_MspInit+0x44>)
 80008f0:	2101      	movs	r1, #1
 80008f2:	430a      	orrs	r2, r1
 80008f4:	619a      	str	r2, [r3, #24]
 80008f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <HAL_MspInit+0x44>)
 80008f8:	699b      	ldr	r3, [r3, #24]
 80008fa:	2201      	movs	r2, #1
 80008fc:	4013      	ands	r3, r2
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000902:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <HAL_MspInit+0x44>)
 8000904:	69da      	ldr	r2, [r3, #28]
 8000906:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <HAL_MspInit+0x44>)
 8000908:	2180      	movs	r1, #128	@ 0x80
 800090a:	0549      	lsls	r1, r1, #21
 800090c:	430a      	orrs	r2, r1
 800090e:	61da      	str	r2, [r3, #28]
 8000910:	4b05      	ldr	r3, [pc, #20]	@ (8000928 <HAL_MspInit+0x44>)
 8000912:	69da      	ldr	r2, [r3, #28]
 8000914:	2380      	movs	r3, #128	@ 0x80
 8000916:	055b      	lsls	r3, r3, #21
 8000918:	4013      	ands	r3, r2
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b002      	add	sp, #8
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	40021000 	.word	0x40021000

0800092c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b08b      	sub	sp, #44	@ 0x2c
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	2414      	movs	r4, #20
 8000936:	193b      	adds	r3, r7, r4
 8000938:	0018      	movs	r0, r3
 800093a:	2314      	movs	r3, #20
 800093c:	001a      	movs	r2, r3
 800093e:	2100      	movs	r1, #0
 8000940:	f002 fdee 	bl	8003520 <memset>
  if(huart->Instance==USART1)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a21      	ldr	r2, [pc, #132]	@ (80009d0 <HAL_UART_MspInit+0xa4>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d13b      	bne.n	80009c6 <HAL_UART_MspInit+0x9a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800094e:	4b21      	ldr	r3, [pc, #132]	@ (80009d4 <HAL_UART_MspInit+0xa8>)
 8000950:	699a      	ldr	r2, [r3, #24]
 8000952:	4b20      	ldr	r3, [pc, #128]	@ (80009d4 <HAL_UART_MspInit+0xa8>)
 8000954:	2180      	movs	r1, #128	@ 0x80
 8000956:	01c9      	lsls	r1, r1, #7
 8000958:	430a      	orrs	r2, r1
 800095a:	619a      	str	r2, [r3, #24]
 800095c:	4b1d      	ldr	r3, [pc, #116]	@ (80009d4 <HAL_UART_MspInit+0xa8>)
 800095e:	699a      	ldr	r2, [r3, #24]
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	01db      	lsls	r3, r3, #7
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <HAL_UART_MspInit+0xa8>)
 800096c:	695a      	ldr	r2, [r3, #20]
 800096e:	4b19      	ldr	r3, [pc, #100]	@ (80009d4 <HAL_UART_MspInit+0xa8>)
 8000970:	2180      	movs	r1, #128	@ 0x80
 8000972:	0289      	lsls	r1, r1, #10
 8000974:	430a      	orrs	r2, r1
 8000976:	615a      	str	r2, [r3, #20]
 8000978:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <HAL_UART_MspInit+0xa8>)
 800097a:	695a      	ldr	r2, [r3, #20]
 800097c:	2380      	movs	r3, #128	@ 0x80
 800097e:	029b      	lsls	r3, r3, #10
 8000980:	4013      	ands	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000986:	193b      	adds	r3, r7, r4
 8000988:	22c0      	movs	r2, #192	@ 0xc0
 800098a:	00d2      	lsls	r2, r2, #3
 800098c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	0021      	movs	r1, r4
 8000990:	187b      	adds	r3, r7, r1
 8000992:	2202      	movs	r2, #2
 8000994:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2203      	movs	r2, #3
 80009a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2201      	movs	r2, #1
 80009a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a8:	187a      	adds	r2, r7, r1
 80009aa:	2390      	movs	r3, #144	@ 0x90
 80009ac:	05db      	lsls	r3, r3, #23
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 fae5 	bl	8000f80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2100      	movs	r1, #0
 80009ba:	201b      	movs	r0, #27
 80009bc:	f000 fa30 	bl	8000e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009c0:	201b      	movs	r0, #27
 80009c2:	f000 fa42 	bl	8000e4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b00b      	add	sp, #44	@ 0x2c
 80009cc:	bd90      	pop	{r4, r7, pc}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	40013800 	.word	0x40013800
 80009d4:	40021000 	.word	0x40021000

080009d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	e7fd      	b.n	80009dc <NMI_Handler+0x4>

080009e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e4:	46c0      	nop			@ (mov r8, r8)
 80009e6:	e7fd      	b.n	80009e4 <HardFault_Handler+0x4>

080009e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009ec:	46c0      	nop			@ (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a00:	f000 f946 	bl	8000c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a10:	4b03      	ldr	r3, [pc, #12]	@ (8000a20 <USART1_IRQHandler+0x14>)
 8000a12:	0018      	movs	r0, r3
 8000a14:	f001 fae2 	bl	8001fdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a18:	46c0      	nop			@ (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	46c0      	nop			@ (mov r8, r8)
 8000a20:	200000b8 	.word	0x200000b8

08000a24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  return 1;
 8000a28:	2301      	movs	r3, #1
}
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <_kill>:

int _kill(int pid, int sig)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a3a:	f002 fdc7 	bl	80035cc <__errno>
 8000a3e:	0003      	movs	r3, r0
 8000a40:	2216      	movs	r2, #22
 8000a42:	601a      	str	r2, [r3, #0]
  return -1;
 8000a44:	2301      	movs	r3, #1
 8000a46:	425b      	negs	r3, r3
}
 8000a48:	0018      	movs	r0, r3
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	b002      	add	sp, #8
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <_exit>:

void _exit (int status)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a58:	2301      	movs	r3, #1
 8000a5a:	425a      	negs	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	0011      	movs	r1, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff ffe5 	bl	8000a30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	e7fd      	b.n	8000a66 <_exit+0x16>

08000a6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b086      	sub	sp, #24
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	60f8      	str	r0, [r7, #12]
 8000a72:	60b9      	str	r1, [r7, #8]
 8000a74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	e00a      	b.n	8000a92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a7c:	e000      	b.n	8000a80 <_read+0x16>
 8000a7e:	bf00      	nop
 8000a80:	0001      	movs	r1, r0
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	1c5a      	adds	r2, r3, #1
 8000a86:	60ba      	str	r2, [r7, #8]
 8000a88:	b2ca      	uxtb	r2, r1
 8000a8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	dbf0      	blt.n	8000a7c <_read+0x12>
  }

  return len;
 8000a9a:	687b      	ldr	r3, [r7, #4]
}
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	b006      	add	sp, #24
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	e009      	b.n	8000aca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	1c5a      	adds	r2, r3, #1
 8000aba:	60ba      	str	r2, [r7, #8]
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	0018      	movs	r0, r3
 8000ac0:	e000      	b.n	8000ac4 <_write+0x20>
 8000ac2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	617b      	str	r3, [r7, #20]
 8000aca:	697a      	ldr	r2, [r7, #20]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	dbf1      	blt.n	8000ab6 <_write+0x12>
  }
  return len;
 8000ad2:	687b      	ldr	r3, [r7, #4]
}
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b006      	add	sp, #24
 8000ada:	bd80      	pop	{r7, pc}

08000adc <_close>:

int _close(int file)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	425b      	negs	r3, r3
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b002      	add	sp, #8
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	2280      	movs	r2, #128	@ 0x80
 8000afe:	0192      	lsls	r2, r2, #6
 8000b00:	605a      	str	r2, [r3, #4]
  return 0;
 8000b02:	2300      	movs	r3, #0
}
 8000b04:	0018      	movs	r0, r3
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b002      	add	sp, #8
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <_isatty>:

int _isatty(int file)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b14:	2301      	movs	r3, #1
}
 8000b16:	0018      	movs	r0, r3
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	b002      	add	sp, #8
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b084      	sub	sp, #16
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	60f8      	str	r0, [r7, #12]
 8000b26:	60b9      	str	r1, [r7, #8]
 8000b28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b2a:	2300      	movs	r3, #0
}
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	b004      	add	sp, #16
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	@ (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	18d3      	adds	r3, r2, r3
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f002 fd32 	bl	80035cc <__errno>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	425b      	negs	r3, r3
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	18d2      	adds	r2, r2, r3
 8000b82:	4b05      	ldr	r3, [pc, #20]	@ (8000b98 <_sbrk+0x64>)
 8000b84:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	0018      	movs	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b006      	add	sp, #24
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20002000 	.word	0x20002000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	2000017c 	.word	0x2000017c
 8000b9c:	200002d0 	.word	0x200002d0

08000ba0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ba4:	46c0      	nop			@ (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bac:	480d      	ldr	r0, [pc, #52]	@ (8000be4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bae:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000bb0:	f7ff fff6 	bl	8000ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb4:	480c      	ldr	r0, [pc, #48]	@ (8000be8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bb6:	490d      	ldr	r1, [pc, #52]	@ (8000bec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf0 <LoopForever+0xe>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bbc:	e002      	b.n	8000bc4 <LoopCopyDataInit>

08000bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bc2:	3304      	adds	r3, #4

08000bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc8:	d3f9      	bcc.n	8000bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bca:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bcc:	4c0a      	ldr	r4, [pc, #40]	@ (8000bf8 <LoopForever+0x16>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd0:	e001      	b.n	8000bd6 <LoopFillZerobss>

08000bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd4:	3204      	adds	r2, #4

08000bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd8:	d3fb      	bcc.n	8000bd2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bda:	f002 fcfd 	bl	80035d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bde:	f7ff fd2b 	bl	8000638 <main>

08000be2 <LoopForever>:

LoopForever:
    b LoopForever
 8000be2:	e7fe      	b.n	8000be2 <LoopForever>
  ldr   r0, =_estack
 8000be4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bf0:	080043f8 	.word	0x080043f8
  ldr r2, =_sbss
 8000bf4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bf8:	200002d0 	.word	0x200002d0

08000bfc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bfc:	e7fe      	b.n	8000bfc <ADC1_COMP_IRQHandler>
	...

08000c00 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c04:	4b07      	ldr	r3, [pc, #28]	@ (8000c24 <HAL_Init+0x24>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <HAL_Init+0x24>)
 8000c0a:	2110      	movs	r1, #16
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c10:	2003      	movs	r0, #3
 8000c12:	f000 f809 	bl	8000c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c16:	f7ff fe65 	bl	80008e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	40022000 	.word	0x40022000

08000c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c30:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <HAL_InitTick+0x5c>)
 8000c32:	681c      	ldr	r4, [r3, #0]
 8000c34:	4b14      	ldr	r3, [pc, #80]	@ (8000c88 <HAL_InitTick+0x60>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	0019      	movs	r1, r3
 8000c3a:	23fa      	movs	r3, #250	@ 0xfa
 8000c3c:	0098      	lsls	r0, r3, #2
 8000c3e:	f7ff fa6d 	bl	800011c <__udivsi3>
 8000c42:	0003      	movs	r3, r0
 8000c44:	0019      	movs	r1, r3
 8000c46:	0020      	movs	r0, r4
 8000c48:	f7ff fa68 	bl	800011c <__udivsi3>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 f90b 	bl	8000e6a <HAL_SYSTICK_Config>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	e00f      	b.n	8000c7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80b      	bhi.n	8000c7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	2301      	movs	r3, #1
 8000c66:	425b      	negs	r3, r3
 8000c68:	2200      	movs	r2, #0
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f000 f8d8 	bl	8000e20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c70:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <HAL_InitTick+0x64>)
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b003      	add	sp, #12
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000004 	.word	0x20000004

08000c90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b05      	ldr	r3, [pc, #20]	@ (8000cac <HAL_IncTick+0x1c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	001a      	movs	r2, r3
 8000c9a:	4b05      	ldr	r3, [pc, #20]	@ (8000cb0 <HAL_IncTick+0x20>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	18d2      	adds	r2, r2, r3
 8000ca0:	4b03      	ldr	r3, [pc, #12]	@ (8000cb0 <HAL_IncTick+0x20>)
 8000ca2:	601a      	str	r2, [r3, #0]
}
 8000ca4:	46c0      	nop			@ (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	20000008 	.word	0x20000008
 8000cb0:	20000180 	.word	0x20000180

08000cb4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb8:	4b02      	ldr	r3, [pc, #8]	@ (8000cc4 <HAL_GetTick+0x10>)
 8000cba:	681b      	ldr	r3, [r3, #0]
}
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			@ (mov r8, r8)
 8000cc4:	20000180 	.word	0x20000180

08000cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	0002      	movs	r2, r0
 8000cd0:	1dfb      	adds	r3, r7, #7
 8000cd2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cd4:	1dfb      	adds	r3, r7, #7
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cda:	d809      	bhi.n	8000cf0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cdc:	1dfb      	adds	r3, r7, #7
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	001a      	movs	r2, r3
 8000ce2:	231f      	movs	r3, #31
 8000ce4:	401a      	ands	r2, r3
 8000ce6:	4b04      	ldr	r3, [pc, #16]	@ (8000cf8 <__NVIC_EnableIRQ+0x30>)
 8000ce8:	2101      	movs	r1, #1
 8000cea:	4091      	lsls	r1, r2
 8000cec:	000a      	movs	r2, r1
 8000cee:	601a      	str	r2, [r3, #0]
  }
}
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b002      	add	sp, #8
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	e000e100 	.word	0xe000e100

08000cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cfc:	b590      	push	{r4, r7, lr}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	0002      	movs	r2, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d0a:	1dfb      	adds	r3, r7, #7
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d10:	d828      	bhi.n	8000d64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d12:	4a2f      	ldr	r2, [pc, #188]	@ (8000dd0 <__NVIC_SetPriority+0xd4>)
 8000d14:	1dfb      	adds	r3, r7, #7
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	b25b      	sxtb	r3, r3
 8000d1a:	089b      	lsrs	r3, r3, #2
 8000d1c:	33c0      	adds	r3, #192	@ 0xc0
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	589b      	ldr	r3, [r3, r2]
 8000d22:	1dfa      	adds	r2, r7, #7
 8000d24:	7812      	ldrb	r2, [r2, #0]
 8000d26:	0011      	movs	r1, r2
 8000d28:	2203      	movs	r2, #3
 8000d2a:	400a      	ands	r2, r1
 8000d2c:	00d2      	lsls	r2, r2, #3
 8000d2e:	21ff      	movs	r1, #255	@ 0xff
 8000d30:	4091      	lsls	r1, r2
 8000d32:	000a      	movs	r2, r1
 8000d34:	43d2      	mvns	r2, r2
 8000d36:	401a      	ands	r2, r3
 8000d38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	019b      	lsls	r3, r3, #6
 8000d3e:	22ff      	movs	r2, #255	@ 0xff
 8000d40:	401a      	ands	r2, r3
 8000d42:	1dfb      	adds	r3, r7, #7
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	0018      	movs	r0, r3
 8000d48:	2303      	movs	r3, #3
 8000d4a:	4003      	ands	r3, r0
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d50:	481f      	ldr	r0, [pc, #124]	@ (8000dd0 <__NVIC_SetPriority+0xd4>)
 8000d52:	1dfb      	adds	r3, r7, #7
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	b25b      	sxtb	r3, r3
 8000d58:	089b      	lsrs	r3, r3, #2
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	33c0      	adds	r3, #192	@ 0xc0
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d62:	e031      	b.n	8000dc8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d64:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd4 <__NVIC_SetPriority+0xd8>)
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	0019      	movs	r1, r3
 8000d6c:	230f      	movs	r3, #15
 8000d6e:	400b      	ands	r3, r1
 8000d70:	3b08      	subs	r3, #8
 8000d72:	089b      	lsrs	r3, r3, #2
 8000d74:	3306      	adds	r3, #6
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	18d3      	adds	r3, r2, r3
 8000d7a:	3304      	adds	r3, #4
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	1dfa      	adds	r2, r7, #7
 8000d80:	7812      	ldrb	r2, [r2, #0]
 8000d82:	0011      	movs	r1, r2
 8000d84:	2203      	movs	r2, #3
 8000d86:	400a      	ands	r2, r1
 8000d88:	00d2      	lsls	r2, r2, #3
 8000d8a:	21ff      	movs	r1, #255	@ 0xff
 8000d8c:	4091      	lsls	r1, r2
 8000d8e:	000a      	movs	r2, r1
 8000d90:	43d2      	mvns	r2, r2
 8000d92:	401a      	ands	r2, r3
 8000d94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	019b      	lsls	r3, r3, #6
 8000d9a:	22ff      	movs	r2, #255	@ 0xff
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	0018      	movs	r0, r3
 8000da4:	2303      	movs	r3, #3
 8000da6:	4003      	ands	r3, r0
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dac:	4809      	ldr	r0, [pc, #36]	@ (8000dd4 <__NVIC_SetPriority+0xd8>)
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	001c      	movs	r4, r3
 8000db4:	230f      	movs	r3, #15
 8000db6:	4023      	ands	r3, r4
 8000db8:	3b08      	subs	r3, #8
 8000dba:	089b      	lsrs	r3, r3, #2
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	3306      	adds	r3, #6
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	18c3      	adds	r3, r0, r3
 8000dc4:	3304      	adds	r3, #4
 8000dc6:	601a      	str	r2, [r3, #0]
}
 8000dc8:	46c0      	nop			@ (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b003      	add	sp, #12
 8000dce:	bd90      	pop	{r4, r7, pc}
 8000dd0:	e000e100 	.word	0xe000e100
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	1e5a      	subs	r2, r3, #1
 8000de4:	2380      	movs	r3, #128	@ 0x80
 8000de6:	045b      	lsls	r3, r3, #17
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d301      	bcc.n	8000df0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dec:	2301      	movs	r3, #1
 8000dee:	e010      	b.n	8000e12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <SysTick_Config+0x44>)
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	3a01      	subs	r2, #1
 8000df6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000df8:	2301      	movs	r3, #1
 8000dfa:	425b      	negs	r3, r3
 8000dfc:	2103      	movs	r1, #3
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f7ff ff7c 	bl	8000cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e04:	4b05      	ldr	r3, [pc, #20]	@ (8000e1c <SysTick_Config+0x44>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e0a:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <SysTick_Config+0x44>)
 8000e0c:	2207      	movs	r2, #7
 8000e0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	0018      	movs	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b002      	add	sp, #8
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	e000e010 	.word	0xe000e010

08000e20 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60b9      	str	r1, [r7, #8]
 8000e28:	607a      	str	r2, [r7, #4]
 8000e2a:	210f      	movs	r1, #15
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	1c02      	adds	r2, r0, #0
 8000e30:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	b25b      	sxtb	r3, r3
 8000e3a:	0011      	movs	r1, r2
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f7ff ff5d 	bl	8000cfc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b004      	add	sp, #16
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	0002      	movs	r2, r0
 8000e52:	1dfb      	adds	r3, r7, #7
 8000e54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	b25b      	sxtb	r3, r3
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f7ff ff33 	bl	8000cc8 <__NVIC_EnableIRQ>
}
 8000e62:	46c0      	nop			@ (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b002      	add	sp, #8
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	0018      	movs	r0, r3
 8000e76:	f7ff ffaf 	bl	8000dd8 <SysTick_Config>
 8000e7a:	0003      	movs	r3, r0
}
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	b002      	add	sp, #8
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2221      	movs	r2, #33	@ 0x21
 8000e90:	5c9b      	ldrb	r3, [r3, r2]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d008      	beq.n	8000eaa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2204      	movs	r2, #4
 8000e9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2220      	movs	r2, #32
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e020      	b.n	8000eec <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	210e      	movs	r1, #14
 8000eb6:	438a      	bics	r2, r1
 8000eb8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	438a      	bics	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	4091      	lsls	r1, r2
 8000ed6:	000a      	movs	r2, r1
 8000ed8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2221      	movs	r2, #33	@ 0x21
 8000ede:	2101      	movs	r1, #1
 8000ee0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2220      	movs	r2, #32
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
}
 8000eec:	0018      	movs	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b002      	add	sp, #8
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000efc:	210f      	movs	r1, #15
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2221      	movs	r2, #33	@ 0x21
 8000f08:	5c9b      	ldrb	r3, [r3, r2]
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d006      	beq.n	8000f1e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2204      	movs	r2, #4
 8000f14:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
 8000f1c:	e028      	b.n	8000f70 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	210e      	movs	r1, #14
 8000f2a:	438a      	bics	r2, r1
 8000f2c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2101      	movs	r1, #1
 8000f3a:	438a      	bics	r2, r1
 8000f3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f46:	2101      	movs	r1, #1
 8000f48:	4091      	lsls	r1, r2
 8000f4a:	000a      	movs	r2, r1
 8000f4c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2221      	movs	r2, #33	@ 0x21
 8000f52:	2101      	movs	r1, #1
 8000f54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2220      	movs	r2, #32
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d004      	beq.n	8000f70 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	0010      	movs	r0, r2
 8000f6e:	4798      	blx	r3
    }
  }
  return status;
 8000f70:	230f      	movs	r3, #15
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	781b      	ldrb	r3, [r3, #0]
}
 8000f76:	0018      	movs	r0, r3
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b004      	add	sp, #16
 8000f7c:	bd80      	pop	{r7, pc}
	...

08000f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f8e:	e14f      	b.n	8001230 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2101      	movs	r1, #1
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	4091      	lsls	r1, r2
 8000f9a:	000a      	movs	r2, r1
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d100      	bne.n	8000fa8 <HAL_GPIO_Init+0x28>
 8000fa6:	e140      	b.n	800122a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2203      	movs	r2, #3
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d005      	beq.n	8000fc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d130      	bne.n	8001022 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	2203      	movs	r2, #3
 8000fcc:	409a      	lsls	r2, r3
 8000fce:	0013      	movs	r3, r2
 8000fd0:	43da      	mvns	r2, r3
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	68da      	ldr	r2, [r3, #12]
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	409a      	lsls	r2, r3
 8000fe2:	0013      	movs	r3, r2
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
 8000ffc:	0013      	movs	r3, r2
 8000ffe:	43da      	mvns	r2, r3
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	091b      	lsrs	r3, r3, #4
 800100c:	2201      	movs	r2, #1
 800100e:	401a      	ands	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	409a      	lsls	r2, r3
 8001014:	0013      	movs	r3, r2
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	2203      	movs	r2, #3
 8001028:	4013      	ands	r3, r2
 800102a:	2b03      	cmp	r3, #3
 800102c:	d017      	beq.n	800105e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	409a      	lsls	r2, r3
 800103c:	0013      	movs	r3, r2
 800103e:	43da      	mvns	r2, r3
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	409a      	lsls	r2, r3
 8001050:	0013      	movs	r3, r2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2203      	movs	r2, #3
 8001064:	4013      	ands	r3, r2
 8001066:	2b02      	cmp	r3, #2
 8001068:	d123      	bne.n	80010b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	08da      	lsrs	r2, r3, #3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3208      	adds	r2, #8
 8001072:	0092      	lsls	r2, r2, #2
 8001074:	58d3      	ldr	r3, [r2, r3]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	2207      	movs	r2, #7
 800107c:	4013      	ands	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	220f      	movs	r2, #15
 8001082:	409a      	lsls	r2, r3
 8001084:	0013      	movs	r3, r2
 8001086:	43da      	mvns	r2, r3
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	691a      	ldr	r2, [r3, #16]
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2107      	movs	r1, #7
 8001096:	400b      	ands	r3, r1
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	409a      	lsls	r2, r3
 800109c:	0013      	movs	r3, r2
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	08da      	lsrs	r2, r3, #3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3208      	adds	r2, #8
 80010ac:	0092      	lsls	r2, r2, #2
 80010ae:	6939      	ldr	r1, [r7, #16]
 80010b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	409a      	lsls	r2, r3
 80010c0:	0013      	movs	r3, r2
 80010c2:	43da      	mvns	r2, r3
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2203      	movs	r2, #3
 80010d0:	401a      	ands	r2, r3
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	409a      	lsls	r2, r3
 80010d8:	0013      	movs	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685a      	ldr	r2, [r3, #4]
 80010ea:	23c0      	movs	r3, #192	@ 0xc0
 80010ec:	029b      	lsls	r3, r3, #10
 80010ee:	4013      	ands	r3, r2
 80010f0:	d100      	bne.n	80010f4 <HAL_GPIO_Init+0x174>
 80010f2:	e09a      	b.n	800122a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f4:	4b54      	ldr	r3, [pc, #336]	@ (8001248 <HAL_GPIO_Init+0x2c8>)
 80010f6:	699a      	ldr	r2, [r3, #24]
 80010f8:	4b53      	ldr	r3, [pc, #332]	@ (8001248 <HAL_GPIO_Init+0x2c8>)
 80010fa:	2101      	movs	r1, #1
 80010fc:	430a      	orrs	r2, r1
 80010fe:	619a      	str	r2, [r3, #24]
 8001100:	4b51      	ldr	r3, [pc, #324]	@ (8001248 <HAL_GPIO_Init+0x2c8>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	2201      	movs	r2, #1
 8001106:	4013      	ands	r3, r2
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800110c:	4a4f      	ldr	r2, [pc, #316]	@ (800124c <HAL_GPIO_Init+0x2cc>)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	089b      	lsrs	r3, r3, #2
 8001112:	3302      	adds	r3, #2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	589b      	ldr	r3, [r3, r2]
 8001118:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	2203      	movs	r2, #3
 800111e:	4013      	ands	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	220f      	movs	r2, #15
 8001124:	409a      	lsls	r2, r3
 8001126:	0013      	movs	r3, r2
 8001128:	43da      	mvns	r2, r3
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	4013      	ands	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	2390      	movs	r3, #144	@ 0x90
 8001134:	05db      	lsls	r3, r3, #23
 8001136:	429a      	cmp	r2, r3
 8001138:	d013      	beq.n	8001162 <HAL_GPIO_Init+0x1e2>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a44      	ldr	r2, [pc, #272]	@ (8001250 <HAL_GPIO_Init+0x2d0>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d00d      	beq.n	800115e <HAL_GPIO_Init+0x1de>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a43      	ldr	r2, [pc, #268]	@ (8001254 <HAL_GPIO_Init+0x2d4>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d007      	beq.n	800115a <HAL_GPIO_Init+0x1da>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a42      	ldr	r2, [pc, #264]	@ (8001258 <HAL_GPIO_Init+0x2d8>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d101      	bne.n	8001156 <HAL_GPIO_Init+0x1d6>
 8001152:	2303      	movs	r3, #3
 8001154:	e006      	b.n	8001164 <HAL_GPIO_Init+0x1e4>
 8001156:	2305      	movs	r3, #5
 8001158:	e004      	b.n	8001164 <HAL_GPIO_Init+0x1e4>
 800115a:	2302      	movs	r3, #2
 800115c:	e002      	b.n	8001164 <HAL_GPIO_Init+0x1e4>
 800115e:	2301      	movs	r3, #1
 8001160:	e000      	b.n	8001164 <HAL_GPIO_Init+0x1e4>
 8001162:	2300      	movs	r3, #0
 8001164:	697a      	ldr	r2, [r7, #20]
 8001166:	2103      	movs	r1, #3
 8001168:	400a      	ands	r2, r1
 800116a:	0092      	lsls	r2, r2, #2
 800116c:	4093      	lsls	r3, r2
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4313      	orrs	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001174:	4935      	ldr	r1, [pc, #212]	@ (800124c <HAL_GPIO_Init+0x2cc>)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	089b      	lsrs	r3, r3, #2
 800117a:	3302      	adds	r3, #2
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001182:	4b36      	ldr	r3, [pc, #216]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	43da      	mvns	r2, r3
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	4013      	ands	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685a      	ldr	r2, [r3, #4]
 8001196:	2380      	movs	r3, #128	@ 0x80
 8001198:	035b      	lsls	r3, r3, #13
 800119a:	4013      	ands	r3, r2
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011a6:	4b2d      	ldr	r3, [pc, #180]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011ac:	4b2b      	ldr	r3, [pc, #172]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	43da      	mvns	r2, r3
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	4013      	ands	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	039b      	lsls	r3, r3, #14
 80011c4:	4013      	ands	r3, r2
 80011c6:	d003      	beq.n	80011d0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011d0:	4b22      	ldr	r3, [pc, #136]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80011d6:	4b21      	ldr	r3, [pc, #132]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	43da      	mvns	r2, r3
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	2380      	movs	r3, #128	@ 0x80
 80011ec:	029b      	lsls	r3, r3, #10
 80011ee:	4013      	ands	r3, r2
 80011f0:	d003      	beq.n	80011fa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011fa:	4b18      	ldr	r3, [pc, #96]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	43da      	mvns	r2, r3
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685a      	ldr	r2, [r3, #4]
 8001214:	2380      	movs	r3, #128	@ 0x80
 8001216:	025b      	lsls	r3, r3, #9
 8001218:	4013      	ands	r3, r2
 800121a:	d003      	beq.n	8001224 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001224:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <HAL_GPIO_Init+0x2dc>)
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	3301      	adds	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	40da      	lsrs	r2, r3
 8001238:	1e13      	subs	r3, r2, #0
 800123a:	d000      	beq.n	800123e <HAL_GPIO_Init+0x2be>
 800123c:	e6a8      	b.n	8000f90 <HAL_GPIO_Init+0x10>
  } 
}
 800123e:	46c0      	nop			@ (mov r8, r8)
 8001240:	46c0      	nop			@ (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b006      	add	sp, #24
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40021000 	.word	0x40021000
 800124c:	40010000 	.word	0x40010000
 8001250:	48000400 	.word	0x48000400
 8001254:	48000800 	.word	0x48000800
 8001258:	48000c00 	.word	0x48000c00
 800125c:	40010400 	.word	0x40010400

08001260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	0008      	movs	r0, r1
 800126a:	0011      	movs	r1, r2
 800126c:	1cbb      	adds	r3, r7, #2
 800126e:	1c02      	adds	r2, r0, #0
 8001270:	801a      	strh	r2, [r3, #0]
 8001272:	1c7b      	adds	r3, r7, #1
 8001274:	1c0a      	adds	r2, r1, #0
 8001276:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001278:	1c7b      	adds	r3, r7, #1
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d004      	beq.n	800128a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001280:	1cbb      	adds	r3, r7, #2
 8001282:	881a      	ldrh	r2, [r3, #0]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001288:	e003      	b.n	8001292 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800128a:	1cbb      	adds	r3, r7, #2
 800128c:	881a      	ldrh	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	46bd      	mov	sp, r7
 8001296:	b002      	add	sp, #8
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b084      	sub	sp, #16
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	000a      	movs	r2, r1
 80012a4:	1cbb      	adds	r3, r7, #2
 80012a6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	695b      	ldr	r3, [r3, #20]
 80012ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012ae:	1cbb      	adds	r3, r7, #2
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	4013      	ands	r3, r2
 80012b6:	041a      	lsls	r2, r3, #16
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	1cb9      	adds	r1, r7, #2
 80012be:	8809      	ldrh	r1, [r1, #0]
 80012c0:	400b      	ands	r3, r1
 80012c2:	431a      	orrs	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	619a      	str	r2, [r3, #24]
}
 80012c8:	46c0      	nop			@ (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	b004      	add	sp, #16
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d101      	bne.n	80012e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e301      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2201      	movs	r2, #1
 80012e8:	4013      	ands	r3, r2
 80012ea:	d100      	bne.n	80012ee <HAL_RCC_OscConfig+0x1e>
 80012ec:	e08d      	b.n	800140a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012ee:	4bc3      	ldr	r3, [pc, #780]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	220c      	movs	r2, #12
 80012f4:	4013      	ands	r3, r2
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d00e      	beq.n	8001318 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012fa:	4bc0      	ldr	r3, [pc, #768]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	220c      	movs	r2, #12
 8001300:	4013      	ands	r3, r2
 8001302:	2b08      	cmp	r3, #8
 8001304:	d116      	bne.n	8001334 <HAL_RCC_OscConfig+0x64>
 8001306:	4bbd      	ldr	r3, [pc, #756]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	025b      	lsls	r3, r3, #9
 800130e:	401a      	ands	r2, r3
 8001310:	2380      	movs	r3, #128	@ 0x80
 8001312:	025b      	lsls	r3, r3, #9
 8001314:	429a      	cmp	r2, r3
 8001316:	d10d      	bne.n	8001334 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001318:	4bb8      	ldr	r3, [pc, #736]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	2380      	movs	r3, #128	@ 0x80
 800131e:	029b      	lsls	r3, r3, #10
 8001320:	4013      	ands	r3, r2
 8001322:	d100      	bne.n	8001326 <HAL_RCC_OscConfig+0x56>
 8001324:	e070      	b.n	8001408 <HAL_RCC_OscConfig+0x138>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d000      	beq.n	8001330 <HAL_RCC_OscConfig+0x60>
 800132e:	e06b      	b.n	8001408 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e2d8      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d107      	bne.n	800134c <HAL_RCC_OscConfig+0x7c>
 800133c:	4baf      	ldr	r3, [pc, #700]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4bae      	ldr	r3, [pc, #696]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001342:	2180      	movs	r1, #128	@ 0x80
 8001344:	0249      	lsls	r1, r1, #9
 8001346:	430a      	orrs	r2, r1
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e02f      	b.n	80013ac <HAL_RCC_OscConfig+0xdc>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d10c      	bne.n	800136e <HAL_RCC_OscConfig+0x9e>
 8001354:	4ba9      	ldr	r3, [pc, #676]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4ba8      	ldr	r3, [pc, #672]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800135a:	49a9      	ldr	r1, [pc, #676]	@ (8001600 <HAL_RCC_OscConfig+0x330>)
 800135c:	400a      	ands	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	4ba6      	ldr	r3, [pc, #664]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4ba5      	ldr	r3, [pc, #660]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001366:	49a7      	ldr	r1, [pc, #668]	@ (8001604 <HAL_RCC_OscConfig+0x334>)
 8001368:	400a      	ands	r2, r1
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	e01e      	b.n	80013ac <HAL_RCC_OscConfig+0xdc>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b05      	cmp	r3, #5
 8001374:	d10e      	bne.n	8001394 <HAL_RCC_OscConfig+0xc4>
 8001376:	4ba1      	ldr	r3, [pc, #644]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4ba0      	ldr	r3, [pc, #640]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800137c:	2180      	movs	r1, #128	@ 0x80
 800137e:	02c9      	lsls	r1, r1, #11
 8001380:	430a      	orrs	r2, r1
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	4b9d      	ldr	r3, [pc, #628]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b9c      	ldr	r3, [pc, #624]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800138a:	2180      	movs	r1, #128	@ 0x80
 800138c:	0249      	lsls	r1, r1, #9
 800138e:	430a      	orrs	r2, r1
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	e00b      	b.n	80013ac <HAL_RCC_OscConfig+0xdc>
 8001394:	4b99      	ldr	r3, [pc, #612]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b98      	ldr	r3, [pc, #608]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800139a:	4999      	ldr	r1, [pc, #612]	@ (8001600 <HAL_RCC_OscConfig+0x330>)
 800139c:	400a      	ands	r2, r1
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	4b96      	ldr	r3, [pc, #600]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b95      	ldr	r3, [pc, #596]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80013a6:	4997      	ldr	r1, [pc, #604]	@ (8001604 <HAL_RCC_OscConfig+0x334>)
 80013a8:	400a      	ands	r2, r1
 80013aa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d014      	beq.n	80013de <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b4:	f7ff fc7e 	bl	8000cb4 <HAL_GetTick>
 80013b8:	0003      	movs	r3, r0
 80013ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013bc:	e008      	b.n	80013d0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013be:	f7ff fc79 	bl	8000cb4 <HAL_GetTick>
 80013c2:	0002      	movs	r2, r0
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	2b64      	cmp	r3, #100	@ 0x64
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e28a      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d0:	4b8a      	ldr	r3, [pc, #552]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	2380      	movs	r3, #128	@ 0x80
 80013d6:	029b      	lsls	r3, r3, #10
 80013d8:	4013      	ands	r3, r2
 80013da:	d0f0      	beq.n	80013be <HAL_RCC_OscConfig+0xee>
 80013dc:	e015      	b.n	800140a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013de:	f7ff fc69 	bl	8000cb4 <HAL_GetTick>
 80013e2:	0003      	movs	r3, r0
 80013e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013e8:	f7ff fc64 	bl	8000cb4 <HAL_GetTick>
 80013ec:	0002      	movs	r2, r0
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b64      	cmp	r3, #100	@ 0x64
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e275      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fa:	4b80      	ldr	r3, [pc, #512]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	2380      	movs	r3, #128	@ 0x80
 8001400:	029b      	lsls	r3, r3, #10
 8001402:	4013      	ands	r3, r2
 8001404:	d1f0      	bne.n	80013e8 <HAL_RCC_OscConfig+0x118>
 8001406:	e000      	b.n	800140a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001408:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2202      	movs	r2, #2
 8001410:	4013      	ands	r3, r2
 8001412:	d100      	bne.n	8001416 <HAL_RCC_OscConfig+0x146>
 8001414:	e069      	b.n	80014ea <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001416:	4b79      	ldr	r3, [pc, #484]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	220c      	movs	r2, #12
 800141c:	4013      	ands	r3, r2
 800141e:	d00b      	beq.n	8001438 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001420:	4b76      	ldr	r3, [pc, #472]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	220c      	movs	r2, #12
 8001426:	4013      	ands	r3, r2
 8001428:	2b08      	cmp	r3, #8
 800142a:	d11c      	bne.n	8001466 <HAL_RCC_OscConfig+0x196>
 800142c:	4b73      	ldr	r3, [pc, #460]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	025b      	lsls	r3, r3, #9
 8001434:	4013      	ands	r3, r2
 8001436:	d116      	bne.n	8001466 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001438:	4b70      	ldr	r3, [pc, #448]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2202      	movs	r2, #2
 800143e:	4013      	ands	r3, r2
 8001440:	d005      	beq.n	800144e <HAL_RCC_OscConfig+0x17e>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d001      	beq.n	800144e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e24b      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800144e:	4b6b      	ldr	r3, [pc, #428]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	22f8      	movs	r2, #248	@ 0xf8
 8001454:	4393      	bics	r3, r2
 8001456:	0019      	movs	r1, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	00da      	lsls	r2, r3, #3
 800145e:	4b67      	ldr	r3, [pc, #412]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001460:	430a      	orrs	r2, r1
 8001462:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001464:	e041      	b.n	80014ea <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d024      	beq.n	80014b8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800146e:	4b63      	ldr	r3, [pc, #396]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4b62      	ldr	r3, [pc, #392]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001474:	2101      	movs	r1, #1
 8001476:	430a      	orrs	r2, r1
 8001478:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147a:	f7ff fc1b 	bl	8000cb4 <HAL_GetTick>
 800147e:	0003      	movs	r3, r0
 8001480:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001484:	f7ff fc16 	bl	8000cb4 <HAL_GetTick>
 8001488:	0002      	movs	r2, r0
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e227      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001496:	4b59      	ldr	r3, [pc, #356]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2202      	movs	r2, #2
 800149c:	4013      	ands	r3, r2
 800149e:	d0f1      	beq.n	8001484 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a0:	4b56      	ldr	r3, [pc, #344]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	22f8      	movs	r2, #248	@ 0xf8
 80014a6:	4393      	bics	r3, r2
 80014a8:	0019      	movs	r1, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	00da      	lsls	r2, r3, #3
 80014b0:	4b52      	ldr	r3, [pc, #328]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80014b2:	430a      	orrs	r2, r1
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e018      	b.n	80014ea <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b8:	4b50      	ldr	r3, [pc, #320]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4b4f      	ldr	r3, [pc, #316]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80014be:	2101      	movs	r1, #1
 80014c0:	438a      	bics	r2, r1
 80014c2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c4:	f7ff fbf6 	bl	8000cb4 <HAL_GetTick>
 80014c8:	0003      	movs	r3, r0
 80014ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ce:	f7ff fbf1 	bl	8000cb4 <HAL_GetTick>
 80014d2:	0002      	movs	r2, r0
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e202      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014e0:	4b46      	ldr	r3, [pc, #280]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2202      	movs	r2, #2
 80014e6:	4013      	ands	r3, r2
 80014e8:	d1f1      	bne.n	80014ce <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2208      	movs	r2, #8
 80014f0:	4013      	ands	r3, r2
 80014f2:	d036      	beq.n	8001562 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d019      	beq.n	8001530 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014fc:	4b3f      	ldr	r3, [pc, #252]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80014fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001500:	4b3e      	ldr	r3, [pc, #248]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001502:	2101      	movs	r1, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001508:	f7ff fbd4 	bl	8000cb4 <HAL_GetTick>
 800150c:	0003      	movs	r3, r0
 800150e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001512:	f7ff fbcf 	bl	8000cb4 <HAL_GetTick>
 8001516:	0002      	movs	r2, r0
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e1e0      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001524:	4b35      	ldr	r3, [pc, #212]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001528:	2202      	movs	r2, #2
 800152a:	4013      	ands	r3, r2
 800152c:	d0f1      	beq.n	8001512 <HAL_RCC_OscConfig+0x242>
 800152e:	e018      	b.n	8001562 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001530:	4b32      	ldr	r3, [pc, #200]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001532:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001534:	4b31      	ldr	r3, [pc, #196]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001536:	2101      	movs	r1, #1
 8001538:	438a      	bics	r2, r1
 800153a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153c:	f7ff fbba 	bl	8000cb4 <HAL_GetTick>
 8001540:	0003      	movs	r3, r0
 8001542:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001546:	f7ff fbb5 	bl	8000cb4 <HAL_GetTick>
 800154a:	0002      	movs	r2, r0
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e1c6      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001558:	4b28      	ldr	r3, [pc, #160]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 800155a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155c:	2202      	movs	r2, #2
 800155e:	4013      	ands	r3, r2
 8001560:	d1f1      	bne.n	8001546 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2204      	movs	r2, #4
 8001568:	4013      	ands	r3, r2
 800156a:	d100      	bne.n	800156e <HAL_RCC_OscConfig+0x29e>
 800156c:	e0b4      	b.n	80016d8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156e:	201f      	movs	r0, #31
 8001570:	183b      	adds	r3, r7, r0
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001576:	4b21      	ldr	r3, [pc, #132]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001578:	69da      	ldr	r2, [r3, #28]
 800157a:	2380      	movs	r3, #128	@ 0x80
 800157c:	055b      	lsls	r3, r3, #21
 800157e:	4013      	ands	r3, r2
 8001580:	d110      	bne.n	80015a4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001582:	4b1e      	ldr	r3, [pc, #120]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001584:	69da      	ldr	r2, [r3, #28]
 8001586:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001588:	2180      	movs	r1, #128	@ 0x80
 800158a:	0549      	lsls	r1, r1, #21
 800158c:	430a      	orrs	r2, r1
 800158e:	61da      	str	r2, [r3, #28]
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 8001592:	69da      	ldr	r2, [r3, #28]
 8001594:	2380      	movs	r3, #128	@ 0x80
 8001596:	055b      	lsls	r3, r3, #21
 8001598:	4013      	ands	r3, r2
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800159e:	183b      	adds	r3, r7, r0
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a4:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_RCC_OscConfig+0x338>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	4013      	ands	r3, r2
 80015ae:	d11a      	bne.n	80015e6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015b0:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <HAL_RCC_OscConfig+0x338>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <HAL_RCC_OscConfig+0x338>)
 80015b6:	2180      	movs	r1, #128	@ 0x80
 80015b8:	0049      	lsls	r1, r1, #1
 80015ba:	430a      	orrs	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015be:	f7ff fb79 	bl	8000cb4 <HAL_GetTick>
 80015c2:	0003      	movs	r3, r0
 80015c4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c8:	f7ff fb74 	bl	8000cb4 <HAL_GetTick>
 80015cc:	0002      	movs	r2, r0
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b64      	cmp	r3, #100	@ 0x64
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e185      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015da:	4b0b      	ldr	r3, [pc, #44]	@ (8001608 <HAL_RCC_OscConfig+0x338>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	2380      	movs	r3, #128	@ 0x80
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4013      	ands	r3, r2
 80015e4:	d0f0      	beq.n	80015c8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d10e      	bne.n	800160c <HAL_RCC_OscConfig+0x33c>
 80015ee:	4b03      	ldr	r3, [pc, #12]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80015f0:	6a1a      	ldr	r2, [r3, #32]
 80015f2:	4b02      	ldr	r3, [pc, #8]	@ (80015fc <HAL_RCC_OscConfig+0x32c>)
 80015f4:	2101      	movs	r1, #1
 80015f6:	430a      	orrs	r2, r1
 80015f8:	621a      	str	r2, [r3, #32]
 80015fa:	e035      	b.n	8001668 <HAL_RCC_OscConfig+0x398>
 80015fc:	40021000 	.word	0x40021000
 8001600:	fffeffff 	.word	0xfffeffff
 8001604:	fffbffff 	.word	0xfffbffff
 8001608:	40007000 	.word	0x40007000
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d10c      	bne.n	800162e <HAL_RCC_OscConfig+0x35e>
 8001614:	4bb6      	ldr	r3, [pc, #728]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001616:	6a1a      	ldr	r2, [r3, #32]
 8001618:	4bb5      	ldr	r3, [pc, #724]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800161a:	2101      	movs	r1, #1
 800161c:	438a      	bics	r2, r1
 800161e:	621a      	str	r2, [r3, #32]
 8001620:	4bb3      	ldr	r3, [pc, #716]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001622:	6a1a      	ldr	r2, [r3, #32]
 8001624:	4bb2      	ldr	r3, [pc, #712]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001626:	2104      	movs	r1, #4
 8001628:	438a      	bics	r2, r1
 800162a:	621a      	str	r2, [r3, #32]
 800162c:	e01c      	b.n	8001668 <HAL_RCC_OscConfig+0x398>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b05      	cmp	r3, #5
 8001634:	d10c      	bne.n	8001650 <HAL_RCC_OscConfig+0x380>
 8001636:	4bae      	ldr	r3, [pc, #696]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001638:	6a1a      	ldr	r2, [r3, #32]
 800163a:	4bad      	ldr	r3, [pc, #692]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800163c:	2104      	movs	r1, #4
 800163e:	430a      	orrs	r2, r1
 8001640:	621a      	str	r2, [r3, #32]
 8001642:	4bab      	ldr	r3, [pc, #684]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001644:	6a1a      	ldr	r2, [r3, #32]
 8001646:	4baa      	ldr	r3, [pc, #680]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001648:	2101      	movs	r1, #1
 800164a:	430a      	orrs	r2, r1
 800164c:	621a      	str	r2, [r3, #32]
 800164e:	e00b      	b.n	8001668 <HAL_RCC_OscConfig+0x398>
 8001650:	4ba7      	ldr	r3, [pc, #668]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001652:	6a1a      	ldr	r2, [r3, #32]
 8001654:	4ba6      	ldr	r3, [pc, #664]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001656:	2101      	movs	r1, #1
 8001658:	438a      	bics	r2, r1
 800165a:	621a      	str	r2, [r3, #32]
 800165c:	4ba4      	ldr	r3, [pc, #656]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800165e:	6a1a      	ldr	r2, [r3, #32]
 8001660:	4ba3      	ldr	r3, [pc, #652]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001662:	2104      	movs	r1, #4
 8001664:	438a      	bics	r2, r1
 8001666:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d014      	beq.n	800169a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001670:	f7ff fb20 	bl	8000cb4 <HAL_GetTick>
 8001674:	0003      	movs	r3, r0
 8001676:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001678:	e009      	b.n	800168e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800167a:	f7ff fb1b 	bl	8000cb4 <HAL_GetTick>
 800167e:	0002      	movs	r2, r0
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	4a9b      	ldr	r2, [pc, #620]	@ (80018f4 <HAL_RCC_OscConfig+0x624>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e12b      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800168e:	4b98      	ldr	r3, [pc, #608]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001690:	6a1b      	ldr	r3, [r3, #32]
 8001692:	2202      	movs	r2, #2
 8001694:	4013      	ands	r3, r2
 8001696:	d0f0      	beq.n	800167a <HAL_RCC_OscConfig+0x3aa>
 8001698:	e013      	b.n	80016c2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800169a:	f7ff fb0b 	bl	8000cb4 <HAL_GetTick>
 800169e:	0003      	movs	r3, r0
 80016a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a2:	e009      	b.n	80016b8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a4:	f7ff fb06 	bl	8000cb4 <HAL_GetTick>
 80016a8:	0002      	movs	r2, r0
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	4a91      	ldr	r2, [pc, #580]	@ (80018f4 <HAL_RCC_OscConfig+0x624>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e116      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b8:	4b8d      	ldr	r3, [pc, #564]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	2202      	movs	r2, #2
 80016be:	4013      	ands	r3, r2
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016c2:	231f      	movs	r3, #31
 80016c4:	18fb      	adds	r3, r7, r3
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d105      	bne.n	80016d8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016cc:	4b88      	ldr	r3, [pc, #544]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016ce:	69da      	ldr	r2, [r3, #28]
 80016d0:	4b87      	ldr	r3, [pc, #540]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016d2:	4989      	ldr	r1, [pc, #548]	@ (80018f8 <HAL_RCC_OscConfig+0x628>)
 80016d4:	400a      	ands	r2, r1
 80016d6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2210      	movs	r2, #16
 80016de:	4013      	ands	r3, r2
 80016e0:	d063      	beq.n	80017aa <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d12a      	bne.n	8001740 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80016ea:	4b81      	ldr	r3, [pc, #516]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ee:	4b80      	ldr	r3, [pc, #512]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016f0:	2104      	movs	r1, #4
 80016f2:	430a      	orrs	r2, r1
 80016f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80016f6:	4b7e      	ldr	r3, [pc, #504]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016fa:	4b7d      	ldr	r3, [pc, #500]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80016fc:	2101      	movs	r1, #1
 80016fe:	430a      	orrs	r2, r1
 8001700:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001702:	f7ff fad7 	bl	8000cb4 <HAL_GetTick>
 8001706:	0003      	movs	r3, r0
 8001708:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800170c:	f7ff fad2 	bl	8000cb4 <HAL_GetTick>
 8001710:	0002      	movs	r2, r0
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e0e3      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800171e:	4b74      	ldr	r3, [pc, #464]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001722:	2202      	movs	r2, #2
 8001724:	4013      	ands	r3, r2
 8001726:	d0f1      	beq.n	800170c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001728:	4b71      	ldr	r3, [pc, #452]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800172a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800172c:	22f8      	movs	r2, #248	@ 0xf8
 800172e:	4393      	bics	r3, r2
 8001730:	0019      	movs	r1, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	00da      	lsls	r2, r3, #3
 8001738:	4b6d      	ldr	r3, [pc, #436]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800173a:	430a      	orrs	r2, r1
 800173c:	635a      	str	r2, [r3, #52]	@ 0x34
 800173e:	e034      	b.n	80017aa <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	3305      	adds	r3, #5
 8001746:	d111      	bne.n	800176c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001748:	4b69      	ldr	r3, [pc, #420]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800174a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800174c:	4b68      	ldr	r3, [pc, #416]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800174e:	2104      	movs	r1, #4
 8001750:	438a      	bics	r2, r1
 8001752:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001754:	4b66      	ldr	r3, [pc, #408]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001758:	22f8      	movs	r2, #248	@ 0xf8
 800175a:	4393      	bics	r3, r2
 800175c:	0019      	movs	r1, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	00da      	lsls	r2, r3, #3
 8001764:	4b62      	ldr	r3, [pc, #392]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001766:	430a      	orrs	r2, r1
 8001768:	635a      	str	r2, [r3, #52]	@ 0x34
 800176a:	e01e      	b.n	80017aa <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800176c:	4b60      	ldr	r3, [pc, #384]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800176e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001770:	4b5f      	ldr	r3, [pc, #380]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001772:	2104      	movs	r1, #4
 8001774:	430a      	orrs	r2, r1
 8001776:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001778:	4b5d      	ldr	r3, [pc, #372]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800177a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800177c:	4b5c      	ldr	r3, [pc, #368]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800177e:	2101      	movs	r1, #1
 8001780:	438a      	bics	r2, r1
 8001782:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001784:	f7ff fa96 	bl	8000cb4 <HAL_GetTick>
 8001788:	0003      	movs	r3, r0
 800178a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800178e:	f7ff fa91 	bl	8000cb4 <HAL_GetTick>
 8001792:	0002      	movs	r2, r0
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e0a2      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80017a0:	4b53      	ldr	r3, [pc, #332]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80017a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017a4:	2202      	movs	r2, #2
 80017a6:	4013      	ands	r3, r2
 80017a8:	d1f1      	bne.n	800178e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d100      	bne.n	80017b4 <HAL_RCC_OscConfig+0x4e4>
 80017b2:	e097      	b.n	80018e4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b4:	4b4e      	ldr	r3, [pc, #312]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	220c      	movs	r2, #12
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b08      	cmp	r3, #8
 80017be:	d100      	bne.n	80017c2 <HAL_RCC_OscConfig+0x4f2>
 80017c0:	e06b      	b.n	800189a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a1b      	ldr	r3, [r3, #32]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d14c      	bne.n	8001864 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ca:	4b49      	ldr	r3, [pc, #292]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	4b48      	ldr	r3, [pc, #288]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80017d0:	494a      	ldr	r1, [pc, #296]	@ (80018fc <HAL_RCC_OscConfig+0x62c>)
 80017d2:	400a      	ands	r2, r1
 80017d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d6:	f7ff fa6d 	bl	8000cb4 <HAL_GetTick>
 80017da:	0003      	movs	r3, r0
 80017dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e0:	f7ff fa68 	bl	8000cb4 <HAL_GetTick>
 80017e4:	0002      	movs	r2, r0
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e079      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017f2:	4b3f      	ldr	r3, [pc, #252]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	2380      	movs	r3, #128	@ 0x80
 80017f8:	049b      	lsls	r3, r3, #18
 80017fa:	4013      	ands	r3, r2
 80017fc:	d1f0      	bne.n	80017e0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017fe:	4b3c      	ldr	r3, [pc, #240]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001802:	220f      	movs	r2, #15
 8001804:	4393      	bics	r3, r2
 8001806:	0019      	movs	r1, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800180c:	4b38      	ldr	r3, [pc, #224]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800180e:	430a      	orrs	r2, r1
 8001810:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001812:	4b37      	ldr	r3, [pc, #220]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4a3a      	ldr	r2, [pc, #232]	@ (8001900 <HAL_RCC_OscConfig+0x630>)
 8001818:	4013      	ands	r3, r2
 800181a:	0019      	movs	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001824:	431a      	orrs	r2, r3
 8001826:	4b32      	ldr	r3, [pc, #200]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001828:	430a      	orrs	r2, r1
 800182a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800182c:	4b30      	ldr	r3, [pc, #192]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4b2f      	ldr	r3, [pc, #188]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001832:	2180      	movs	r1, #128	@ 0x80
 8001834:	0449      	lsls	r1, r1, #17
 8001836:	430a      	orrs	r2, r1
 8001838:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183a:	f7ff fa3b 	bl	8000cb4 <HAL_GetTick>
 800183e:	0003      	movs	r3, r0
 8001840:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001844:	f7ff fa36 	bl	8000cb4 <HAL_GetTick>
 8001848:	0002      	movs	r2, r0
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e047      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001856:	4b26      	ldr	r3, [pc, #152]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	2380      	movs	r3, #128	@ 0x80
 800185c:	049b      	lsls	r3, r3, #18
 800185e:	4013      	ands	r3, r2
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0x574>
 8001862:	e03f      	b.n	80018e4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001864:	4b22      	ldr	r3, [pc, #136]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b21      	ldr	r3, [pc, #132]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800186a:	4924      	ldr	r1, [pc, #144]	@ (80018fc <HAL_RCC_OscConfig+0x62c>)
 800186c:	400a      	ands	r2, r1
 800186e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7ff fa20 	bl	8000cb4 <HAL_GetTick>
 8001874:	0003      	movs	r3, r0
 8001876:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001878:	e008      	b.n	800188c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800187a:	f7ff fa1b 	bl	8000cb4 <HAL_GetTick>
 800187e:	0002      	movs	r2, r0
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e02c      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800188c:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	2380      	movs	r3, #128	@ 0x80
 8001892:	049b      	lsls	r3, r3, #18
 8001894:	4013      	ands	r3, r2
 8001896:	d1f0      	bne.n	800187a <HAL_RCC_OscConfig+0x5aa>
 8001898:	e024      	b.n	80018e4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a1b      	ldr	r3, [r3, #32]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d101      	bne.n	80018a6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e01f      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80018a6:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80018ac:	4b10      	ldr	r3, [pc, #64]	@ (80018f0 <HAL_RCC_OscConfig+0x620>)
 80018ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	2380      	movs	r3, #128	@ 0x80
 80018b6:	025b      	lsls	r3, r3, #9
 80018b8:	401a      	ands	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018be:	429a      	cmp	r2, r3
 80018c0:	d10e      	bne.n	80018e0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	220f      	movs	r2, #15
 80018c6:	401a      	ands	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d107      	bne.n	80018e0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	23f0      	movs	r3, #240	@ 0xf0
 80018d4:	039b      	lsls	r3, r3, #14
 80018d6:	401a      	ands	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80018dc:	429a      	cmp	r2, r3
 80018de:	d001      	beq.n	80018e4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e000      	b.n	80018e6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	0018      	movs	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b008      	add	sp, #32
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			@ (mov r8, r8)
 80018f0:	40021000 	.word	0x40021000
 80018f4:	00001388 	.word	0x00001388
 80018f8:	efffffff 	.word	0xefffffff
 80018fc:	feffffff 	.word	0xfeffffff
 8001900:	ffc2ffff 	.word	0xffc2ffff

08001904 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e0b3      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001918:	4b5b      	ldr	r3, [pc, #364]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2201      	movs	r2, #1
 800191e:	4013      	ands	r3, r2
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d911      	bls.n	800194a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001926:	4b58      	ldr	r3, [pc, #352]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2201      	movs	r2, #1
 800192c:	4393      	bics	r3, r2
 800192e:	0019      	movs	r1, r3
 8001930:	4b55      	ldr	r3, [pc, #340]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	430a      	orrs	r2, r1
 8001936:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001938:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2201      	movs	r2, #1
 800193e:	4013      	ands	r3, r2
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d001      	beq.n	800194a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e09a      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2202      	movs	r2, #2
 8001950:	4013      	ands	r3, r2
 8001952:	d015      	beq.n	8001980 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2204      	movs	r2, #4
 800195a:	4013      	ands	r3, r2
 800195c:	d006      	beq.n	800196c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800195e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	4b4a      	ldr	r3, [pc, #296]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 8001964:	21e0      	movs	r1, #224	@ 0xe0
 8001966:	00c9      	lsls	r1, r1, #3
 8001968:	430a      	orrs	r2, r1
 800196a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800196c:	4b47      	ldr	r3, [pc, #284]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	22f0      	movs	r2, #240	@ 0xf0
 8001972:	4393      	bics	r3, r2
 8001974:	0019      	movs	r1, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689a      	ldr	r2, [r3, #8]
 800197a:	4b44      	ldr	r3, [pc, #272]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 800197c:	430a      	orrs	r2, r1
 800197e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2201      	movs	r2, #1
 8001986:	4013      	ands	r3, r2
 8001988:	d040      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d107      	bne.n	80019a2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001992:	4b3e      	ldr	r3, [pc, #248]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	2380      	movs	r3, #128	@ 0x80
 8001998:	029b      	lsls	r3, r3, #10
 800199a:	4013      	ands	r3, r2
 800199c:	d114      	bne.n	80019c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e06e      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d107      	bne.n	80019ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019aa:	4b38      	ldr	r3, [pc, #224]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	2380      	movs	r3, #128	@ 0x80
 80019b0:	049b      	lsls	r3, r3, #18
 80019b2:	4013      	ands	r3, r2
 80019b4:	d108      	bne.n	80019c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e062      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ba:	4b34      	ldr	r3, [pc, #208]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2202      	movs	r2, #2
 80019c0:	4013      	ands	r3, r2
 80019c2:	d101      	bne.n	80019c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e05b      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019c8:	4b30      	ldr	r3, [pc, #192]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2203      	movs	r2, #3
 80019ce:	4393      	bics	r3, r2
 80019d0:	0019      	movs	r1, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 80019d8:	430a      	orrs	r2, r1
 80019da:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019dc:	f7ff f96a 	bl	8000cb4 <HAL_GetTick>
 80019e0:	0003      	movs	r3, r0
 80019e2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e4:	e009      	b.n	80019fa <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e6:	f7ff f965 	bl	8000cb4 <HAL_GetTick>
 80019ea:	0002      	movs	r2, r0
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	4a27      	ldr	r2, [pc, #156]	@ (8001a90 <HAL_RCC_ClockConfig+0x18c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e042      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019fa:	4b24      	ldr	r3, [pc, #144]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	220c      	movs	r2, #12
 8001a00:	401a      	ands	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d1ec      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2201      	movs	r2, #1
 8001a12:	4013      	ands	r3, r2
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d211      	bcs.n	8001a3e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	4393      	bics	r3, r2
 8001a22:	0019      	movs	r1, r3
 8001a24:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2c:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <HAL_RCC_ClockConfig+0x184>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2201      	movs	r2, #1
 8001a32:	4013      	ands	r3, r2
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d001      	beq.n	8001a3e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e020      	b.n	8001a80 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2204      	movs	r2, #4
 8001a44:	4013      	ands	r3, r2
 8001a46:	d009      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a48:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	4a11      	ldr	r2, [pc, #68]	@ (8001a94 <HAL_RCC_ClockConfig+0x190>)
 8001a4e:	4013      	ands	r3, r2
 8001a50:	0019      	movs	r1, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	4b0d      	ldr	r3, [pc, #52]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a5c:	f000 f820 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8001a60:	0001      	movs	r1, r0
 8001a62:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <HAL_RCC_ClockConfig+0x188>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	091b      	lsrs	r3, r3, #4
 8001a68:	220f      	movs	r2, #15
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_RCC_ClockConfig+0x194>)
 8001a6e:	5cd3      	ldrb	r3, [r2, r3]
 8001a70:	000a      	movs	r2, r1
 8001a72:	40da      	lsrs	r2, r3
 8001a74:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <HAL_RCC_ClockConfig+0x198>)
 8001a76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a78:	2003      	movs	r0, #3
 8001a7a:	f7ff f8d5 	bl	8000c28 <HAL_InitTick>
  
  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	0018      	movs	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	b004      	add	sp, #16
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40022000 	.word	0x40022000
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	00001388 	.word	0x00001388
 8001a94:	fffff8ff 	.word	0xfffff8ff
 8001a98:	080042d8 	.word	0x080042d8
 8001a9c:	20000000 	.word	0x20000000

08001aa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001aba:	4b20      	ldr	r3, [pc, #128]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d002      	beq.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x30>
 8001aca:	2b08      	cmp	r3, #8
 8001acc:	d003      	beq.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x36>
 8001ace:	e02c      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ad2:	613b      	str	r3, [r7, #16]
      break;
 8001ad4:	e02c      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	0c9b      	lsrs	r3, r3, #18
 8001ada:	220f      	movs	r2, #15
 8001adc:	4013      	ands	r3, r2
 8001ade:	4a19      	ldr	r2, [pc, #100]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ae0:	5cd3      	ldrb	r3, [r2, r3]
 8001ae2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ae4:	4b15      	ldr	r3, [pc, #84]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae8:	220f      	movs	r2, #15
 8001aea:	4013      	ands	r3, r2
 8001aec:	4a16      	ldr	r2, [pc, #88]	@ (8001b48 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001aee:	5cd3      	ldrb	r3, [r2, r3]
 8001af0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	2380      	movs	r3, #128	@ 0x80
 8001af6:	025b      	lsls	r3, r3, #9
 8001af8:	4013      	ands	r3, r2
 8001afa:	d009      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	4810      	ldr	r0, [pc, #64]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b00:	f7fe fb0c 	bl	800011c <__udivsi3>
 8001b04:	0003      	movs	r3, r0
 8001b06:	001a      	movs	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4353      	muls	r3, r2
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	e009      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	000a      	movs	r2, r1
 8001b14:	0152      	lsls	r2, r2, #5
 8001b16:	1a52      	subs	r2, r2, r1
 8001b18:	0193      	lsls	r3, r2, #6
 8001b1a:	1a9b      	subs	r3, r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	185b      	adds	r3, r3, r1
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	613b      	str	r3, [r7, #16]
      break;
 8001b28:	e002      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b2a:	4b05      	ldr	r3, [pc, #20]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b2c:	613b      	str	r3, [r7, #16]
      break;
 8001b2e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001b30:	693b      	ldr	r3, [r7, #16]
}
 8001b32:	0018      	movs	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b006      	add	sp, #24
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	007a1200 	.word	0x007a1200
 8001b44:	080042f0 	.word	0x080042f0
 8001b48:	08004300 	.word	0x08004300

08001b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b50:	4b02      	ldr	r3, [pc, #8]	@ (8001b5c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	0018      	movs	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	46c0      	nop			@ (mov r8, r8)
 8001b5c:	20000000 	.word	0x20000000

08001b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001b64:	f7ff fff2 	bl	8001b4c <HAL_RCC_GetHCLKFreq>
 8001b68:	0001      	movs	r1, r0
 8001b6a:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	0a1b      	lsrs	r3, r3, #8
 8001b70:	2207      	movs	r2, #7
 8001b72:	4013      	ands	r3, r2
 8001b74:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b76:	5cd3      	ldrb	r3, [r2, r3]
 8001b78:	40d9      	lsrs	r1, r3
 8001b7a:	000b      	movs	r3, r1
}    
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	46c0      	nop			@ (mov r8, r8)
 8001b84:	40021000 	.word	0x40021000
 8001b88:	080042e8 	.word	0x080042e8

08001b8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	025b      	lsls	r3, r3, #9
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d100      	bne.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001ba8:	e08e      	b.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001baa:	2017      	movs	r0, #23
 8001bac:	183b      	adds	r3, r7, r0
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bb2:	4b5f      	ldr	r3, [pc, #380]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bb4:	69da      	ldr	r2, [r3, #28]
 8001bb6:	2380      	movs	r3, #128	@ 0x80
 8001bb8:	055b      	lsls	r3, r3, #21
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d110      	bne.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bc0:	69da      	ldr	r2, [r3, #28]
 8001bc2:	4b5b      	ldr	r3, [pc, #364]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bc4:	2180      	movs	r1, #128	@ 0x80
 8001bc6:	0549      	lsls	r1, r1, #21
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	61da      	str	r2, [r3, #28]
 8001bcc:	4b58      	ldr	r3, [pc, #352]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bce:	69da      	ldr	r2, [r3, #28]
 8001bd0:	2380      	movs	r3, #128	@ 0x80
 8001bd2:	055b      	lsls	r3, r3, #21
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bda:	183b      	adds	r3, r7, r0
 8001bdc:	2201      	movs	r2, #1
 8001bde:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be0:	4b54      	ldr	r3, [pc, #336]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2380      	movs	r3, #128	@ 0x80
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4013      	ands	r3, r2
 8001bea:	d11a      	bne.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bec:	4b51      	ldr	r3, [pc, #324]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b50      	ldr	r3, [pc, #320]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001bf2:	2180      	movs	r1, #128	@ 0x80
 8001bf4:	0049      	lsls	r1, r1, #1
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff f85b 	bl	8000cb4 <HAL_GetTick>
 8001bfe:	0003      	movs	r3, r0
 8001c00:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c02:	e008      	b.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c04:	f7ff f856 	bl	8000cb4 <HAL_GetTick>
 8001c08:	0002      	movs	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	@ 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e087      	b.n	8001d26 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c16:	4b47      	ldr	r3, [pc, #284]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	2380      	movs	r3, #128	@ 0x80
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d0f0      	beq.n	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c22:	4b43      	ldr	r3, [pc, #268]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c24:	6a1a      	ldr	r2, [r3, #32]
 8001c26:	23c0      	movs	r3, #192	@ 0xc0
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d034      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	23c0      	movs	r3, #192	@ 0xc0
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d02c      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c44:	4b3a      	ldr	r3, [pc, #232]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	4a3b      	ldr	r2, [pc, #236]	@ (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c4e:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c50:	6a1a      	ldr	r2, [r3, #32]
 8001c52:	4b37      	ldr	r3, [pc, #220]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c54:	2180      	movs	r1, #128	@ 0x80
 8001c56:	0249      	lsls	r1, r1, #9
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c5c:	4b34      	ldr	r3, [pc, #208]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c5e:	6a1a      	ldr	r2, [r3, #32]
 8001c60:	4b33      	ldr	r3, [pc, #204]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c62:	4936      	ldr	r1, [pc, #216]	@ (8001d3c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001c64:	400a      	ands	r2, r1
 8001c66:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001c68:	4b31      	ldr	r3, [pc, #196]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2201      	movs	r2, #1
 8001c72:	4013      	ands	r3, r2
 8001c74:	d013      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7ff f81d 	bl	8000cb4 <HAL_GetTick>
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c7e:	e009      	b.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c80:	f7ff f818 	bl	8000cb4 <HAL_GetTick>
 8001c84:	0002      	movs	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e048      	b.n	8001d26 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c94:	4b26      	ldr	r3, [pc, #152]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	2202      	movs	r2, #2
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d0f0      	beq.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c9e:	4b24      	ldr	r3, [pc, #144]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a25      	ldr	r2, [pc, #148]	@ (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	4b20      	ldr	r3, [pc, #128]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cb2:	2317      	movs	r3, #23
 8001cb4:	18fb      	adds	r3, r7, r3
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d105      	bne.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cbe:	69da      	ldr	r2, [r3, #28]
 8001cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cc2:	4920      	ldr	r1, [pc, #128]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d009      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001cd2:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	2203      	movs	r2, #3
 8001cd8:	4393      	bics	r3, r2
 8001cda:	0019      	movs	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	4b13      	ldr	r3, [pc, #76]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2220      	movs	r2, #32
 8001cec:	4013      	ands	r3, r2
 8001cee:	d009      	beq.n	8001d04 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf4:	2210      	movs	r2, #16
 8001cf6:	4393      	bics	r3, r2
 8001cf8:	0019      	movs	r1, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d00:	430a      	orrs	r2, r1
 8001d02:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2380      	movs	r3, #128	@ 0x80
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d009      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d10:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d14:	2240      	movs	r2, #64	@ 0x40
 8001d16:	4393      	bics	r3, r2
 8001d18:	0019      	movs	r1, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691a      	ldr	r2, [r3, #16]
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d20:	430a      	orrs	r2, r1
 8001d22:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	0018      	movs	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b006      	add	sp, #24
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40007000 	.word	0x40007000
 8001d38:	fffffcff 	.word	0xfffffcff
 8001d3c:	fffeffff 	.word	0xfffeffff
 8001d40:	00001388 	.word	0x00001388
 8001d44:	efffffff 	.word	0xefffffff

08001d48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e044      	b.n	8001de4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d107      	bne.n	8001d72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2278      	movs	r2, #120	@ 0x78
 8001d66:	2100      	movs	r1, #0
 8001d68:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f7fe fddd 	bl	800092c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2224      	movs	r2, #36	@ 0x24
 8001d76:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2101      	movs	r1, #1
 8001d84:	438a      	bics	r2, r1
 8001d86:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d003      	beq.n	8001d98 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	0018      	movs	r0, r3
 8001d94:	f000 fd5e 	bl	8002854 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f000 fc1a 	bl	80025d4 <UART_SetConfig>
 8001da0:	0003      	movs	r3, r0
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d101      	bne.n	8001daa <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e01c      	b.n	8001de4 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	490d      	ldr	r1, [pc, #52]	@ (8001dec <HAL_UART_Init+0xa4>)
 8001db6:	400a      	ands	r2, r1
 8001db8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	212a      	movs	r1, #42	@ 0x2a
 8001dc6:	438a      	bics	r2, r1
 8001dc8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f000 fded 	bl	80029bc <UART_CheckIdleState>
 8001de2:	0003      	movs	r3, r0
}
 8001de4:	0018      	movs	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	b002      	add	sp, #8
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	ffffb7ff 	.word	0xffffb7ff

08001df0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	@ 0x28
 8001df4:	af02      	add	r7, sp, #8
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	1dbb      	adds	r3, r7, #6
 8001dfe:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e04:	2b20      	cmp	r3, #32
 8001e06:	d000      	beq.n	8001e0a <HAL_UART_Transmit+0x1a>
 8001e08:	e08c      	b.n	8001f24 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_UART_Transmit+0x28>
 8001e10:	1dbb      	adds	r3, r7, #6
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e084      	b.n	8001f26 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	015b      	lsls	r3, r3, #5
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d109      	bne.n	8001e3c <HAL_UART_Transmit+0x4c>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d105      	bne.n	8001e3c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	2201      	movs	r2, #1
 8001e34:	4013      	ands	r3, r2
 8001e36:	d001      	beq.n	8001e3c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e074      	b.n	8001f26 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2284      	movs	r2, #132	@ 0x84
 8001e40:	2100      	movs	r1, #0
 8001e42:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2221      	movs	r2, #33	@ 0x21
 8001e48:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e4a:	f7fe ff33 	bl	8000cb4 <HAL_GetTick>
 8001e4e:	0003      	movs	r3, r0
 8001e50:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	1dba      	adds	r2, r7, #6
 8001e56:	2150      	movs	r1, #80	@ 0x50
 8001e58:	8812      	ldrh	r2, [r2, #0]
 8001e5a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	1dba      	adds	r2, r7, #6
 8001e60:	2152      	movs	r1, #82	@ 0x52
 8001e62:	8812      	ldrh	r2, [r2, #0]
 8001e64:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	2380      	movs	r3, #128	@ 0x80
 8001e6c:	015b      	lsls	r3, r3, #5
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d108      	bne.n	8001e84 <HAL_UART_Transmit+0x94>
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d104      	bne.n	8001e84 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	61bb      	str	r3, [r7, #24]
 8001e82:	e003      	b.n	8001e8c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e8c:	e02f      	b.n	8001eee <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	0013      	movs	r3, r2
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2180      	movs	r1, #128	@ 0x80
 8001e9c:	f000 fe36 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 8001ea0:	1e03      	subs	r3, r0, #0
 8001ea2:	d004      	beq.n	8001eae <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e03b      	b.n	8001f26 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d10b      	bne.n	8001ecc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	881a      	ldrh	r2, [r3, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	05d2      	lsls	r2, r2, #23
 8001ebe:	0dd2      	lsrs	r2, r2, #23
 8001ec0:	b292      	uxth	r2, r2
 8001ec2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	3302      	adds	r3, #2
 8001ec8:	61bb      	str	r3, [r7, #24]
 8001eca:	e007      	b.n	8001edc <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	781a      	ldrb	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2252      	movs	r2, #82	@ 0x52
 8001ee0:	5a9b      	ldrh	r3, [r3, r2]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	b299      	uxth	r1, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2252      	movs	r2, #82	@ 0x52
 8001eec:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2252      	movs	r2, #82	@ 0x52
 8001ef2:	5a9b      	ldrh	r3, [r3, r2]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1c9      	bne.n	8001e8e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	9300      	str	r3, [sp, #0]
 8001f02:	0013      	movs	r3, r2
 8001f04:	2200      	movs	r2, #0
 8001f06:	2140      	movs	r1, #64	@ 0x40
 8001f08:	f000 fe00 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 8001f0c:	1e03      	subs	r3, r0, #0
 8001f0e:	d004      	beq.n	8001f1a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2220      	movs	r2, #32
 8001f14:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e005      	b.n	8001f26 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2220      	movs	r2, #32
 8001f1e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	e000      	b.n	8001f26 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001f24:	2302      	movs	r3, #2
  }
}
 8001f26:	0018      	movs	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	b008      	add	sp, #32
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b088      	sub	sp, #32
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	1dbb      	adds	r3, r7, #6
 8001f3a:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2280      	movs	r2, #128	@ 0x80
 8001f40:	589b      	ldr	r3, [r3, r2]
 8001f42:	2b20      	cmp	r3, #32
 8001f44:	d145      	bne.n	8001fd2 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <HAL_UART_Receive_IT+0x26>
 8001f4c:	1dbb      	adds	r3, r7, #6
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e03d      	b.n	8001fd4 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	2380      	movs	r3, #128	@ 0x80
 8001f5e:	015b      	lsls	r3, r3, #5
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d109      	bne.n	8001f78 <HAL_UART_Receive_IT+0x4a>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d105      	bne.n	8001f78 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	4013      	ands	r3, r2
 8001f72:	d001      	beq.n	8001f78 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e02d      	b.n	8001fd4 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	2380      	movs	r3, #128	@ 0x80
 8001f86:	041b      	lsls	r3, r3, #16
 8001f88:	4013      	ands	r3, r2
 8001f8a:	d019      	beq.n	8001fc0 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8001f90:	613b      	str	r3, [r7, #16]
  return(result);
 8001f92:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001f94:	61fb      	str	r3, [r7, #28]
 8001f96:	2301      	movs	r3, #1
 8001f98:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	f383 8810 	msr	PRIMASK, r3
}
 8001fa0:	46c0      	nop			@ (mov r8, r8)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2180      	movs	r1, #128	@ 0x80
 8001fae:	04c9      	lsls	r1, r1, #19
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	f383 8810 	msr	PRIMASK, r3
}
 8001fbe:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001fc0:	1dbb      	adds	r3, r7, #6
 8001fc2:	881a      	ldrh	r2, [r3, #0]
 8001fc4:	68b9      	ldr	r1, [r7, #8]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f000 fe0f 	bl	8002bec <UART_Start_Receive_IT>
 8001fce:	0003      	movs	r3, r0
 8001fd0:	e000      	b.n	8001fd4 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001fd2:	2302      	movs	r3, #2
  }
}
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	b008      	add	sp, #32
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b0ab      	sub	sp, #172	@ 0xac
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	22a4      	movs	r2, #164	@ 0xa4
 8001fec:	18b9      	adds	r1, r7, r2
 8001fee:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	20a0      	movs	r0, #160	@ 0xa0
 8001ff8:	1839      	adds	r1, r7, r0
 8001ffa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	219c      	movs	r1, #156	@ 0x9c
 8002004:	1879      	adds	r1, r7, r1
 8002006:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002008:	0011      	movs	r1, r2
 800200a:	18bb      	adds	r3, r7, r2
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a99      	ldr	r2, [pc, #612]	@ (8002274 <HAL_UART_IRQHandler+0x298>)
 8002010:	4013      	ands	r3, r2
 8002012:	2298      	movs	r2, #152	@ 0x98
 8002014:	18bc      	adds	r4, r7, r2
 8002016:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002018:	18bb      	adds	r3, r7, r2
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d114      	bne.n	800204a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002020:	187b      	adds	r3, r7, r1
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2220      	movs	r2, #32
 8002026:	4013      	ands	r3, r2
 8002028:	d00f      	beq.n	800204a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800202a:	183b      	adds	r3, r7, r0
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2220      	movs	r2, #32
 8002030:	4013      	ands	r3, r2
 8002032:	d00a      	beq.n	800204a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002038:	2b00      	cmp	r3, #0
 800203a:	d100      	bne.n	800203e <HAL_UART_IRQHandler+0x62>
 800203c:	e29e      	b.n	800257c <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	0010      	movs	r0, r2
 8002046:	4798      	blx	r3
      }
      return;
 8002048:	e298      	b.n	800257c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800204a:	2398      	movs	r3, #152	@ 0x98
 800204c:	18fb      	adds	r3, r7, r3
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d100      	bne.n	8002056 <HAL_UART_IRQHandler+0x7a>
 8002054:	e114      	b.n	8002280 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002056:	239c      	movs	r3, #156	@ 0x9c
 8002058:	18fb      	adds	r3, r7, r3
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2201      	movs	r2, #1
 800205e:	4013      	ands	r3, r2
 8002060:	d106      	bne.n	8002070 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002062:	23a0      	movs	r3, #160	@ 0xa0
 8002064:	18fb      	adds	r3, r7, r3
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a83      	ldr	r2, [pc, #524]	@ (8002278 <HAL_UART_IRQHandler+0x29c>)
 800206a:	4013      	ands	r3, r2
 800206c:	d100      	bne.n	8002070 <HAL_UART_IRQHandler+0x94>
 800206e:	e107      	b.n	8002280 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002070:	23a4      	movs	r3, #164	@ 0xa4
 8002072:	18fb      	adds	r3, r7, r3
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2201      	movs	r2, #1
 8002078:	4013      	ands	r3, r2
 800207a:	d012      	beq.n	80020a2 <HAL_UART_IRQHandler+0xc6>
 800207c:	23a0      	movs	r3, #160	@ 0xa0
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	2380      	movs	r3, #128	@ 0x80
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4013      	ands	r3, r2
 8002088:	d00b      	beq.n	80020a2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2201      	movs	r2, #1
 8002090:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2284      	movs	r2, #132	@ 0x84
 8002096:	589b      	ldr	r3, [r3, r2]
 8002098:	2201      	movs	r2, #1
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2184      	movs	r1, #132	@ 0x84
 80020a0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80020a2:	23a4      	movs	r3, #164	@ 0xa4
 80020a4:	18fb      	adds	r3, r7, r3
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2202      	movs	r2, #2
 80020aa:	4013      	ands	r3, r2
 80020ac:	d011      	beq.n	80020d2 <HAL_UART_IRQHandler+0xf6>
 80020ae:	239c      	movs	r3, #156	@ 0x9c
 80020b0:	18fb      	adds	r3, r7, r3
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2201      	movs	r2, #1
 80020b6:	4013      	ands	r3, r2
 80020b8:	d00b      	beq.n	80020d2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2202      	movs	r2, #2
 80020c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2284      	movs	r2, #132	@ 0x84
 80020c6:	589b      	ldr	r3, [r3, r2]
 80020c8:	2204      	movs	r2, #4
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2184      	movs	r1, #132	@ 0x84
 80020d0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80020d2:	23a4      	movs	r3, #164	@ 0xa4
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2204      	movs	r2, #4
 80020da:	4013      	ands	r3, r2
 80020dc:	d011      	beq.n	8002102 <HAL_UART_IRQHandler+0x126>
 80020de:	239c      	movs	r3, #156	@ 0x9c
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2201      	movs	r2, #1
 80020e6:	4013      	ands	r3, r2
 80020e8:	d00b      	beq.n	8002102 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2204      	movs	r2, #4
 80020f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2284      	movs	r2, #132	@ 0x84
 80020f6:	589b      	ldr	r3, [r3, r2]
 80020f8:	2202      	movs	r2, #2
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2184      	movs	r1, #132	@ 0x84
 8002100:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002102:	23a4      	movs	r3, #164	@ 0xa4
 8002104:	18fb      	adds	r3, r7, r3
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2208      	movs	r2, #8
 800210a:	4013      	ands	r3, r2
 800210c:	d017      	beq.n	800213e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800210e:	23a0      	movs	r3, #160	@ 0xa0
 8002110:	18fb      	adds	r3, r7, r3
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2220      	movs	r2, #32
 8002116:	4013      	ands	r3, r2
 8002118:	d105      	bne.n	8002126 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800211a:	239c      	movs	r3, #156	@ 0x9c
 800211c:	18fb      	adds	r3, r7, r3
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2201      	movs	r2, #1
 8002122:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002124:	d00b      	beq.n	800213e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2208      	movs	r2, #8
 800212c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2284      	movs	r2, #132	@ 0x84
 8002132:	589b      	ldr	r3, [r3, r2]
 8002134:	2208      	movs	r2, #8
 8002136:	431a      	orrs	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2184      	movs	r1, #132	@ 0x84
 800213c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800213e:	23a4      	movs	r3, #164	@ 0xa4
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	2380      	movs	r3, #128	@ 0x80
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	4013      	ands	r3, r2
 800214a:	d013      	beq.n	8002174 <HAL_UART_IRQHandler+0x198>
 800214c:	23a0      	movs	r3, #160	@ 0xa0
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	2380      	movs	r3, #128	@ 0x80
 8002154:	04db      	lsls	r3, r3, #19
 8002156:	4013      	ands	r3, r2
 8002158:	d00c      	beq.n	8002174 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2280      	movs	r2, #128	@ 0x80
 8002160:	0112      	lsls	r2, r2, #4
 8002162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2284      	movs	r2, #132	@ 0x84
 8002168:	589b      	ldr	r3, [r3, r2]
 800216a:	2220      	movs	r2, #32
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2184      	movs	r1, #132	@ 0x84
 8002172:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2284      	movs	r2, #132	@ 0x84
 8002178:	589b      	ldr	r3, [r3, r2]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d100      	bne.n	8002180 <HAL_UART_IRQHandler+0x1a4>
 800217e:	e1ff      	b.n	8002580 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002180:	23a4      	movs	r3, #164	@ 0xa4
 8002182:	18fb      	adds	r3, r7, r3
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2220      	movs	r2, #32
 8002188:	4013      	ands	r3, r2
 800218a:	d00e      	beq.n	80021aa <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800218c:	23a0      	movs	r3, #160	@ 0xa0
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2220      	movs	r2, #32
 8002194:	4013      	ands	r3, r2
 8002196:	d008      	beq.n	80021aa <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800219c:	2b00      	cmp	r3, #0
 800219e:	d004      	beq.n	80021aa <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	0010      	movs	r0, r2
 80021a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2284      	movs	r2, #132	@ 0x84
 80021ae:	589b      	ldr	r3, [r3, r2]
 80021b0:	2194      	movs	r1, #148	@ 0x94
 80021b2:	187a      	adds	r2, r7, r1
 80021b4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2240      	movs	r2, #64	@ 0x40
 80021be:	4013      	ands	r3, r2
 80021c0:	2b40      	cmp	r3, #64	@ 0x40
 80021c2:	d004      	beq.n	80021ce <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80021c4:	187b      	adds	r3, r7, r1
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2228      	movs	r2, #40	@ 0x28
 80021ca:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021cc:	d047      	beq.n	800225e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	0018      	movs	r0, r3
 80021d2:	f000 fdc1 	bl	8002d58 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2240      	movs	r2, #64	@ 0x40
 80021de:	4013      	ands	r3, r2
 80021e0:	2b40      	cmp	r3, #64	@ 0x40
 80021e2:	d137      	bne.n	8002254 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021e4:	f3ef 8310 	mrs	r3, PRIMASK
 80021e8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80021ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ec:	2090      	movs	r0, #144	@ 0x90
 80021ee:	183a      	adds	r2, r7, r0
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	2301      	movs	r3, #1
 80021f4:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021f8:	f383 8810 	msr	PRIMASK, r3
}
 80021fc:	46c0      	nop			@ (mov r8, r8)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2140      	movs	r1, #64	@ 0x40
 800220a:	438a      	bics	r2, r1
 800220c:	609a      	str	r2, [r3, #8]
 800220e:	183b      	adds	r3, r7, r0
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002214:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002216:	f383 8810 	msr	PRIMASK, r3
}
 800221a:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002220:	2b00      	cmp	r3, #0
 8002222:	d012      	beq.n	800224a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002228:	4a14      	ldr	r2, [pc, #80]	@ (800227c <HAL_UART_IRQHandler+0x2a0>)
 800222a:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002230:	0018      	movs	r0, r3
 8002232:	f7fe fe5f 	bl	8000ef4 <HAL_DMA_Abort_IT>
 8002236:	1e03      	subs	r3, r0, #0
 8002238:	d01a      	beq.n	8002270 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800223e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002244:	0018      	movs	r0, r3
 8002246:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002248:	e012      	b.n	8002270 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0018      	movs	r0, r3
 800224e:	f000 f9ad 	bl	80025ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002252:	e00d      	b.n	8002270 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	0018      	movs	r0, r3
 8002258:	f000 f9a8 	bl	80025ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800225c:	e008      	b.n	8002270 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	0018      	movs	r0, r3
 8002262:	f000 f9a3 	bl	80025ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2284      	movs	r2, #132	@ 0x84
 800226a:	2100      	movs	r1, #0
 800226c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800226e:	e187      	b.n	8002580 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002270:	46c0      	nop			@ (mov r8, r8)
    return;
 8002272:	e185      	b.n	8002580 <HAL_UART_IRQHandler+0x5a4>
 8002274:	0000080f 	.word	0x0000080f
 8002278:	04000120 	.word	0x04000120
 800227c:	08002e21 	.word	0x08002e21

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002284:	2b01      	cmp	r3, #1
 8002286:	d000      	beq.n	800228a <HAL_UART_IRQHandler+0x2ae>
 8002288:	e139      	b.n	80024fe <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800228a:	23a4      	movs	r3, #164	@ 0xa4
 800228c:	18fb      	adds	r3, r7, r3
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2210      	movs	r2, #16
 8002292:	4013      	ands	r3, r2
 8002294:	d100      	bne.n	8002298 <HAL_UART_IRQHandler+0x2bc>
 8002296:	e132      	b.n	80024fe <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002298:	23a0      	movs	r3, #160	@ 0xa0
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2210      	movs	r2, #16
 80022a0:	4013      	ands	r3, r2
 80022a2:	d100      	bne.n	80022a6 <HAL_UART_IRQHandler+0x2ca>
 80022a4:	e12b      	b.n	80024fe <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2210      	movs	r2, #16
 80022ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	2240      	movs	r2, #64	@ 0x40
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b40      	cmp	r3, #64	@ 0x40
 80022ba:	d000      	beq.n	80022be <HAL_UART_IRQHandler+0x2e2>
 80022bc:	e09f      	b.n	80023fe <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	217e      	movs	r1, #126	@ 0x7e
 80022c8:	187b      	adds	r3, r7, r1
 80022ca:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80022cc:	187b      	adds	r3, r7, r1
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d100      	bne.n	80022d6 <HAL_UART_IRQHandler+0x2fa>
 80022d4:	e156      	b.n	8002584 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2258      	movs	r2, #88	@ 0x58
 80022da:	5a9b      	ldrh	r3, [r3, r2]
 80022dc:	187a      	adds	r2, r7, r1
 80022de:	8812      	ldrh	r2, [r2, #0]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d300      	bcc.n	80022e6 <HAL_UART_IRQHandler+0x30a>
 80022e4:	e14e      	b.n	8002584 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	187a      	adds	r2, r7, r1
 80022ea:	215a      	movs	r1, #90	@ 0x5a
 80022ec:	8812      	ldrh	r2, [r2, #0]
 80022ee:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	2b20      	cmp	r3, #32
 80022f8:	d06f      	beq.n	80023da <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022fa:	f3ef 8310 	mrs	r3, PRIMASK
 80022fe:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002302:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002304:	2301      	movs	r3, #1
 8002306:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800230a:	f383 8810 	msr	PRIMASK, r3
}
 800230e:	46c0      	nop			@ (mov r8, r8)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	499e      	ldr	r1, [pc, #632]	@ (8002594 <HAL_UART_IRQHandler+0x5b8>)
 800231c:	400a      	ands	r2, r1
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002322:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002326:	f383 8810 	msr	PRIMASK, r3
}
 800232a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800232c:	f3ef 8310 	mrs	r3, PRIMASK
 8002330:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002334:	677b      	str	r3, [r7, #116]	@ 0x74
 8002336:	2301      	movs	r3, #1
 8002338:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800233a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800233c:	f383 8810 	msr	PRIMASK, r3
}
 8002340:	46c0      	nop			@ (mov r8, r8)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2101      	movs	r1, #1
 800234e:	438a      	bics	r2, r1
 8002350:	609a      	str	r2, [r3, #8]
 8002352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002354:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002356:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002358:	f383 8810 	msr	PRIMASK, r3
}
 800235c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800235e:	f3ef 8310 	mrs	r3, PRIMASK
 8002362:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002366:	673b      	str	r3, [r7, #112]	@ 0x70
 8002368:	2301      	movs	r3, #1
 800236a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800236c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800236e:	f383 8810 	msr	PRIMASK, r3
}
 8002372:	46c0      	nop			@ (mov r8, r8)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2140      	movs	r1, #64	@ 0x40
 8002380:	438a      	bics	r2, r1
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002386:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800238a:	f383 8810 	msr	PRIMASK, r3
}
 800238e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2280      	movs	r2, #128	@ 0x80
 8002394:	2120      	movs	r1, #32
 8002396:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800239e:	f3ef 8310 	mrs	r3, PRIMASK
 80023a2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80023a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80023a8:	2301      	movs	r3, #1
 80023aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023ae:	f383 8810 	msr	PRIMASK, r3
}
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2110      	movs	r1, #16
 80023c0:	438a      	bics	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023ca:	f383 8810 	msr	PRIMASK, r3
}
 80023ce:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d4:	0018      	movs	r0, r3
 80023d6:	f7fe fd55 	bl	8000e84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2202      	movs	r2, #2
 80023de:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2258      	movs	r2, #88	@ 0x58
 80023e4:	5a9a      	ldrh	r2, [r3, r2]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	215a      	movs	r1, #90	@ 0x5a
 80023ea:	5a5b      	ldrh	r3, [r3, r1]
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	0011      	movs	r1, r2
 80023f6:	0018      	movs	r0, r3
 80023f8:	f000 f8e0 	bl	80025bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80023fc:	e0c2      	b.n	8002584 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2258      	movs	r2, #88	@ 0x58
 8002402:	5a99      	ldrh	r1, [r3, r2]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	225a      	movs	r2, #90	@ 0x5a
 8002408:	5a9b      	ldrh	r3, [r3, r2]
 800240a:	b29a      	uxth	r2, r3
 800240c:	208e      	movs	r0, #142	@ 0x8e
 800240e:	183b      	adds	r3, r7, r0
 8002410:	1a8a      	subs	r2, r1, r2
 8002412:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	225a      	movs	r2, #90	@ 0x5a
 8002418:	5a9b      	ldrh	r3, [r3, r2]
 800241a:	b29b      	uxth	r3, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	d100      	bne.n	8002422 <HAL_UART_IRQHandler+0x446>
 8002420:	e0b2      	b.n	8002588 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8002422:	183b      	adds	r3, r7, r0
 8002424:	881b      	ldrh	r3, [r3, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d100      	bne.n	800242c <HAL_UART_IRQHandler+0x450>
 800242a:	e0ad      	b.n	8002588 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800242c:	f3ef 8310 	mrs	r3, PRIMASK
 8002430:	60fb      	str	r3, [r7, #12]
  return(result);
 8002432:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002434:	2488      	movs	r4, #136	@ 0x88
 8002436:	193a      	adds	r2, r7, r4
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	2301      	movs	r3, #1
 800243c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	f383 8810 	msr	PRIMASK, r3
}
 8002444:	46c0      	nop			@ (mov r8, r8)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4951      	ldr	r1, [pc, #324]	@ (8002598 <HAL_UART_IRQHandler+0x5bc>)
 8002452:	400a      	ands	r2, r1
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	193b      	adds	r3, r7, r4
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f383 8810 	msr	PRIMASK, r3
}
 8002462:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002464:	f3ef 8310 	mrs	r3, PRIMASK
 8002468:	61bb      	str	r3, [r7, #24]
  return(result);
 800246a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800246c:	2484      	movs	r4, #132	@ 0x84
 800246e:	193a      	adds	r2, r7, r4
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	2301      	movs	r3, #1
 8002474:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	f383 8810 	msr	PRIMASK, r3
}
 800247c:	46c0      	nop			@ (mov r8, r8)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2101      	movs	r1, #1
 800248a:	438a      	bics	r2, r1
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	193b      	adds	r3, r7, r4
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	f383 8810 	msr	PRIMASK, r3
}
 800249a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2280      	movs	r2, #128	@ 0x80
 80024a0:	2120      	movs	r1, #32
 80024a2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024b0:	f3ef 8310 	mrs	r3, PRIMASK
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80024b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024b8:	2480      	movs	r4, #128	@ 0x80
 80024ba:	193a      	adds	r2, r7, r4
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	2301      	movs	r3, #1
 80024c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c4:	f383 8810 	msr	PRIMASK, r3
}
 80024c8:	46c0      	nop			@ (mov r8, r8)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2110      	movs	r1, #16
 80024d6:	438a      	bics	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	193b      	adds	r3, r7, r4
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e2:	f383 8810 	msr	PRIMASK, r3
}
 80024e6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2202      	movs	r2, #2
 80024ec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80024ee:	183b      	adds	r3, r7, r0
 80024f0:	881a      	ldrh	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	0011      	movs	r1, r2
 80024f6:	0018      	movs	r0, r3
 80024f8:	f000 f860 	bl	80025bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80024fc:	e044      	b.n	8002588 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80024fe:	23a4      	movs	r3, #164	@ 0xa4
 8002500:	18fb      	adds	r3, r7, r3
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	2380      	movs	r3, #128	@ 0x80
 8002506:	035b      	lsls	r3, r3, #13
 8002508:	4013      	ands	r3, r2
 800250a:	d010      	beq.n	800252e <HAL_UART_IRQHandler+0x552>
 800250c:	239c      	movs	r3, #156	@ 0x9c
 800250e:	18fb      	adds	r3, r7, r3
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	@ 0x80
 8002514:	03db      	lsls	r3, r3, #15
 8002516:	4013      	ands	r3, r2
 8002518:	d009      	beq.n	800252e <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2280      	movs	r2, #128	@ 0x80
 8002520:	0352      	lsls	r2, r2, #13
 8002522:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	0018      	movs	r0, r3
 8002528:	f000 fe74 	bl	8003214 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800252c:	e02f      	b.n	800258e <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800252e:	23a4      	movs	r3, #164	@ 0xa4
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2280      	movs	r2, #128	@ 0x80
 8002536:	4013      	ands	r3, r2
 8002538:	d00f      	beq.n	800255a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800253a:	23a0      	movs	r3, #160	@ 0xa0
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2280      	movs	r2, #128	@ 0x80
 8002542:	4013      	ands	r3, r2
 8002544:	d009      	beq.n	800255a <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800254a:	2b00      	cmp	r3, #0
 800254c:	d01e      	beq.n	800258c <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	0010      	movs	r0, r2
 8002556:	4798      	blx	r3
    }
    return;
 8002558:	e018      	b.n	800258c <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800255a:	23a4      	movs	r3, #164	@ 0xa4
 800255c:	18fb      	adds	r3, r7, r3
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2240      	movs	r2, #64	@ 0x40
 8002562:	4013      	ands	r3, r2
 8002564:	d013      	beq.n	800258e <HAL_UART_IRQHandler+0x5b2>
 8002566:	23a0      	movs	r3, #160	@ 0xa0
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2240      	movs	r2, #64	@ 0x40
 800256e:	4013      	ands	r3, r2
 8002570:	d00d      	beq.n	800258e <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	0018      	movs	r0, r3
 8002576:	f000 fc6a 	bl	8002e4e <UART_EndTransmit_IT>
    return;
 800257a:	e008      	b.n	800258e <HAL_UART_IRQHandler+0x5b2>
      return;
 800257c:	46c0      	nop			@ (mov r8, r8)
 800257e:	e006      	b.n	800258e <HAL_UART_IRQHandler+0x5b2>
    return;
 8002580:	46c0      	nop			@ (mov r8, r8)
 8002582:	e004      	b.n	800258e <HAL_UART_IRQHandler+0x5b2>
      return;
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	e002      	b.n	800258e <HAL_UART_IRQHandler+0x5b2>
      return;
 8002588:	46c0      	nop			@ (mov r8, r8)
 800258a:	e000      	b.n	800258e <HAL_UART_IRQHandler+0x5b2>
    return;
 800258c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800258e:	46bd      	mov	sp, r7
 8002590:	b02b      	add	sp, #172	@ 0xac
 8002592:	bd90      	pop	{r4, r7, pc}
 8002594:	fffffeff 	.word	0xfffffeff
 8002598:	fffffedf 	.word	0xfffffedf

0800259c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80025a4:	46c0      	nop			@ (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	b002      	add	sp, #8
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80025b4:	46c0      	nop			@ (mov r8, r8)
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b002      	add	sp, #8
 80025ba:	bd80      	pop	{r7, pc}

080025bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	000a      	movs	r2, r1
 80025c6:	1cbb      	adds	r3, r7, #2
 80025c8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80025ca:	46c0      	nop			@ (mov r8, r8)
 80025cc:	46bd      	mov	sp, r7
 80025ce:	b002      	add	sp, #8
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025dc:	231e      	movs	r3, #30
 80025de:	18fb      	adds	r3, r7, r3
 80025e0:	2200      	movs	r2, #0
 80025e2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	69db      	ldr	r3, [r3, #28]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a8d      	ldr	r2, [pc, #564]	@ (8002838 <UART_SetConfig+0x264>)
 8002604:	4013      	ands	r3, r2
 8002606:	0019      	movs	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	430a      	orrs	r2, r1
 8002610:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	4a88      	ldr	r2, [pc, #544]	@ (800283c <UART_SetConfig+0x268>)
 800261a:	4013      	ands	r3, r2
 800261c:	0019      	movs	r1, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	4313      	orrs	r3, r2
 8002638:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	4a7f      	ldr	r2, [pc, #508]	@ (8002840 <UART_SetConfig+0x26c>)
 8002642:	4013      	ands	r3, r2
 8002644:	0019      	movs	r1, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	430a      	orrs	r2, r1
 800264e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a7b      	ldr	r2, [pc, #492]	@ (8002844 <UART_SetConfig+0x270>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d127      	bne.n	80026aa <UART_SetConfig+0xd6>
 800265a:	4b7b      	ldr	r3, [pc, #492]	@ (8002848 <UART_SetConfig+0x274>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	2203      	movs	r2, #3
 8002660:	4013      	ands	r3, r2
 8002662:	2b03      	cmp	r3, #3
 8002664:	d00d      	beq.n	8002682 <UART_SetConfig+0xae>
 8002666:	d81b      	bhi.n	80026a0 <UART_SetConfig+0xcc>
 8002668:	2b02      	cmp	r3, #2
 800266a:	d014      	beq.n	8002696 <UART_SetConfig+0xc2>
 800266c:	d818      	bhi.n	80026a0 <UART_SetConfig+0xcc>
 800266e:	2b00      	cmp	r3, #0
 8002670:	d002      	beq.n	8002678 <UART_SetConfig+0xa4>
 8002672:	2b01      	cmp	r3, #1
 8002674:	d00a      	beq.n	800268c <UART_SetConfig+0xb8>
 8002676:	e013      	b.n	80026a0 <UART_SetConfig+0xcc>
 8002678:	231f      	movs	r3, #31
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	2200      	movs	r2, #0
 800267e:	701a      	strb	r2, [r3, #0]
 8002680:	e021      	b.n	80026c6 <UART_SetConfig+0xf2>
 8002682:	231f      	movs	r3, #31
 8002684:	18fb      	adds	r3, r7, r3
 8002686:	2202      	movs	r2, #2
 8002688:	701a      	strb	r2, [r3, #0]
 800268a:	e01c      	b.n	80026c6 <UART_SetConfig+0xf2>
 800268c:	231f      	movs	r3, #31
 800268e:	18fb      	adds	r3, r7, r3
 8002690:	2204      	movs	r2, #4
 8002692:	701a      	strb	r2, [r3, #0]
 8002694:	e017      	b.n	80026c6 <UART_SetConfig+0xf2>
 8002696:	231f      	movs	r3, #31
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	2208      	movs	r2, #8
 800269c:	701a      	strb	r2, [r3, #0]
 800269e:	e012      	b.n	80026c6 <UART_SetConfig+0xf2>
 80026a0:	231f      	movs	r3, #31
 80026a2:	18fb      	adds	r3, r7, r3
 80026a4:	2210      	movs	r2, #16
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	e00d      	b.n	80026c6 <UART_SetConfig+0xf2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a67      	ldr	r2, [pc, #412]	@ (800284c <UART_SetConfig+0x278>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d104      	bne.n	80026be <UART_SetConfig+0xea>
 80026b4:	231f      	movs	r3, #31
 80026b6:	18fb      	adds	r3, r7, r3
 80026b8:	2200      	movs	r2, #0
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e003      	b.n	80026c6 <UART_SetConfig+0xf2>
 80026be:	231f      	movs	r3, #31
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	2210      	movs	r2, #16
 80026c4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69da      	ldr	r2, [r3, #28]
 80026ca:	2380      	movs	r3, #128	@ 0x80
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d15c      	bne.n	800278c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80026d2:	231f      	movs	r3, #31
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b08      	cmp	r3, #8
 80026da:	d015      	beq.n	8002708 <UART_SetConfig+0x134>
 80026dc:	dc18      	bgt.n	8002710 <UART_SetConfig+0x13c>
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d00d      	beq.n	80026fe <UART_SetConfig+0x12a>
 80026e2:	dc15      	bgt.n	8002710 <UART_SetConfig+0x13c>
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d002      	beq.n	80026ee <UART_SetConfig+0x11a>
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d005      	beq.n	80026f8 <UART_SetConfig+0x124>
 80026ec:	e010      	b.n	8002710 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026ee:	f7ff fa37 	bl	8001b60 <HAL_RCC_GetPCLK1Freq>
 80026f2:	0003      	movs	r3, r0
 80026f4:	61bb      	str	r3, [r7, #24]
        break;
 80026f6:	e012      	b.n	800271e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026f8:	4b55      	ldr	r3, [pc, #340]	@ (8002850 <UART_SetConfig+0x27c>)
 80026fa:	61bb      	str	r3, [r7, #24]
        break;
 80026fc:	e00f      	b.n	800271e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026fe:	f7ff f9cf 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8002702:	0003      	movs	r3, r0
 8002704:	61bb      	str	r3, [r7, #24]
        break;
 8002706:	e00a      	b.n	800271e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002708:	2380      	movs	r3, #128	@ 0x80
 800270a:	021b      	lsls	r3, r3, #8
 800270c:	61bb      	str	r3, [r7, #24]
        break;
 800270e:	e006      	b.n	800271e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002714:	231e      	movs	r3, #30
 8002716:	18fb      	adds	r3, r7, r3
 8002718:	2201      	movs	r2, #1
 800271a:	701a      	strb	r2, [r3, #0]
        break;
 800271c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d100      	bne.n	8002726 <UART_SetConfig+0x152>
 8002724:	e07a      	b.n	800281c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	005a      	lsls	r2, r3, #1
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	085b      	lsrs	r3, r3, #1
 8002730:	18d2      	adds	r2, r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	0019      	movs	r1, r3
 8002738:	0010      	movs	r0, r2
 800273a:	f7fd fcef 	bl	800011c <__udivsi3>
 800273e:	0003      	movs	r3, r0
 8002740:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	2b0f      	cmp	r3, #15
 8002746:	d91c      	bls.n	8002782 <UART_SetConfig+0x1ae>
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	2380      	movs	r3, #128	@ 0x80
 800274c:	025b      	lsls	r3, r3, #9
 800274e:	429a      	cmp	r2, r3
 8002750:	d217      	bcs.n	8002782 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	b29a      	uxth	r2, r3
 8002756:	200e      	movs	r0, #14
 8002758:	183b      	adds	r3, r7, r0
 800275a:	210f      	movs	r1, #15
 800275c:	438a      	bics	r2, r1
 800275e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	085b      	lsrs	r3, r3, #1
 8002764:	b29b      	uxth	r3, r3
 8002766:	2207      	movs	r2, #7
 8002768:	4013      	ands	r3, r2
 800276a:	b299      	uxth	r1, r3
 800276c:	183b      	adds	r3, r7, r0
 800276e:	183a      	adds	r2, r7, r0
 8002770:	8812      	ldrh	r2, [r2, #0]
 8002772:	430a      	orrs	r2, r1
 8002774:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	183a      	adds	r2, r7, r0
 800277c:	8812      	ldrh	r2, [r2, #0]
 800277e:	60da      	str	r2, [r3, #12]
 8002780:	e04c      	b.n	800281c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002782:	231e      	movs	r3, #30
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	e047      	b.n	800281c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800278c:	231f      	movs	r3, #31
 800278e:	18fb      	adds	r3, r7, r3
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b08      	cmp	r3, #8
 8002794:	d015      	beq.n	80027c2 <UART_SetConfig+0x1ee>
 8002796:	dc18      	bgt.n	80027ca <UART_SetConfig+0x1f6>
 8002798:	2b04      	cmp	r3, #4
 800279a:	d00d      	beq.n	80027b8 <UART_SetConfig+0x1e4>
 800279c:	dc15      	bgt.n	80027ca <UART_SetConfig+0x1f6>
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d002      	beq.n	80027a8 <UART_SetConfig+0x1d4>
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d005      	beq.n	80027b2 <UART_SetConfig+0x1de>
 80027a6:	e010      	b.n	80027ca <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027a8:	f7ff f9da 	bl	8001b60 <HAL_RCC_GetPCLK1Freq>
 80027ac:	0003      	movs	r3, r0
 80027ae:	61bb      	str	r3, [r7, #24]
        break;
 80027b0:	e012      	b.n	80027d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027b2:	4b27      	ldr	r3, [pc, #156]	@ (8002850 <UART_SetConfig+0x27c>)
 80027b4:	61bb      	str	r3, [r7, #24]
        break;
 80027b6:	e00f      	b.n	80027d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027b8:	f7ff f972 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 80027bc:	0003      	movs	r3, r0
 80027be:	61bb      	str	r3, [r7, #24]
        break;
 80027c0:	e00a      	b.n	80027d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	61bb      	str	r3, [r7, #24]
        break;
 80027c8:	e006      	b.n	80027d8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027ce:	231e      	movs	r3, #30
 80027d0:	18fb      	adds	r3, r7, r3
 80027d2:	2201      	movs	r2, #1
 80027d4:	701a      	strb	r2, [r3, #0]
        break;
 80027d6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d01e      	beq.n	800281c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	085a      	lsrs	r2, r3, #1
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	18d2      	adds	r2, r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	0019      	movs	r1, r3
 80027ee:	0010      	movs	r0, r2
 80027f0:	f7fd fc94 	bl	800011c <__udivsi3>
 80027f4:	0003      	movs	r3, r0
 80027f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	2b0f      	cmp	r3, #15
 80027fc:	d90a      	bls.n	8002814 <UART_SetConfig+0x240>
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	2380      	movs	r3, #128	@ 0x80
 8002802:	025b      	lsls	r3, r3, #9
 8002804:	429a      	cmp	r2, r3
 8002806:	d205      	bcs.n	8002814 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	b29a      	uxth	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	60da      	str	r2, [r3, #12]
 8002812:	e003      	b.n	800281c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002814:	231e      	movs	r3, #30
 8002816:	18fb      	adds	r3, r7, r3
 8002818:	2201      	movs	r2, #1
 800281a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002828:	231e      	movs	r3, #30
 800282a:	18fb      	adds	r3, r7, r3
 800282c:	781b      	ldrb	r3, [r3, #0]
}
 800282e:	0018      	movs	r0, r3
 8002830:	46bd      	mov	sp, r7
 8002832:	b008      	add	sp, #32
 8002834:	bd80      	pop	{r7, pc}
 8002836:	46c0      	nop			@ (mov r8, r8)
 8002838:	ffff69f3 	.word	0xffff69f3
 800283c:	ffffcfff 	.word	0xffffcfff
 8002840:	fffff4ff 	.word	0xfffff4ff
 8002844:	40013800 	.word	0x40013800
 8002848:	40021000 	.word	0x40021000
 800284c:	40004400 	.word	0x40004400
 8002850:	007a1200 	.word	0x007a1200

08002854 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002860:	2208      	movs	r2, #8
 8002862:	4013      	ands	r3, r2
 8002864:	d00b      	beq.n	800287e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	4a4a      	ldr	r2, [pc, #296]	@ (8002998 <UART_AdvFeatureConfig+0x144>)
 800286e:	4013      	ands	r3, r2
 8002870:	0019      	movs	r1, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002882:	2201      	movs	r2, #1
 8002884:	4013      	ands	r3, r2
 8002886:	d00b      	beq.n	80028a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	4a43      	ldr	r2, [pc, #268]	@ (800299c <UART_AdvFeatureConfig+0x148>)
 8002890:	4013      	ands	r3, r2
 8002892:	0019      	movs	r1, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a4:	2202      	movs	r2, #2
 80028a6:	4013      	ands	r3, r2
 80028a8:	d00b      	beq.n	80028c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4a3b      	ldr	r2, [pc, #236]	@ (80029a0 <UART_AdvFeatureConfig+0x14c>)
 80028b2:	4013      	ands	r3, r2
 80028b4:	0019      	movs	r1, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c6:	2204      	movs	r2, #4
 80028c8:	4013      	ands	r3, r2
 80028ca:	d00b      	beq.n	80028e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	4a34      	ldr	r2, [pc, #208]	@ (80029a4 <UART_AdvFeatureConfig+0x150>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	0019      	movs	r1, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e8:	2210      	movs	r2, #16
 80028ea:	4013      	ands	r3, r2
 80028ec:	d00b      	beq.n	8002906 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	4a2c      	ldr	r2, [pc, #176]	@ (80029a8 <UART_AdvFeatureConfig+0x154>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	0019      	movs	r1, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290a:	2220      	movs	r2, #32
 800290c:	4013      	ands	r3, r2
 800290e:	d00b      	beq.n	8002928 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	4a25      	ldr	r2, [pc, #148]	@ (80029ac <UART_AdvFeatureConfig+0x158>)
 8002918:	4013      	ands	r3, r2
 800291a:	0019      	movs	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292c:	2240      	movs	r2, #64	@ 0x40
 800292e:	4013      	ands	r3, r2
 8002930:	d01d      	beq.n	800296e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	4a1d      	ldr	r2, [pc, #116]	@ (80029b0 <UART_AdvFeatureConfig+0x15c>)
 800293a:	4013      	ands	r3, r2
 800293c:	0019      	movs	r1, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800294e:	2380      	movs	r3, #128	@ 0x80
 8002950:	035b      	lsls	r3, r3, #13
 8002952:	429a      	cmp	r2, r3
 8002954:	d10b      	bne.n	800296e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4a15      	ldr	r2, [pc, #84]	@ (80029b4 <UART_AdvFeatureConfig+0x160>)
 800295e:	4013      	ands	r3, r2
 8002960:	0019      	movs	r1, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	2280      	movs	r2, #128	@ 0x80
 8002974:	4013      	ands	r3, r2
 8002976:	d00b      	beq.n	8002990 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	4a0e      	ldr	r2, [pc, #56]	@ (80029b8 <UART_AdvFeatureConfig+0x164>)
 8002980:	4013      	ands	r3, r2
 8002982:	0019      	movs	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	605a      	str	r2, [r3, #4]
  }
}
 8002990:	46c0      	nop			@ (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b002      	add	sp, #8
 8002996:	bd80      	pop	{r7, pc}
 8002998:	ffff7fff 	.word	0xffff7fff
 800299c:	fffdffff 	.word	0xfffdffff
 80029a0:	fffeffff 	.word	0xfffeffff
 80029a4:	fffbffff 	.word	0xfffbffff
 80029a8:	ffffefff 	.word	0xffffefff
 80029ac:	ffffdfff 	.word	0xffffdfff
 80029b0:	ffefffff 	.word	0xffefffff
 80029b4:	ff9fffff 	.word	0xff9fffff
 80029b8:	fff7ffff 	.word	0xfff7ffff

080029bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b092      	sub	sp, #72	@ 0x48
 80029c0:	af02      	add	r7, sp, #8
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2284      	movs	r2, #132	@ 0x84
 80029c8:	2100      	movs	r1, #0
 80029ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029cc:	f7fe f972 	bl	8000cb4 <HAL_GetTick>
 80029d0:	0003      	movs	r3, r0
 80029d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2208      	movs	r2, #8
 80029dc:	4013      	ands	r3, r2
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d12c      	bne.n	8002a3c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029e4:	2280      	movs	r2, #128	@ 0x80
 80029e6:	0391      	lsls	r1, r2, #14
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	4a46      	ldr	r2, [pc, #280]	@ (8002b04 <UART_CheckIdleState+0x148>)
 80029ec:	9200      	str	r2, [sp, #0]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f000 f88c 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 80029f4:	1e03      	subs	r3, r0, #0
 80029f6:	d021      	beq.n	8002a3c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029f8:	f3ef 8310 	mrs	r3, PRIMASK
 80029fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002a00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a02:	2301      	movs	r3, #1
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a08:	f383 8810 	msr	PRIMASK, r3
}
 8002a0c:	46c0      	nop			@ (mov r8, r8)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2180      	movs	r1, #128	@ 0x80
 8002a1a:	438a      	bics	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a24:	f383 8810 	msr	PRIMASK, r3
}
 8002a28:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2278      	movs	r2, #120	@ 0x78
 8002a34:	2100      	movs	r1, #0
 8002a36:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e05f      	b.n	8002afc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2204      	movs	r2, #4
 8002a44:	4013      	ands	r3, r2
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d146      	bne.n	8002ad8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a4c:	2280      	movs	r2, #128	@ 0x80
 8002a4e:	03d1      	lsls	r1, r2, #15
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	4a2c      	ldr	r2, [pc, #176]	@ (8002b04 <UART_CheckIdleState+0x148>)
 8002a54:	9200      	str	r2, [sp, #0]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f000 f858 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 8002a5c:	1e03      	subs	r3, r0, #0
 8002a5e:	d03b      	beq.n	8002ad8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a60:	f3ef 8310 	mrs	r3, PRIMASK
 8002a64:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a66:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f383 8810 	msr	PRIMASK, r3
}
 8002a74:	46c0      	nop			@ (mov r8, r8)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4921      	ldr	r1, [pc, #132]	@ (8002b08 <UART_CheckIdleState+0x14c>)
 8002a82:	400a      	ands	r2, r1
 8002a84:	601a      	str	r2, [r3, #0]
 8002a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f383 8810 	msr	PRIMASK, r3
}
 8002a90:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a92:	f3ef 8310 	mrs	r3, PRIMASK
 8002a96:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a98:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f383 8810 	msr	PRIMASK, r3
}
 8002aa6:	46c0      	nop			@ (mov r8, r8)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	438a      	bics	r2, r1
 8002ab6:	609a      	str	r2, [r3, #8]
 8002ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	f383 8810 	msr	PRIMASK, r3
}
 8002ac2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2280      	movs	r2, #128	@ 0x80
 8002ac8:	2120      	movs	r1, #32
 8002aca:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2278      	movs	r2, #120	@ 0x78
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e011      	b.n	8002afc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2220      	movs	r2, #32
 8002adc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2280      	movs	r2, #128	@ 0x80
 8002ae2:	2120      	movs	r1, #32
 8002ae4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2278      	movs	r2, #120	@ 0x78
 8002af6:	2100      	movs	r1, #0
 8002af8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	0018      	movs	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b010      	add	sp, #64	@ 0x40
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	01ffffff 	.word	0x01ffffff
 8002b08:	fffffedf 	.word	0xfffffedf

08002b0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	603b      	str	r3, [r7, #0]
 8002b18:	1dfb      	adds	r3, r7, #7
 8002b1a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b1c:	e051      	b.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	3301      	adds	r3, #1
 8002b22:	d04e      	beq.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b24:	f7fe f8c6 	bl	8000cb4 <HAL_GetTick>
 8002b28:	0002      	movs	r2, r0
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d302      	bcc.n	8002b3a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e051      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2204      	movs	r2, #4
 8002b46:	4013      	ands	r3, r2
 8002b48:	d03b      	beq.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	2b80      	cmp	r3, #128	@ 0x80
 8002b4e:	d038      	beq.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b40      	cmp	r3, #64	@ 0x40
 8002b54:	d035      	beq.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	4013      	ands	r3, r2
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d111      	bne.n	8002b88 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2208      	movs	r2, #8
 8002b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f000 f8f2 	bl	8002d58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2284      	movs	r2, #132	@ 0x84
 8002b78:	2108      	movs	r1, #8
 8002b7a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2278      	movs	r2, #120	@ 0x78
 8002b80:	2100      	movs	r1, #0
 8002b82:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e02c      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	69da      	ldr	r2, [r3, #28]
 8002b8e:	2380      	movs	r3, #128	@ 0x80
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	401a      	ands	r2, r3
 8002b94:	2380      	movs	r3, #128	@ 0x80
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d112      	bne.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2280      	movs	r2, #128	@ 0x80
 8002ba2:	0112      	lsls	r2, r2, #4
 8002ba4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f000 f8d5 	bl	8002d58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2284      	movs	r2, #132	@ 0x84
 8002bb2:	2120      	movs	r1, #32
 8002bb4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2278      	movs	r2, #120	@ 0x78
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e00f      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	425a      	negs	r2, r3
 8002bd2:	4153      	adcs	r3, r2
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	001a      	movs	r2, r3
 8002bd8:	1dfb      	adds	r3, r7, #7
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d09e      	beq.n	8002b1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	0018      	movs	r0, r3
 8002be4:	46bd      	mov	sp, r7
 8002be6:	b004      	add	sp, #16
 8002be8:	bd80      	pop	{r7, pc}
	...

08002bec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b090      	sub	sp, #64	@ 0x40
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	1dbb      	adds	r3, r7, #6
 8002bf8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	1dba      	adds	r2, r7, #6
 8002c04:	2158      	movs	r1, #88	@ 0x58
 8002c06:	8812      	ldrh	r2, [r2, #0]
 8002c08:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1dba      	adds	r2, r7, #6
 8002c0e:	215a      	movs	r1, #90	@ 0x5a
 8002c10:	8812      	ldrh	r2, [r2, #0]
 8002c12:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	2380      	movs	r3, #128	@ 0x80
 8002c20:	015b      	lsls	r3, r3, #5
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d10d      	bne.n	8002c42 <UART_Start_Receive_IT+0x56>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d104      	bne.n	8002c38 <UART_Start_Receive_IT+0x4c>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	225c      	movs	r2, #92	@ 0x5c
 8002c32:	4946      	ldr	r1, [pc, #280]	@ (8002d4c <UART_Start_Receive_IT+0x160>)
 8002c34:	5299      	strh	r1, [r3, r2]
 8002c36:	e01a      	b.n	8002c6e <UART_Start_Receive_IT+0x82>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	225c      	movs	r2, #92	@ 0x5c
 8002c3c:	21ff      	movs	r1, #255	@ 0xff
 8002c3e:	5299      	strh	r1, [r3, r2]
 8002c40:	e015      	b.n	8002c6e <UART_Start_Receive_IT+0x82>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10d      	bne.n	8002c66 <UART_Start_Receive_IT+0x7a>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d104      	bne.n	8002c5c <UART_Start_Receive_IT+0x70>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	225c      	movs	r2, #92	@ 0x5c
 8002c56:	21ff      	movs	r1, #255	@ 0xff
 8002c58:	5299      	strh	r1, [r3, r2]
 8002c5a:	e008      	b.n	8002c6e <UART_Start_Receive_IT+0x82>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	225c      	movs	r2, #92	@ 0x5c
 8002c60:	217f      	movs	r1, #127	@ 0x7f
 8002c62:	5299      	strh	r1, [r3, r2]
 8002c64:	e003      	b.n	8002c6e <UART_Start_Receive_IT+0x82>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	225c      	movs	r2, #92	@ 0x5c
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2284      	movs	r2, #132	@ 0x84
 8002c72:	2100      	movs	r1, #0
 8002c74:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2280      	movs	r2, #128	@ 0x80
 8002c7a:	2122      	movs	r1, #34	@ 0x22
 8002c7c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c82:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c88:	2301      	movs	r3, #1
 8002c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c8e:	f383 8810 	msr	PRIMASK, r3
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002caa:	f383 8810 	msr	PRIMASK, r3
}
 8002cae:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	2380      	movs	r3, #128	@ 0x80
 8002cb6:	015b      	lsls	r3, r3, #5
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d107      	bne.n	8002ccc <UART_Start_Receive_IT+0xe0>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d103      	bne.n	8002ccc <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4a22      	ldr	r2, [pc, #136]	@ (8002d50 <UART_Start_Receive_IT+0x164>)
 8002cc8:	669a      	str	r2, [r3, #104]	@ 0x68
 8002cca:	e002      	b.n	8002cd2 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a21      	ldr	r2, [pc, #132]	@ (8002d54 <UART_Start_Receive_IT+0x168>)
 8002cd0:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d019      	beq.n	8002d0e <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cda:	f3ef 8310 	mrs	r3, PRIMASK
 8002cde:	61fb      	str	r3, [r7, #28]
  return(result);
 8002ce0:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ce2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	f383 8810 	msr	PRIMASK, r3
}
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2190      	movs	r1, #144	@ 0x90
 8002cfc:	0049      	lsls	r1, r1, #1
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	f383 8810 	msr	PRIMASK, r3
}
 8002d0c:	e018      	b.n	8002d40 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d12:	613b      	str	r3, [r7, #16]
  return(result);
 8002d14:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8002d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d18:	2301      	movs	r3, #1
 8002d1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f383 8810 	msr	PRIMASK, r3
}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2120      	movs	r1, #32
 8002d30:	430a      	orrs	r2, r1
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d36:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	f383 8810 	msr	PRIMASK, r3
}
 8002d3e:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	0018      	movs	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b010      	add	sp, #64	@ 0x40
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	000001ff 	.word	0x000001ff
 8002d50:	0800305d 	.word	0x0800305d
 8002d54:	08002ea5 	.word	0x08002ea5

08002d58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08e      	sub	sp, #56	@ 0x38
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d60:	f3ef 8310 	mrs	r3, PRIMASK
 8002d64:	617b      	str	r3, [r7, #20]
  return(result);
 8002d66:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d68:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	f383 8810 	msr	PRIMASK, r3
}
 8002d74:	46c0      	nop			@ (mov r8, r8)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4926      	ldr	r1, [pc, #152]	@ (8002e1c <UART_EndRxTransfer+0xc4>)
 8002d82:	400a      	ands	r2, r1
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	f383 8810 	msr	PRIMASK, r3
}
 8002d90:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d92:	f3ef 8310 	mrs	r3, PRIMASK
 8002d96:	623b      	str	r3, [r7, #32]
  return(result);
 8002d98:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	f383 8810 	msr	PRIMASK, r3
}
 8002da6:	46c0      	nop			@ (mov r8, r8)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2101      	movs	r1, #1
 8002db4:	438a      	bics	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dbe:	f383 8810 	msr	PRIMASK, r3
}
 8002dc2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d118      	bne.n	8002dfe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8002dd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002dd2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f383 8810 	msr	PRIMASK, r3
}
 8002de0:	46c0      	nop			@ (mov r8, r8)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2110      	movs	r1, #16
 8002dee:	438a      	bics	r2, r1
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	f383 8810 	msr	PRIMASK, r3
}
 8002dfc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2280      	movs	r2, #128	@ 0x80
 8002e02:	2120      	movs	r1, #32
 8002e04:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e12:	46c0      	nop			@ (mov r8, r8)
 8002e14:	46bd      	mov	sp, r7
 8002e16:	b00e      	add	sp, #56	@ 0x38
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	46c0      	nop			@ (mov r8, r8)
 8002e1c:	fffffedf 	.word	0xfffffedf

08002e20 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	225a      	movs	r2, #90	@ 0x5a
 8002e32:	2100      	movs	r1, #0
 8002e34:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2252      	movs	r2, #82	@ 0x52
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	0018      	movs	r0, r3
 8002e42:	f7ff fbb3 	bl	80025ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e46:	46c0      	nop			@ (mov r8, r8)
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b004      	add	sp, #16
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b086      	sub	sp, #24
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e56:	f3ef 8310 	mrs	r3, PRIMASK
 8002e5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e5c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	2301      	movs	r3, #1
 8002e62:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f383 8810 	msr	PRIMASK, r3
}
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2140      	movs	r1, #64	@ 0x40
 8002e78:	438a      	bics	r2, r1
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	f383 8810 	msr	PRIMASK, r3
}
 8002e86:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	0018      	movs	r0, r3
 8002e98:	f7ff fb80 	bl	800259c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e9c:	46c0      	nop			@ (mov r8, r8)
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b006      	add	sp, #24
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b094      	sub	sp, #80	@ 0x50
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8002eac:	204e      	movs	r0, #78	@ 0x4e
 8002eae:	183b      	adds	r3, r7, r0
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	215c      	movs	r1, #92	@ 0x5c
 8002eb4:	5a52      	ldrh	r2, [r2, r1]
 8002eb6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2280      	movs	r2, #128	@ 0x80
 8002ebc:	589b      	ldr	r3, [r3, r2]
 8002ebe:	2b22      	cmp	r3, #34	@ 0x22
 8002ec0:	d000      	beq.n	8002ec4 <UART_RxISR_8BIT+0x20>
 8002ec2:	e0ba      	b.n	800303a <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	214c      	movs	r1, #76	@ 0x4c
 8002eca:	187b      	adds	r3, r7, r1
 8002ecc:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8002ece:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002ed0:	187b      	adds	r3, r7, r1
 8002ed2:	881b      	ldrh	r3, [r3, #0]
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	183b      	adds	r3, r7, r0
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	b2d9      	uxtb	r1, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ee0:	400a      	ands	r2, r1
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	225a      	movs	r2, #90	@ 0x5a
 8002ef4:	5a9b      	ldrh	r3, [r3, r2]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	b299      	uxth	r1, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	225a      	movs	r2, #90	@ 0x5a
 8002f00:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	225a      	movs	r2, #90	@ 0x5a
 8002f06:	5a9b      	ldrh	r3, [r3, r2]
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d000      	beq.n	8002f10 <UART_RxISR_8BIT+0x6c>
 8002f0e:	e09c      	b.n	800304a <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f10:	f3ef 8310 	mrs	r3, PRIMASK
 8002f14:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f20:	f383 8810 	msr	PRIMASK, r3
}
 8002f24:	46c0      	nop			@ (mov r8, r8)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4948      	ldr	r1, [pc, #288]	@ (8003054 <UART_RxISR_8BIT+0x1b0>)
 8002f32:	400a      	ands	r2, r1
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	f383 8810 	msr	PRIMASK, r3
}
 8002f40:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f42:	f3ef 8310 	mrs	r3, PRIMASK
 8002f46:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f52:	f383 8810 	msr	PRIMASK, r3
}
 8002f56:	46c0      	nop			@ (mov r8, r8)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2101      	movs	r1, #1
 8002f64:	438a      	bics	r2, r1
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f6e:	f383 8810 	msr	PRIMASK, r3
}
 8002f72:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2280      	movs	r2, #128	@ 0x80
 8002f78:	2120      	movs	r1, #32
 8002f7a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	2380      	movs	r3, #128	@ 0x80
 8002f90:	041b      	lsls	r3, r3, #16
 8002f92:	4013      	ands	r3, r2
 8002f94:	d018      	beq.n	8002fc8 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f96:	f3ef 8310 	mrs	r3, PRIMASK
 8002f9a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f9c:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	f383 8810 	msr	PRIMASK, r3
}
 8002faa:	46c0      	nop			@ (mov r8, r8)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4928      	ldr	r1, [pc, #160]	@ (8003058 <UART_RxISR_8BIT+0x1b4>)
 8002fb8:	400a      	ands	r2, r1
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fbe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	f383 8810 	msr	PRIMASK, r3
}
 8002fc6:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d12f      	bne.n	8003030 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8002fda:	60fb      	str	r3, [r7, #12]
  return(result);
 8002fdc:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	f383 8810 	msr	PRIMASK, r3
}
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2110      	movs	r1, #16
 8002ff8:	438a      	bics	r2, r1
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ffe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f383 8810 	msr	PRIMASK, r3
}
 8003006:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	2210      	movs	r2, #16
 8003010:	4013      	ands	r3, r2
 8003012:	2b10      	cmp	r3, #16
 8003014:	d103      	bne.n	800301e <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2210      	movs	r2, #16
 800301c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2258      	movs	r2, #88	@ 0x58
 8003022:	5a9a      	ldrh	r2, [r3, r2]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	0011      	movs	r1, r2
 8003028:	0018      	movs	r0, r3
 800302a:	f7ff fac7 	bl	80025bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800302e:	e00c      	b.n	800304a <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	0018      	movs	r0, r3
 8003034:	f7fd faec 	bl	8000610 <HAL_UART_RxCpltCallback>
}
 8003038:	e007      	b.n	800304a <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699a      	ldr	r2, [r3, #24]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2108      	movs	r1, #8
 8003046:	430a      	orrs	r2, r1
 8003048:	619a      	str	r2, [r3, #24]
}
 800304a:	46c0      	nop			@ (mov r8, r8)
 800304c:	46bd      	mov	sp, r7
 800304e:	b014      	add	sp, #80	@ 0x50
 8003050:	bd80      	pop	{r7, pc}
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	fffffedf 	.word	0xfffffedf
 8003058:	fbffffff 	.word	0xfbffffff

0800305c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b094      	sub	sp, #80	@ 0x50
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003064:	204e      	movs	r0, #78	@ 0x4e
 8003066:	183b      	adds	r3, r7, r0
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	215c      	movs	r1, #92	@ 0x5c
 800306c:	5a52      	ldrh	r2, [r2, r1]
 800306e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2280      	movs	r2, #128	@ 0x80
 8003074:	589b      	ldr	r3, [r3, r2]
 8003076:	2b22      	cmp	r3, #34	@ 0x22
 8003078:	d000      	beq.n	800307c <UART_RxISR_16BIT+0x20>
 800307a:	e0ba      	b.n	80031f2 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	214c      	movs	r1, #76	@ 0x4c
 8003082:	187b      	adds	r3, r7, r1
 8003084:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8003086:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308c:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800308e:	187b      	adds	r3, r7, r1
 8003090:	183a      	adds	r2, r7, r0
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	8812      	ldrh	r2, [r2, #0]
 8003096:	4013      	ands	r3, r2
 8003098:	b29a      	uxth	r2, r3
 800309a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800309c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a2:	1c9a      	adds	r2, r3, #2
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	225a      	movs	r2, #90	@ 0x5a
 80030ac:	5a9b      	ldrh	r3, [r3, r2]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b299      	uxth	r1, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	225a      	movs	r2, #90	@ 0x5a
 80030b8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	225a      	movs	r2, #90	@ 0x5a
 80030be:	5a9b      	ldrh	r3, [r3, r2]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d000      	beq.n	80030c8 <UART_RxISR_16BIT+0x6c>
 80030c6:	e09c      	b.n	8003202 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030c8:	f3ef 8310 	mrs	r3, PRIMASK
 80030cc:	623b      	str	r3, [r7, #32]
  return(result);
 80030ce:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80030d2:	2301      	movs	r3, #1
 80030d4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d8:	f383 8810 	msr	PRIMASK, r3
}
 80030dc:	46c0      	nop			@ (mov r8, r8)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4948      	ldr	r1, [pc, #288]	@ (800320c <UART_RxISR_16BIT+0x1b0>)
 80030ea:	400a      	ands	r2, r1
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f4:	f383 8810 	msr	PRIMASK, r3
}
 80030f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030fa:	f3ef 8310 	mrs	r3, PRIMASK
 80030fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8003100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003102:	643b      	str	r3, [r7, #64]	@ 0x40
 8003104:	2301      	movs	r3, #1
 8003106:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310a:	f383 8810 	msr	PRIMASK, r3
}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2101      	movs	r1, #1
 800311c:	438a      	bics	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003122:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003126:	f383 8810 	msr	PRIMASK, r3
}
 800312a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2280      	movs	r2, #128	@ 0x80
 8003130:	2120      	movs	r1, #32
 8003132:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	2380      	movs	r3, #128	@ 0x80
 8003148:	041b      	lsls	r3, r3, #16
 800314a:	4013      	ands	r3, r2
 800314c:	d018      	beq.n	8003180 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800314e:	f3ef 8310 	mrs	r3, PRIMASK
 8003152:	617b      	str	r3, [r7, #20]
  return(result);
 8003154:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003158:	2301      	movs	r3, #1
 800315a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	f383 8810 	msr	PRIMASK, r3
}
 8003162:	46c0      	nop			@ (mov r8, r8)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4928      	ldr	r1, [pc, #160]	@ (8003210 <UART_RxISR_16BIT+0x1b4>)
 8003170:	400a      	ands	r2, r1
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003176:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f383 8810 	msr	PRIMASK, r3
}
 800317e:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003184:	2b01      	cmp	r3, #1
 8003186:	d12f      	bne.n	80031e8 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800318e:	f3ef 8310 	mrs	r3, PRIMASK
 8003192:	60bb      	str	r3, [r7, #8]
  return(result);
 8003194:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003196:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003198:	2301      	movs	r3, #1
 800319a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f383 8810 	msr	PRIMASK, r3
}
 80031a2:	46c0      	nop			@ (mov r8, r8)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2110      	movs	r1, #16
 80031b0:	438a      	bics	r2, r1
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f383 8810 	msr	PRIMASK, r3
}
 80031be:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	2210      	movs	r2, #16
 80031c8:	4013      	ands	r3, r2
 80031ca:	2b10      	cmp	r3, #16
 80031cc:	d103      	bne.n	80031d6 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2210      	movs	r2, #16
 80031d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2258      	movs	r2, #88	@ 0x58
 80031da:	5a9a      	ldrh	r2, [r3, r2]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0011      	movs	r1, r2
 80031e0:	0018      	movs	r0, r3
 80031e2:	f7ff f9eb 	bl	80025bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80031e6:	e00c      	b.n	8003202 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f7fd fa10 	bl	8000610 <HAL_UART_RxCpltCallback>
}
 80031f0:	e007      	b.n	8003202 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699a      	ldr	r2, [r3, #24]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2108      	movs	r1, #8
 80031fe:	430a      	orrs	r2, r1
 8003200:	619a      	str	r2, [r3, #24]
}
 8003202:	46c0      	nop			@ (mov r8, r8)
 8003204:	46bd      	mov	sp, r7
 8003206:	b014      	add	sp, #80	@ 0x50
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			@ (mov r8, r8)
 800320c:	fffffedf 	.word	0xfffffedf
 8003210:	fbffffff 	.word	0xfbffffff

08003214 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800321c:	46c0      	nop			@ (mov r8, r8)
 800321e:	46bd      	mov	sp, r7
 8003220:	b002      	add	sp, #8
 8003222:	bd80      	pop	{r7, pc}

08003224 <srand>:
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <srand+0x48>)
 8003226:	b570      	push	{r4, r5, r6, lr}
 8003228:	681d      	ldr	r5, [r3, #0]
 800322a:	0004      	movs	r4, r0
 800322c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800322e:	2b00      	cmp	r3, #0
 8003230:	d116      	bne.n	8003260 <srand+0x3c>
 8003232:	2018      	movs	r0, #24
 8003234:	f000 fa68 	bl	8003708 <malloc>
 8003238:	1e02      	subs	r2, r0, #0
 800323a:	6328      	str	r0, [r5, #48]	@ 0x30
 800323c:	d104      	bne.n	8003248 <srand+0x24>
 800323e:	2146      	movs	r1, #70	@ 0x46
 8003240:	4b0b      	ldr	r3, [pc, #44]	@ (8003270 <srand+0x4c>)
 8003242:	480c      	ldr	r0, [pc, #48]	@ (8003274 <srand+0x50>)
 8003244:	f000 f9f8 	bl	8003638 <__assert_func>
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <srand+0x54>)
 800324a:	2100      	movs	r1, #0
 800324c:	6003      	str	r3, [r0, #0]
 800324e:	4b0b      	ldr	r3, [pc, #44]	@ (800327c <srand+0x58>)
 8003250:	6043      	str	r3, [r0, #4]
 8003252:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <srand+0x5c>)
 8003254:	6083      	str	r3, [r0, #8]
 8003256:	230b      	movs	r3, #11
 8003258:	8183      	strh	r3, [r0, #12]
 800325a:	2001      	movs	r0, #1
 800325c:	6110      	str	r0, [r2, #16]
 800325e:	6151      	str	r1, [r2, #20]
 8003260:	2200      	movs	r2, #0
 8003262:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003264:	611c      	str	r4, [r3, #16]
 8003266:	615a      	str	r2, [r3, #20]
 8003268:	bd70      	pop	{r4, r5, r6, pc}
 800326a:	46c0      	nop			@ (mov r8, r8)
 800326c:	20000018 	.word	0x20000018
 8003270:	08004310 	.word	0x08004310
 8003274:	08004327 	.word	0x08004327
 8003278:	abcd330e 	.word	0xabcd330e
 800327c:	e66d1234 	.word	0xe66d1234
 8003280:	0005deec 	.word	0x0005deec

08003284 <rand>:
 8003284:	4b16      	ldr	r3, [pc, #88]	@ (80032e0 <rand+0x5c>)
 8003286:	b510      	push	{r4, lr}
 8003288:	681c      	ldr	r4, [r3, #0]
 800328a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800328c:	2b00      	cmp	r3, #0
 800328e:	d116      	bne.n	80032be <rand+0x3a>
 8003290:	2018      	movs	r0, #24
 8003292:	f000 fa39 	bl	8003708 <malloc>
 8003296:	1e02      	subs	r2, r0, #0
 8003298:	6320      	str	r0, [r4, #48]	@ 0x30
 800329a:	d104      	bne.n	80032a6 <rand+0x22>
 800329c:	2152      	movs	r1, #82	@ 0x52
 800329e:	4b11      	ldr	r3, [pc, #68]	@ (80032e4 <rand+0x60>)
 80032a0:	4811      	ldr	r0, [pc, #68]	@ (80032e8 <rand+0x64>)
 80032a2:	f000 f9c9 	bl	8003638 <__assert_func>
 80032a6:	4b11      	ldr	r3, [pc, #68]	@ (80032ec <rand+0x68>)
 80032a8:	2100      	movs	r1, #0
 80032aa:	6003      	str	r3, [r0, #0]
 80032ac:	4b10      	ldr	r3, [pc, #64]	@ (80032f0 <rand+0x6c>)
 80032ae:	6043      	str	r3, [r0, #4]
 80032b0:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <rand+0x70>)
 80032b2:	6083      	str	r3, [r0, #8]
 80032b4:	230b      	movs	r3, #11
 80032b6:	8183      	strh	r3, [r0, #12]
 80032b8:	2001      	movs	r0, #1
 80032ba:	6110      	str	r0, [r2, #16]
 80032bc:	6151      	str	r1, [r2, #20]
 80032be:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 80032c0:	4a0d      	ldr	r2, [pc, #52]	@ (80032f8 <rand+0x74>)
 80032c2:	6920      	ldr	r0, [r4, #16]
 80032c4:	6961      	ldr	r1, [r4, #20]
 80032c6:	4b0d      	ldr	r3, [pc, #52]	@ (80032fc <rand+0x78>)
 80032c8:	f7fd f89e 	bl	8000408 <__aeabi_lmul>
 80032cc:	2201      	movs	r2, #1
 80032ce:	2300      	movs	r3, #0
 80032d0:	1880      	adds	r0, r0, r2
 80032d2:	4159      	adcs	r1, r3
 80032d4:	6120      	str	r0, [r4, #16]
 80032d6:	6161      	str	r1, [r4, #20]
 80032d8:	0048      	lsls	r0, r1, #1
 80032da:	0840      	lsrs	r0, r0, #1
 80032dc:	bd10      	pop	{r4, pc}
 80032de:	46c0      	nop			@ (mov r8, r8)
 80032e0:	20000018 	.word	0x20000018
 80032e4:	08004310 	.word	0x08004310
 80032e8:	08004327 	.word	0x08004327
 80032ec:	abcd330e 	.word	0xabcd330e
 80032f0:	e66d1234 	.word	0xe66d1234
 80032f4:	0005deec 	.word	0x0005deec
 80032f8:	4c957f2d 	.word	0x4c957f2d
 80032fc:	5851f42d 	.word	0x5851f42d

08003300 <std>:
 8003300:	2300      	movs	r3, #0
 8003302:	b510      	push	{r4, lr}
 8003304:	0004      	movs	r4, r0
 8003306:	6003      	str	r3, [r0, #0]
 8003308:	6043      	str	r3, [r0, #4]
 800330a:	6083      	str	r3, [r0, #8]
 800330c:	8181      	strh	r1, [r0, #12]
 800330e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003310:	81c2      	strh	r2, [r0, #14]
 8003312:	6103      	str	r3, [r0, #16]
 8003314:	6143      	str	r3, [r0, #20]
 8003316:	6183      	str	r3, [r0, #24]
 8003318:	0019      	movs	r1, r3
 800331a:	2208      	movs	r2, #8
 800331c:	305c      	adds	r0, #92	@ 0x5c
 800331e:	f000 f8ff 	bl	8003520 <memset>
 8003322:	4b0b      	ldr	r3, [pc, #44]	@ (8003350 <std+0x50>)
 8003324:	6224      	str	r4, [r4, #32]
 8003326:	6263      	str	r3, [r4, #36]	@ 0x24
 8003328:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <std+0x54>)
 800332a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800332c:	4b0a      	ldr	r3, [pc, #40]	@ (8003358 <std+0x58>)
 800332e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003330:	4b0a      	ldr	r3, [pc, #40]	@ (800335c <std+0x5c>)
 8003332:	6323      	str	r3, [r4, #48]	@ 0x30
 8003334:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <std+0x60>)
 8003336:	429c      	cmp	r4, r3
 8003338:	d005      	beq.n	8003346 <std+0x46>
 800333a:	4b0a      	ldr	r3, [pc, #40]	@ (8003364 <std+0x64>)
 800333c:	429c      	cmp	r4, r3
 800333e:	d002      	beq.n	8003346 <std+0x46>
 8003340:	4b09      	ldr	r3, [pc, #36]	@ (8003368 <std+0x68>)
 8003342:	429c      	cmp	r4, r3
 8003344:	d103      	bne.n	800334e <std+0x4e>
 8003346:	0020      	movs	r0, r4
 8003348:	3058      	adds	r0, #88	@ 0x58
 800334a:	f000 f969 	bl	8003620 <__retarget_lock_init_recursive>
 800334e:	bd10      	pop	{r4, pc}
 8003350:	08003489 	.word	0x08003489
 8003354:	080034b1 	.word	0x080034b1
 8003358:	080034e9 	.word	0x080034e9
 800335c:	08003515 	.word	0x08003515
 8003360:	20000184 	.word	0x20000184
 8003364:	200001ec 	.word	0x200001ec
 8003368:	20000254 	.word	0x20000254

0800336c <stdio_exit_handler>:
 800336c:	b510      	push	{r4, lr}
 800336e:	4a03      	ldr	r2, [pc, #12]	@ (800337c <stdio_exit_handler+0x10>)
 8003370:	4903      	ldr	r1, [pc, #12]	@ (8003380 <stdio_exit_handler+0x14>)
 8003372:	4804      	ldr	r0, [pc, #16]	@ (8003384 <stdio_exit_handler+0x18>)
 8003374:	f000 f86c 	bl	8003450 <_fwalk_sglue>
 8003378:	bd10      	pop	{r4, pc}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	2000000c 	.word	0x2000000c
 8003380:	0800398d 	.word	0x0800398d
 8003384:	2000001c 	.word	0x2000001c

08003388 <cleanup_stdio>:
 8003388:	6841      	ldr	r1, [r0, #4]
 800338a:	4b0b      	ldr	r3, [pc, #44]	@ (80033b8 <cleanup_stdio+0x30>)
 800338c:	b510      	push	{r4, lr}
 800338e:	0004      	movs	r4, r0
 8003390:	4299      	cmp	r1, r3
 8003392:	d001      	beq.n	8003398 <cleanup_stdio+0x10>
 8003394:	f000 fafa 	bl	800398c <_fflush_r>
 8003398:	68a1      	ldr	r1, [r4, #8]
 800339a:	4b08      	ldr	r3, [pc, #32]	@ (80033bc <cleanup_stdio+0x34>)
 800339c:	4299      	cmp	r1, r3
 800339e:	d002      	beq.n	80033a6 <cleanup_stdio+0x1e>
 80033a0:	0020      	movs	r0, r4
 80033a2:	f000 faf3 	bl	800398c <_fflush_r>
 80033a6:	68e1      	ldr	r1, [r4, #12]
 80033a8:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <cleanup_stdio+0x38>)
 80033aa:	4299      	cmp	r1, r3
 80033ac:	d002      	beq.n	80033b4 <cleanup_stdio+0x2c>
 80033ae:	0020      	movs	r0, r4
 80033b0:	f000 faec 	bl	800398c <_fflush_r>
 80033b4:	bd10      	pop	{r4, pc}
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	20000184 	.word	0x20000184
 80033bc:	200001ec 	.word	0x200001ec
 80033c0:	20000254 	.word	0x20000254

080033c4 <global_stdio_init.part.0>:
 80033c4:	b510      	push	{r4, lr}
 80033c6:	4b09      	ldr	r3, [pc, #36]	@ (80033ec <global_stdio_init.part.0+0x28>)
 80033c8:	4a09      	ldr	r2, [pc, #36]	@ (80033f0 <global_stdio_init.part.0+0x2c>)
 80033ca:	2104      	movs	r1, #4
 80033cc:	601a      	str	r2, [r3, #0]
 80033ce:	4809      	ldr	r0, [pc, #36]	@ (80033f4 <global_stdio_init.part.0+0x30>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	f7ff ff95 	bl	8003300 <std>
 80033d6:	2201      	movs	r2, #1
 80033d8:	2109      	movs	r1, #9
 80033da:	4807      	ldr	r0, [pc, #28]	@ (80033f8 <global_stdio_init.part.0+0x34>)
 80033dc:	f7ff ff90 	bl	8003300 <std>
 80033e0:	2202      	movs	r2, #2
 80033e2:	2112      	movs	r1, #18
 80033e4:	4805      	ldr	r0, [pc, #20]	@ (80033fc <global_stdio_init.part.0+0x38>)
 80033e6:	f7ff ff8b 	bl	8003300 <std>
 80033ea:	bd10      	pop	{r4, pc}
 80033ec:	200002bc 	.word	0x200002bc
 80033f0:	0800336d 	.word	0x0800336d
 80033f4:	20000184 	.word	0x20000184
 80033f8:	200001ec 	.word	0x200001ec
 80033fc:	20000254 	.word	0x20000254

08003400 <__sfp_lock_acquire>:
 8003400:	b510      	push	{r4, lr}
 8003402:	4802      	ldr	r0, [pc, #8]	@ (800340c <__sfp_lock_acquire+0xc>)
 8003404:	f000 f90d 	bl	8003622 <__retarget_lock_acquire_recursive>
 8003408:	bd10      	pop	{r4, pc}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	200002c5 	.word	0x200002c5

08003410 <__sfp_lock_release>:
 8003410:	b510      	push	{r4, lr}
 8003412:	4802      	ldr	r0, [pc, #8]	@ (800341c <__sfp_lock_release+0xc>)
 8003414:	f000 f906 	bl	8003624 <__retarget_lock_release_recursive>
 8003418:	bd10      	pop	{r4, pc}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	200002c5 	.word	0x200002c5

08003420 <__sinit>:
 8003420:	b510      	push	{r4, lr}
 8003422:	0004      	movs	r4, r0
 8003424:	f7ff ffec 	bl	8003400 <__sfp_lock_acquire>
 8003428:	6a23      	ldr	r3, [r4, #32]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <__sinit+0x14>
 800342e:	f7ff ffef 	bl	8003410 <__sfp_lock_release>
 8003432:	bd10      	pop	{r4, pc}
 8003434:	4b04      	ldr	r3, [pc, #16]	@ (8003448 <__sinit+0x28>)
 8003436:	6223      	str	r3, [r4, #32]
 8003438:	4b04      	ldr	r3, [pc, #16]	@ (800344c <__sinit+0x2c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1f6      	bne.n	800342e <__sinit+0xe>
 8003440:	f7ff ffc0 	bl	80033c4 <global_stdio_init.part.0>
 8003444:	e7f3      	b.n	800342e <__sinit+0xe>
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	08003389 	.word	0x08003389
 800344c:	200002bc 	.word	0x200002bc

08003450 <_fwalk_sglue>:
 8003450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003452:	0014      	movs	r4, r2
 8003454:	2600      	movs	r6, #0
 8003456:	9000      	str	r0, [sp, #0]
 8003458:	9101      	str	r1, [sp, #4]
 800345a:	68a5      	ldr	r5, [r4, #8]
 800345c:	6867      	ldr	r7, [r4, #4]
 800345e:	3f01      	subs	r7, #1
 8003460:	d504      	bpl.n	800346c <_fwalk_sglue+0x1c>
 8003462:	6824      	ldr	r4, [r4, #0]
 8003464:	2c00      	cmp	r4, #0
 8003466:	d1f8      	bne.n	800345a <_fwalk_sglue+0xa>
 8003468:	0030      	movs	r0, r6
 800346a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800346c:	89ab      	ldrh	r3, [r5, #12]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d908      	bls.n	8003484 <_fwalk_sglue+0x34>
 8003472:	220e      	movs	r2, #14
 8003474:	5eab      	ldrsh	r3, [r5, r2]
 8003476:	3301      	adds	r3, #1
 8003478:	d004      	beq.n	8003484 <_fwalk_sglue+0x34>
 800347a:	0029      	movs	r1, r5
 800347c:	9800      	ldr	r0, [sp, #0]
 800347e:	9b01      	ldr	r3, [sp, #4]
 8003480:	4798      	blx	r3
 8003482:	4306      	orrs	r6, r0
 8003484:	3568      	adds	r5, #104	@ 0x68
 8003486:	e7ea      	b.n	800345e <_fwalk_sglue+0xe>

08003488 <__sread>:
 8003488:	b570      	push	{r4, r5, r6, lr}
 800348a:	000c      	movs	r4, r1
 800348c:	250e      	movs	r5, #14
 800348e:	5f49      	ldrsh	r1, [r1, r5]
 8003490:	f000 f874 	bl	800357c <_read_r>
 8003494:	2800      	cmp	r0, #0
 8003496:	db03      	blt.n	80034a0 <__sread+0x18>
 8003498:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800349a:	181b      	adds	r3, r3, r0
 800349c:	6563      	str	r3, [r4, #84]	@ 0x54
 800349e:	bd70      	pop	{r4, r5, r6, pc}
 80034a0:	89a3      	ldrh	r3, [r4, #12]
 80034a2:	4a02      	ldr	r2, [pc, #8]	@ (80034ac <__sread+0x24>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	81a3      	strh	r3, [r4, #12]
 80034a8:	e7f9      	b.n	800349e <__sread+0x16>
 80034aa:	46c0      	nop			@ (mov r8, r8)
 80034ac:	ffffefff 	.word	0xffffefff

080034b0 <__swrite>:
 80034b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034b2:	001f      	movs	r7, r3
 80034b4:	898b      	ldrh	r3, [r1, #12]
 80034b6:	0005      	movs	r5, r0
 80034b8:	000c      	movs	r4, r1
 80034ba:	0016      	movs	r6, r2
 80034bc:	05db      	lsls	r3, r3, #23
 80034be:	d505      	bpl.n	80034cc <__swrite+0x1c>
 80034c0:	230e      	movs	r3, #14
 80034c2:	5ec9      	ldrsh	r1, [r1, r3]
 80034c4:	2200      	movs	r2, #0
 80034c6:	2302      	movs	r3, #2
 80034c8:	f000 f844 	bl	8003554 <_lseek_r>
 80034cc:	89a3      	ldrh	r3, [r4, #12]
 80034ce:	4a05      	ldr	r2, [pc, #20]	@ (80034e4 <__swrite+0x34>)
 80034d0:	0028      	movs	r0, r5
 80034d2:	4013      	ands	r3, r2
 80034d4:	81a3      	strh	r3, [r4, #12]
 80034d6:	0032      	movs	r2, r6
 80034d8:	230e      	movs	r3, #14
 80034da:	5ee1      	ldrsh	r1, [r4, r3]
 80034dc:	003b      	movs	r3, r7
 80034de:	f000 f861 	bl	80035a4 <_write_r>
 80034e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034e4:	ffffefff 	.word	0xffffefff

080034e8 <__sseek>:
 80034e8:	b570      	push	{r4, r5, r6, lr}
 80034ea:	000c      	movs	r4, r1
 80034ec:	250e      	movs	r5, #14
 80034ee:	5f49      	ldrsh	r1, [r1, r5]
 80034f0:	f000 f830 	bl	8003554 <_lseek_r>
 80034f4:	89a3      	ldrh	r3, [r4, #12]
 80034f6:	1c42      	adds	r2, r0, #1
 80034f8:	d103      	bne.n	8003502 <__sseek+0x1a>
 80034fa:	4a05      	ldr	r2, [pc, #20]	@ (8003510 <__sseek+0x28>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	81a3      	strh	r3, [r4, #12]
 8003500:	bd70      	pop	{r4, r5, r6, pc}
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	0152      	lsls	r2, r2, #5
 8003506:	4313      	orrs	r3, r2
 8003508:	81a3      	strh	r3, [r4, #12]
 800350a:	6560      	str	r0, [r4, #84]	@ 0x54
 800350c:	e7f8      	b.n	8003500 <__sseek+0x18>
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	ffffefff 	.word	0xffffefff

08003514 <__sclose>:
 8003514:	b510      	push	{r4, lr}
 8003516:	230e      	movs	r3, #14
 8003518:	5ec9      	ldrsh	r1, [r1, r3]
 800351a:	f000 f809 	bl	8003530 <_close_r>
 800351e:	bd10      	pop	{r4, pc}

08003520 <memset>:
 8003520:	0003      	movs	r3, r0
 8003522:	1882      	adds	r2, r0, r2
 8003524:	4293      	cmp	r3, r2
 8003526:	d100      	bne.n	800352a <memset+0xa>
 8003528:	4770      	bx	lr
 800352a:	7019      	strb	r1, [r3, #0]
 800352c:	3301      	adds	r3, #1
 800352e:	e7f9      	b.n	8003524 <memset+0x4>

08003530 <_close_r>:
 8003530:	2300      	movs	r3, #0
 8003532:	b570      	push	{r4, r5, r6, lr}
 8003534:	4d06      	ldr	r5, [pc, #24]	@ (8003550 <_close_r+0x20>)
 8003536:	0004      	movs	r4, r0
 8003538:	0008      	movs	r0, r1
 800353a:	602b      	str	r3, [r5, #0]
 800353c:	f7fd face 	bl	8000adc <_close>
 8003540:	1c43      	adds	r3, r0, #1
 8003542:	d103      	bne.n	800354c <_close_r+0x1c>
 8003544:	682b      	ldr	r3, [r5, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d000      	beq.n	800354c <_close_r+0x1c>
 800354a:	6023      	str	r3, [r4, #0]
 800354c:	bd70      	pop	{r4, r5, r6, pc}
 800354e:	46c0      	nop			@ (mov r8, r8)
 8003550:	200002c0 	.word	0x200002c0

08003554 <_lseek_r>:
 8003554:	b570      	push	{r4, r5, r6, lr}
 8003556:	0004      	movs	r4, r0
 8003558:	0008      	movs	r0, r1
 800355a:	0011      	movs	r1, r2
 800355c:	001a      	movs	r2, r3
 800355e:	2300      	movs	r3, #0
 8003560:	4d05      	ldr	r5, [pc, #20]	@ (8003578 <_lseek_r+0x24>)
 8003562:	602b      	str	r3, [r5, #0]
 8003564:	f7fd fadb 	bl	8000b1e <_lseek>
 8003568:	1c43      	adds	r3, r0, #1
 800356a:	d103      	bne.n	8003574 <_lseek_r+0x20>
 800356c:	682b      	ldr	r3, [r5, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d000      	beq.n	8003574 <_lseek_r+0x20>
 8003572:	6023      	str	r3, [r4, #0]
 8003574:	bd70      	pop	{r4, r5, r6, pc}
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	200002c0 	.word	0x200002c0

0800357c <_read_r>:
 800357c:	b570      	push	{r4, r5, r6, lr}
 800357e:	0004      	movs	r4, r0
 8003580:	0008      	movs	r0, r1
 8003582:	0011      	movs	r1, r2
 8003584:	001a      	movs	r2, r3
 8003586:	2300      	movs	r3, #0
 8003588:	4d05      	ldr	r5, [pc, #20]	@ (80035a0 <_read_r+0x24>)
 800358a:	602b      	str	r3, [r5, #0]
 800358c:	f7fd fa6d 	bl	8000a6a <_read>
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	d103      	bne.n	800359c <_read_r+0x20>
 8003594:	682b      	ldr	r3, [r5, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d000      	beq.n	800359c <_read_r+0x20>
 800359a:	6023      	str	r3, [r4, #0]
 800359c:	bd70      	pop	{r4, r5, r6, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	200002c0 	.word	0x200002c0

080035a4 <_write_r>:
 80035a4:	b570      	push	{r4, r5, r6, lr}
 80035a6:	0004      	movs	r4, r0
 80035a8:	0008      	movs	r0, r1
 80035aa:	0011      	movs	r1, r2
 80035ac:	001a      	movs	r2, r3
 80035ae:	2300      	movs	r3, #0
 80035b0:	4d05      	ldr	r5, [pc, #20]	@ (80035c8 <_write_r+0x24>)
 80035b2:	602b      	str	r3, [r5, #0]
 80035b4:	f7fd fa76 	bl	8000aa4 <_write>
 80035b8:	1c43      	adds	r3, r0, #1
 80035ba:	d103      	bne.n	80035c4 <_write_r+0x20>
 80035bc:	682b      	ldr	r3, [r5, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d000      	beq.n	80035c4 <_write_r+0x20>
 80035c2:	6023      	str	r3, [r4, #0]
 80035c4:	bd70      	pop	{r4, r5, r6, pc}
 80035c6:	46c0      	nop			@ (mov r8, r8)
 80035c8:	200002c0 	.word	0x200002c0

080035cc <__errno>:
 80035cc:	4b01      	ldr	r3, [pc, #4]	@ (80035d4 <__errno+0x8>)
 80035ce:	6818      	ldr	r0, [r3, #0]
 80035d0:	4770      	bx	lr
 80035d2:	46c0      	nop			@ (mov r8, r8)
 80035d4:	20000018 	.word	0x20000018

080035d8 <__libc_init_array>:
 80035d8:	b570      	push	{r4, r5, r6, lr}
 80035da:	2600      	movs	r6, #0
 80035dc:	4c0c      	ldr	r4, [pc, #48]	@ (8003610 <__libc_init_array+0x38>)
 80035de:	4d0d      	ldr	r5, [pc, #52]	@ (8003614 <__libc_init_array+0x3c>)
 80035e0:	1b64      	subs	r4, r4, r5
 80035e2:	10a4      	asrs	r4, r4, #2
 80035e4:	42a6      	cmp	r6, r4
 80035e6:	d109      	bne.n	80035fc <__libc_init_array+0x24>
 80035e8:	2600      	movs	r6, #0
 80035ea:	f000 fe69 	bl	80042c0 <_init>
 80035ee:	4c0a      	ldr	r4, [pc, #40]	@ (8003618 <__libc_init_array+0x40>)
 80035f0:	4d0a      	ldr	r5, [pc, #40]	@ (800361c <__libc_init_array+0x44>)
 80035f2:	1b64      	subs	r4, r4, r5
 80035f4:	10a4      	asrs	r4, r4, #2
 80035f6:	42a6      	cmp	r6, r4
 80035f8:	d105      	bne.n	8003606 <__libc_init_array+0x2e>
 80035fa:	bd70      	pop	{r4, r5, r6, pc}
 80035fc:	00b3      	lsls	r3, r6, #2
 80035fe:	58eb      	ldr	r3, [r5, r3]
 8003600:	4798      	blx	r3
 8003602:	3601      	adds	r6, #1
 8003604:	e7ee      	b.n	80035e4 <__libc_init_array+0xc>
 8003606:	00b3      	lsls	r3, r6, #2
 8003608:	58eb      	ldr	r3, [r5, r3]
 800360a:	4798      	blx	r3
 800360c:	3601      	adds	r6, #1
 800360e:	e7f2      	b.n	80035f6 <__libc_init_array+0x1e>
 8003610:	080043f0 	.word	0x080043f0
 8003614:	080043f0 	.word	0x080043f0
 8003618:	080043f4 	.word	0x080043f4
 800361c:	080043f0 	.word	0x080043f0

08003620 <__retarget_lock_init_recursive>:
 8003620:	4770      	bx	lr

08003622 <__retarget_lock_acquire_recursive>:
 8003622:	4770      	bx	lr

08003624 <__retarget_lock_release_recursive>:
 8003624:	4770      	bx	lr

08003626 <memcpy>:
 8003626:	2300      	movs	r3, #0
 8003628:	b510      	push	{r4, lr}
 800362a:	429a      	cmp	r2, r3
 800362c:	d100      	bne.n	8003630 <memcpy+0xa>
 800362e:	bd10      	pop	{r4, pc}
 8003630:	5ccc      	ldrb	r4, [r1, r3]
 8003632:	54c4      	strb	r4, [r0, r3]
 8003634:	3301      	adds	r3, #1
 8003636:	e7f8      	b.n	800362a <memcpy+0x4>

08003638 <__assert_func>:
 8003638:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800363a:	0014      	movs	r4, r2
 800363c:	001a      	movs	r2, r3
 800363e:	4b09      	ldr	r3, [pc, #36]	@ (8003664 <__assert_func+0x2c>)
 8003640:	0005      	movs	r5, r0
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	000e      	movs	r6, r1
 8003646:	68d8      	ldr	r0, [r3, #12]
 8003648:	4b07      	ldr	r3, [pc, #28]	@ (8003668 <__assert_func+0x30>)
 800364a:	2c00      	cmp	r4, #0
 800364c:	d101      	bne.n	8003652 <__assert_func+0x1a>
 800364e:	4b07      	ldr	r3, [pc, #28]	@ (800366c <__assert_func+0x34>)
 8003650:	001c      	movs	r4, r3
 8003652:	4907      	ldr	r1, [pc, #28]	@ (8003670 <__assert_func+0x38>)
 8003654:	9301      	str	r3, [sp, #4]
 8003656:	9402      	str	r4, [sp, #8]
 8003658:	002b      	movs	r3, r5
 800365a:	9600      	str	r6, [sp, #0]
 800365c:	f000 f9c2 	bl	80039e4 <fiprintf>
 8003660:	f000 f9e2 	bl	8003a28 <abort>
 8003664:	20000018 	.word	0x20000018
 8003668:	0800437f 	.word	0x0800437f
 800366c:	080043ba 	.word	0x080043ba
 8003670:	0800438c 	.word	0x0800438c

08003674 <_free_r>:
 8003674:	b570      	push	{r4, r5, r6, lr}
 8003676:	0005      	movs	r5, r0
 8003678:	1e0c      	subs	r4, r1, #0
 800367a:	d010      	beq.n	800369e <_free_r+0x2a>
 800367c:	3c04      	subs	r4, #4
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	da00      	bge.n	8003686 <_free_r+0x12>
 8003684:	18e4      	adds	r4, r4, r3
 8003686:	0028      	movs	r0, r5
 8003688:	f000 f8ea 	bl	8003860 <__malloc_lock>
 800368c:	4a1d      	ldr	r2, [pc, #116]	@ (8003704 <_free_r+0x90>)
 800368e:	6813      	ldr	r3, [r2, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d105      	bne.n	80036a0 <_free_r+0x2c>
 8003694:	6063      	str	r3, [r4, #4]
 8003696:	6014      	str	r4, [r2, #0]
 8003698:	0028      	movs	r0, r5
 800369a:	f000 f8e9 	bl	8003870 <__malloc_unlock>
 800369e:	bd70      	pop	{r4, r5, r6, pc}
 80036a0:	42a3      	cmp	r3, r4
 80036a2:	d908      	bls.n	80036b6 <_free_r+0x42>
 80036a4:	6820      	ldr	r0, [r4, #0]
 80036a6:	1821      	adds	r1, r4, r0
 80036a8:	428b      	cmp	r3, r1
 80036aa:	d1f3      	bne.n	8003694 <_free_r+0x20>
 80036ac:	6819      	ldr	r1, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	1809      	adds	r1, r1, r0
 80036b2:	6021      	str	r1, [r4, #0]
 80036b4:	e7ee      	b.n	8003694 <_free_r+0x20>
 80036b6:	001a      	movs	r2, r3
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <_free_r+0x4e>
 80036be:	42a3      	cmp	r3, r4
 80036c0:	d9f9      	bls.n	80036b6 <_free_r+0x42>
 80036c2:	6811      	ldr	r1, [r2, #0]
 80036c4:	1850      	adds	r0, r2, r1
 80036c6:	42a0      	cmp	r0, r4
 80036c8:	d10b      	bne.n	80036e2 <_free_r+0x6e>
 80036ca:	6820      	ldr	r0, [r4, #0]
 80036cc:	1809      	adds	r1, r1, r0
 80036ce:	1850      	adds	r0, r2, r1
 80036d0:	6011      	str	r1, [r2, #0]
 80036d2:	4283      	cmp	r3, r0
 80036d4:	d1e0      	bne.n	8003698 <_free_r+0x24>
 80036d6:	6818      	ldr	r0, [r3, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	1841      	adds	r1, r0, r1
 80036dc:	6011      	str	r1, [r2, #0]
 80036de:	6053      	str	r3, [r2, #4]
 80036e0:	e7da      	b.n	8003698 <_free_r+0x24>
 80036e2:	42a0      	cmp	r0, r4
 80036e4:	d902      	bls.n	80036ec <_free_r+0x78>
 80036e6:	230c      	movs	r3, #12
 80036e8:	602b      	str	r3, [r5, #0]
 80036ea:	e7d5      	b.n	8003698 <_free_r+0x24>
 80036ec:	6820      	ldr	r0, [r4, #0]
 80036ee:	1821      	adds	r1, r4, r0
 80036f0:	428b      	cmp	r3, r1
 80036f2:	d103      	bne.n	80036fc <_free_r+0x88>
 80036f4:	6819      	ldr	r1, [r3, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	1809      	adds	r1, r1, r0
 80036fa:	6021      	str	r1, [r4, #0]
 80036fc:	6063      	str	r3, [r4, #4]
 80036fe:	6054      	str	r4, [r2, #4]
 8003700:	e7ca      	b.n	8003698 <_free_r+0x24>
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	200002cc 	.word	0x200002cc

08003708 <malloc>:
 8003708:	b510      	push	{r4, lr}
 800370a:	4b03      	ldr	r3, [pc, #12]	@ (8003718 <malloc+0x10>)
 800370c:	0001      	movs	r1, r0
 800370e:	6818      	ldr	r0, [r3, #0]
 8003710:	f000 f826 	bl	8003760 <_malloc_r>
 8003714:	bd10      	pop	{r4, pc}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	20000018 	.word	0x20000018

0800371c <sbrk_aligned>:
 800371c:	b570      	push	{r4, r5, r6, lr}
 800371e:	4e0f      	ldr	r6, [pc, #60]	@ (800375c <sbrk_aligned+0x40>)
 8003720:	000d      	movs	r5, r1
 8003722:	6831      	ldr	r1, [r6, #0]
 8003724:	0004      	movs	r4, r0
 8003726:	2900      	cmp	r1, #0
 8003728:	d102      	bne.n	8003730 <sbrk_aligned+0x14>
 800372a:	f000 f96b 	bl	8003a04 <_sbrk_r>
 800372e:	6030      	str	r0, [r6, #0]
 8003730:	0029      	movs	r1, r5
 8003732:	0020      	movs	r0, r4
 8003734:	f000 f966 	bl	8003a04 <_sbrk_r>
 8003738:	1c43      	adds	r3, r0, #1
 800373a:	d103      	bne.n	8003744 <sbrk_aligned+0x28>
 800373c:	2501      	movs	r5, #1
 800373e:	426d      	negs	r5, r5
 8003740:	0028      	movs	r0, r5
 8003742:	bd70      	pop	{r4, r5, r6, pc}
 8003744:	2303      	movs	r3, #3
 8003746:	1cc5      	adds	r5, r0, #3
 8003748:	439d      	bics	r5, r3
 800374a:	42a8      	cmp	r0, r5
 800374c:	d0f8      	beq.n	8003740 <sbrk_aligned+0x24>
 800374e:	1a29      	subs	r1, r5, r0
 8003750:	0020      	movs	r0, r4
 8003752:	f000 f957 	bl	8003a04 <_sbrk_r>
 8003756:	3001      	adds	r0, #1
 8003758:	d1f2      	bne.n	8003740 <sbrk_aligned+0x24>
 800375a:	e7ef      	b.n	800373c <sbrk_aligned+0x20>
 800375c:	200002c8 	.word	0x200002c8

08003760 <_malloc_r>:
 8003760:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003762:	2203      	movs	r2, #3
 8003764:	1ccb      	adds	r3, r1, #3
 8003766:	4393      	bics	r3, r2
 8003768:	3308      	adds	r3, #8
 800376a:	0005      	movs	r5, r0
 800376c:	001f      	movs	r7, r3
 800376e:	2b0c      	cmp	r3, #12
 8003770:	d234      	bcs.n	80037dc <_malloc_r+0x7c>
 8003772:	270c      	movs	r7, #12
 8003774:	42b9      	cmp	r1, r7
 8003776:	d833      	bhi.n	80037e0 <_malloc_r+0x80>
 8003778:	0028      	movs	r0, r5
 800377a:	f000 f871 	bl	8003860 <__malloc_lock>
 800377e:	4e37      	ldr	r6, [pc, #220]	@ (800385c <_malloc_r+0xfc>)
 8003780:	6833      	ldr	r3, [r6, #0]
 8003782:	001c      	movs	r4, r3
 8003784:	2c00      	cmp	r4, #0
 8003786:	d12f      	bne.n	80037e8 <_malloc_r+0x88>
 8003788:	0039      	movs	r1, r7
 800378a:	0028      	movs	r0, r5
 800378c:	f7ff ffc6 	bl	800371c <sbrk_aligned>
 8003790:	0004      	movs	r4, r0
 8003792:	1c43      	adds	r3, r0, #1
 8003794:	d15f      	bne.n	8003856 <_malloc_r+0xf6>
 8003796:	6834      	ldr	r4, [r6, #0]
 8003798:	9400      	str	r4, [sp, #0]
 800379a:	9b00      	ldr	r3, [sp, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d14a      	bne.n	8003836 <_malloc_r+0xd6>
 80037a0:	2c00      	cmp	r4, #0
 80037a2:	d052      	beq.n	800384a <_malloc_r+0xea>
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	0028      	movs	r0, r5
 80037a8:	18e3      	adds	r3, r4, r3
 80037aa:	9900      	ldr	r1, [sp, #0]
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	f000 f929 	bl	8003a04 <_sbrk_r>
 80037b2:	9b01      	ldr	r3, [sp, #4]
 80037b4:	4283      	cmp	r3, r0
 80037b6:	d148      	bne.n	800384a <_malloc_r+0xea>
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	0028      	movs	r0, r5
 80037bc:	1aff      	subs	r7, r7, r3
 80037be:	0039      	movs	r1, r7
 80037c0:	f7ff ffac 	bl	800371c <sbrk_aligned>
 80037c4:	3001      	adds	r0, #1
 80037c6:	d040      	beq.n	800384a <_malloc_r+0xea>
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	19db      	adds	r3, r3, r7
 80037cc:	6023      	str	r3, [r4, #0]
 80037ce:	6833      	ldr	r3, [r6, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	2a00      	cmp	r2, #0
 80037d4:	d133      	bne.n	800383e <_malloc_r+0xde>
 80037d6:	9b00      	ldr	r3, [sp, #0]
 80037d8:	6033      	str	r3, [r6, #0]
 80037da:	e019      	b.n	8003810 <_malloc_r+0xb0>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	dac9      	bge.n	8003774 <_malloc_r+0x14>
 80037e0:	230c      	movs	r3, #12
 80037e2:	602b      	str	r3, [r5, #0]
 80037e4:	2000      	movs	r0, #0
 80037e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80037e8:	6821      	ldr	r1, [r4, #0]
 80037ea:	1bc9      	subs	r1, r1, r7
 80037ec:	d420      	bmi.n	8003830 <_malloc_r+0xd0>
 80037ee:	290b      	cmp	r1, #11
 80037f0:	d90a      	bls.n	8003808 <_malloc_r+0xa8>
 80037f2:	19e2      	adds	r2, r4, r7
 80037f4:	6027      	str	r7, [r4, #0]
 80037f6:	42a3      	cmp	r3, r4
 80037f8:	d104      	bne.n	8003804 <_malloc_r+0xa4>
 80037fa:	6032      	str	r2, [r6, #0]
 80037fc:	6863      	ldr	r3, [r4, #4]
 80037fe:	6011      	str	r1, [r2, #0]
 8003800:	6053      	str	r3, [r2, #4]
 8003802:	e005      	b.n	8003810 <_malloc_r+0xb0>
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	e7f9      	b.n	80037fc <_malloc_r+0x9c>
 8003808:	6862      	ldr	r2, [r4, #4]
 800380a:	42a3      	cmp	r3, r4
 800380c:	d10e      	bne.n	800382c <_malloc_r+0xcc>
 800380e:	6032      	str	r2, [r6, #0]
 8003810:	0028      	movs	r0, r5
 8003812:	f000 f82d 	bl	8003870 <__malloc_unlock>
 8003816:	0020      	movs	r0, r4
 8003818:	2207      	movs	r2, #7
 800381a:	300b      	adds	r0, #11
 800381c:	1d23      	adds	r3, r4, #4
 800381e:	4390      	bics	r0, r2
 8003820:	1ac2      	subs	r2, r0, r3
 8003822:	4298      	cmp	r0, r3
 8003824:	d0df      	beq.n	80037e6 <_malloc_r+0x86>
 8003826:	1a1b      	subs	r3, r3, r0
 8003828:	50a3      	str	r3, [r4, r2]
 800382a:	e7dc      	b.n	80037e6 <_malloc_r+0x86>
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	e7ef      	b.n	8003810 <_malloc_r+0xb0>
 8003830:	0023      	movs	r3, r4
 8003832:	6864      	ldr	r4, [r4, #4]
 8003834:	e7a6      	b.n	8003784 <_malloc_r+0x24>
 8003836:	9c00      	ldr	r4, [sp, #0]
 8003838:	6863      	ldr	r3, [r4, #4]
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	e7ad      	b.n	800379a <_malloc_r+0x3a>
 800383e:	001a      	movs	r2, r3
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	42a3      	cmp	r3, r4
 8003844:	d1fb      	bne.n	800383e <_malloc_r+0xde>
 8003846:	2300      	movs	r3, #0
 8003848:	e7da      	b.n	8003800 <_malloc_r+0xa0>
 800384a:	230c      	movs	r3, #12
 800384c:	0028      	movs	r0, r5
 800384e:	602b      	str	r3, [r5, #0]
 8003850:	f000 f80e 	bl	8003870 <__malloc_unlock>
 8003854:	e7c6      	b.n	80037e4 <_malloc_r+0x84>
 8003856:	6007      	str	r7, [r0, #0]
 8003858:	e7da      	b.n	8003810 <_malloc_r+0xb0>
 800385a:	46c0      	nop			@ (mov r8, r8)
 800385c:	200002cc 	.word	0x200002cc

08003860 <__malloc_lock>:
 8003860:	b510      	push	{r4, lr}
 8003862:	4802      	ldr	r0, [pc, #8]	@ (800386c <__malloc_lock+0xc>)
 8003864:	f7ff fedd 	bl	8003622 <__retarget_lock_acquire_recursive>
 8003868:	bd10      	pop	{r4, pc}
 800386a:	46c0      	nop			@ (mov r8, r8)
 800386c:	200002c4 	.word	0x200002c4

08003870 <__malloc_unlock>:
 8003870:	b510      	push	{r4, lr}
 8003872:	4802      	ldr	r0, [pc, #8]	@ (800387c <__malloc_unlock+0xc>)
 8003874:	f7ff fed6 	bl	8003624 <__retarget_lock_release_recursive>
 8003878:	bd10      	pop	{r4, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	200002c4 	.word	0x200002c4

08003880 <__sflush_r>:
 8003880:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003882:	220c      	movs	r2, #12
 8003884:	5e8b      	ldrsh	r3, [r1, r2]
 8003886:	0005      	movs	r5, r0
 8003888:	000c      	movs	r4, r1
 800388a:	071a      	lsls	r2, r3, #28
 800388c:	d456      	bmi.n	800393c <__sflush_r+0xbc>
 800388e:	684a      	ldr	r2, [r1, #4]
 8003890:	2a00      	cmp	r2, #0
 8003892:	dc02      	bgt.n	800389a <__sflush_r+0x1a>
 8003894:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003896:	2a00      	cmp	r2, #0
 8003898:	dd4e      	ble.n	8003938 <__sflush_r+0xb8>
 800389a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800389c:	2f00      	cmp	r7, #0
 800389e:	d04b      	beq.n	8003938 <__sflush_r+0xb8>
 80038a0:	2200      	movs	r2, #0
 80038a2:	2080      	movs	r0, #128	@ 0x80
 80038a4:	682e      	ldr	r6, [r5, #0]
 80038a6:	602a      	str	r2, [r5, #0]
 80038a8:	001a      	movs	r2, r3
 80038aa:	0140      	lsls	r0, r0, #5
 80038ac:	6a21      	ldr	r1, [r4, #32]
 80038ae:	4002      	ands	r2, r0
 80038b0:	4203      	tst	r3, r0
 80038b2:	d033      	beq.n	800391c <__sflush_r+0x9c>
 80038b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038b6:	89a3      	ldrh	r3, [r4, #12]
 80038b8:	075b      	lsls	r3, r3, #29
 80038ba:	d506      	bpl.n	80038ca <__sflush_r+0x4a>
 80038bc:	6863      	ldr	r3, [r4, #4]
 80038be:	1ad2      	subs	r2, r2, r3
 80038c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <__sflush_r+0x4a>
 80038c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80038c8:	1ad2      	subs	r2, r2, r3
 80038ca:	2300      	movs	r3, #0
 80038cc:	0028      	movs	r0, r5
 80038ce:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80038d0:	6a21      	ldr	r1, [r4, #32]
 80038d2:	47b8      	blx	r7
 80038d4:	89a2      	ldrh	r2, [r4, #12]
 80038d6:	1c43      	adds	r3, r0, #1
 80038d8:	d106      	bne.n	80038e8 <__sflush_r+0x68>
 80038da:	6829      	ldr	r1, [r5, #0]
 80038dc:	291d      	cmp	r1, #29
 80038de:	d846      	bhi.n	800396e <__sflush_r+0xee>
 80038e0:	4b29      	ldr	r3, [pc, #164]	@ (8003988 <__sflush_r+0x108>)
 80038e2:	40cb      	lsrs	r3, r1
 80038e4:	07db      	lsls	r3, r3, #31
 80038e6:	d542      	bpl.n	800396e <__sflush_r+0xee>
 80038e8:	2300      	movs	r3, #0
 80038ea:	6063      	str	r3, [r4, #4]
 80038ec:	6923      	ldr	r3, [r4, #16]
 80038ee:	6023      	str	r3, [r4, #0]
 80038f0:	04d2      	lsls	r2, r2, #19
 80038f2:	d505      	bpl.n	8003900 <__sflush_r+0x80>
 80038f4:	1c43      	adds	r3, r0, #1
 80038f6:	d102      	bne.n	80038fe <__sflush_r+0x7e>
 80038f8:	682b      	ldr	r3, [r5, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d100      	bne.n	8003900 <__sflush_r+0x80>
 80038fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8003900:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003902:	602e      	str	r6, [r5, #0]
 8003904:	2900      	cmp	r1, #0
 8003906:	d017      	beq.n	8003938 <__sflush_r+0xb8>
 8003908:	0023      	movs	r3, r4
 800390a:	3344      	adds	r3, #68	@ 0x44
 800390c:	4299      	cmp	r1, r3
 800390e:	d002      	beq.n	8003916 <__sflush_r+0x96>
 8003910:	0028      	movs	r0, r5
 8003912:	f7ff feaf 	bl	8003674 <_free_r>
 8003916:	2300      	movs	r3, #0
 8003918:	6363      	str	r3, [r4, #52]	@ 0x34
 800391a:	e00d      	b.n	8003938 <__sflush_r+0xb8>
 800391c:	2301      	movs	r3, #1
 800391e:	0028      	movs	r0, r5
 8003920:	47b8      	blx	r7
 8003922:	0002      	movs	r2, r0
 8003924:	1c43      	adds	r3, r0, #1
 8003926:	d1c6      	bne.n	80038b6 <__sflush_r+0x36>
 8003928:	682b      	ldr	r3, [r5, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0c3      	beq.n	80038b6 <__sflush_r+0x36>
 800392e:	2b1d      	cmp	r3, #29
 8003930:	d001      	beq.n	8003936 <__sflush_r+0xb6>
 8003932:	2b16      	cmp	r3, #22
 8003934:	d11a      	bne.n	800396c <__sflush_r+0xec>
 8003936:	602e      	str	r6, [r5, #0]
 8003938:	2000      	movs	r0, #0
 800393a:	e01e      	b.n	800397a <__sflush_r+0xfa>
 800393c:	690e      	ldr	r6, [r1, #16]
 800393e:	2e00      	cmp	r6, #0
 8003940:	d0fa      	beq.n	8003938 <__sflush_r+0xb8>
 8003942:	680f      	ldr	r7, [r1, #0]
 8003944:	600e      	str	r6, [r1, #0]
 8003946:	1bba      	subs	r2, r7, r6
 8003948:	9201      	str	r2, [sp, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	079b      	lsls	r3, r3, #30
 800394e:	d100      	bne.n	8003952 <__sflush_r+0xd2>
 8003950:	694a      	ldr	r2, [r1, #20]
 8003952:	60a2      	str	r2, [r4, #8]
 8003954:	9b01      	ldr	r3, [sp, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	ddee      	ble.n	8003938 <__sflush_r+0xb8>
 800395a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800395c:	0032      	movs	r2, r6
 800395e:	001f      	movs	r7, r3
 8003960:	0028      	movs	r0, r5
 8003962:	9b01      	ldr	r3, [sp, #4]
 8003964:	6a21      	ldr	r1, [r4, #32]
 8003966:	47b8      	blx	r7
 8003968:	2800      	cmp	r0, #0
 800396a:	dc07      	bgt.n	800397c <__sflush_r+0xfc>
 800396c:	89a2      	ldrh	r2, [r4, #12]
 800396e:	2340      	movs	r3, #64	@ 0x40
 8003970:	2001      	movs	r0, #1
 8003972:	4313      	orrs	r3, r2
 8003974:	b21b      	sxth	r3, r3
 8003976:	81a3      	strh	r3, [r4, #12]
 8003978:	4240      	negs	r0, r0
 800397a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800397c:	9b01      	ldr	r3, [sp, #4]
 800397e:	1836      	adds	r6, r6, r0
 8003980:	1a1b      	subs	r3, r3, r0
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	e7e6      	b.n	8003954 <__sflush_r+0xd4>
 8003986:	46c0      	nop			@ (mov r8, r8)
 8003988:	20400001 	.word	0x20400001

0800398c <_fflush_r>:
 800398c:	690b      	ldr	r3, [r1, #16]
 800398e:	b570      	push	{r4, r5, r6, lr}
 8003990:	0005      	movs	r5, r0
 8003992:	000c      	movs	r4, r1
 8003994:	2b00      	cmp	r3, #0
 8003996:	d102      	bne.n	800399e <_fflush_r+0x12>
 8003998:	2500      	movs	r5, #0
 800399a:	0028      	movs	r0, r5
 800399c:	bd70      	pop	{r4, r5, r6, pc}
 800399e:	2800      	cmp	r0, #0
 80039a0:	d004      	beq.n	80039ac <_fflush_r+0x20>
 80039a2:	6a03      	ldr	r3, [r0, #32]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <_fflush_r+0x20>
 80039a8:	f7ff fd3a 	bl	8003420 <__sinit>
 80039ac:	220c      	movs	r2, #12
 80039ae:	5ea3      	ldrsh	r3, [r4, r2]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f1      	beq.n	8003998 <_fflush_r+0xc>
 80039b4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80039b6:	07d2      	lsls	r2, r2, #31
 80039b8:	d404      	bmi.n	80039c4 <_fflush_r+0x38>
 80039ba:	059b      	lsls	r3, r3, #22
 80039bc:	d402      	bmi.n	80039c4 <_fflush_r+0x38>
 80039be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039c0:	f7ff fe2f 	bl	8003622 <__retarget_lock_acquire_recursive>
 80039c4:	0028      	movs	r0, r5
 80039c6:	0021      	movs	r1, r4
 80039c8:	f7ff ff5a 	bl	8003880 <__sflush_r>
 80039cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039ce:	0005      	movs	r5, r0
 80039d0:	07db      	lsls	r3, r3, #31
 80039d2:	d4e2      	bmi.n	800399a <_fflush_r+0xe>
 80039d4:	89a3      	ldrh	r3, [r4, #12]
 80039d6:	059b      	lsls	r3, r3, #22
 80039d8:	d4df      	bmi.n	800399a <_fflush_r+0xe>
 80039da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039dc:	f7ff fe22 	bl	8003624 <__retarget_lock_release_recursive>
 80039e0:	e7db      	b.n	800399a <_fflush_r+0xe>
	...

080039e4 <fiprintf>:
 80039e4:	b40e      	push	{r1, r2, r3}
 80039e6:	b517      	push	{r0, r1, r2, r4, lr}
 80039e8:	4c05      	ldr	r4, [pc, #20]	@ (8003a00 <fiprintf+0x1c>)
 80039ea:	ab05      	add	r3, sp, #20
 80039ec:	cb04      	ldmia	r3!, {r2}
 80039ee:	0001      	movs	r1, r0
 80039f0:	6820      	ldr	r0, [r4, #0]
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	f000 f846 	bl	8003a84 <_vfiprintf_r>
 80039f8:	bc1e      	pop	{r1, r2, r3, r4}
 80039fa:	bc08      	pop	{r3}
 80039fc:	b003      	add	sp, #12
 80039fe:	4718      	bx	r3
 8003a00:	20000018 	.word	0x20000018

08003a04 <_sbrk_r>:
 8003a04:	2300      	movs	r3, #0
 8003a06:	b570      	push	{r4, r5, r6, lr}
 8003a08:	4d06      	ldr	r5, [pc, #24]	@ (8003a24 <_sbrk_r+0x20>)
 8003a0a:	0004      	movs	r4, r0
 8003a0c:	0008      	movs	r0, r1
 8003a0e:	602b      	str	r3, [r5, #0]
 8003a10:	f7fd f890 	bl	8000b34 <_sbrk>
 8003a14:	1c43      	adds	r3, r0, #1
 8003a16:	d103      	bne.n	8003a20 <_sbrk_r+0x1c>
 8003a18:	682b      	ldr	r3, [r5, #0]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d000      	beq.n	8003a20 <_sbrk_r+0x1c>
 8003a1e:	6023      	str	r3, [r4, #0]
 8003a20:	bd70      	pop	{r4, r5, r6, pc}
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	200002c0 	.word	0x200002c0

08003a28 <abort>:
 8003a28:	2006      	movs	r0, #6
 8003a2a:	b510      	push	{r4, lr}
 8003a2c:	f000 fb8c 	bl	8004148 <raise>
 8003a30:	2001      	movs	r0, #1
 8003a32:	f7fd f80d 	bl	8000a50 <_exit>

08003a36 <__sfputc_r>:
 8003a36:	6893      	ldr	r3, [r2, #8]
 8003a38:	b510      	push	{r4, lr}
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	6093      	str	r3, [r2, #8]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	da04      	bge.n	8003a4c <__sfputc_r+0x16>
 8003a42:	6994      	ldr	r4, [r2, #24]
 8003a44:	42a3      	cmp	r3, r4
 8003a46:	db07      	blt.n	8003a58 <__sfputc_r+0x22>
 8003a48:	290a      	cmp	r1, #10
 8003a4a:	d005      	beq.n	8003a58 <__sfputc_r+0x22>
 8003a4c:	6813      	ldr	r3, [r2, #0]
 8003a4e:	1c58      	adds	r0, r3, #1
 8003a50:	6010      	str	r0, [r2, #0]
 8003a52:	7019      	strb	r1, [r3, #0]
 8003a54:	0008      	movs	r0, r1
 8003a56:	bd10      	pop	{r4, pc}
 8003a58:	f000 faac 	bl	8003fb4 <__swbuf_r>
 8003a5c:	0001      	movs	r1, r0
 8003a5e:	e7f9      	b.n	8003a54 <__sfputc_r+0x1e>

08003a60 <__sfputs_r>:
 8003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a62:	0006      	movs	r6, r0
 8003a64:	000f      	movs	r7, r1
 8003a66:	0014      	movs	r4, r2
 8003a68:	18d5      	adds	r5, r2, r3
 8003a6a:	42ac      	cmp	r4, r5
 8003a6c:	d101      	bne.n	8003a72 <__sfputs_r+0x12>
 8003a6e:	2000      	movs	r0, #0
 8003a70:	e007      	b.n	8003a82 <__sfputs_r+0x22>
 8003a72:	7821      	ldrb	r1, [r4, #0]
 8003a74:	003a      	movs	r2, r7
 8003a76:	0030      	movs	r0, r6
 8003a78:	f7ff ffdd 	bl	8003a36 <__sfputc_r>
 8003a7c:	3401      	adds	r4, #1
 8003a7e:	1c43      	adds	r3, r0, #1
 8003a80:	d1f3      	bne.n	8003a6a <__sfputs_r+0xa>
 8003a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a84 <_vfiprintf_r>:
 8003a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a86:	b0a1      	sub	sp, #132	@ 0x84
 8003a88:	000f      	movs	r7, r1
 8003a8a:	0015      	movs	r5, r2
 8003a8c:	001e      	movs	r6, r3
 8003a8e:	9003      	str	r0, [sp, #12]
 8003a90:	2800      	cmp	r0, #0
 8003a92:	d004      	beq.n	8003a9e <_vfiprintf_r+0x1a>
 8003a94:	6a03      	ldr	r3, [r0, #32]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <_vfiprintf_r+0x1a>
 8003a9a:	f7ff fcc1 	bl	8003420 <__sinit>
 8003a9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003aa0:	07db      	lsls	r3, r3, #31
 8003aa2:	d405      	bmi.n	8003ab0 <_vfiprintf_r+0x2c>
 8003aa4:	89bb      	ldrh	r3, [r7, #12]
 8003aa6:	059b      	lsls	r3, r3, #22
 8003aa8:	d402      	bmi.n	8003ab0 <_vfiprintf_r+0x2c>
 8003aaa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003aac:	f7ff fdb9 	bl	8003622 <__retarget_lock_acquire_recursive>
 8003ab0:	89bb      	ldrh	r3, [r7, #12]
 8003ab2:	071b      	lsls	r3, r3, #28
 8003ab4:	d502      	bpl.n	8003abc <_vfiprintf_r+0x38>
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d113      	bne.n	8003ae4 <_vfiprintf_r+0x60>
 8003abc:	0039      	movs	r1, r7
 8003abe:	9803      	ldr	r0, [sp, #12]
 8003ac0:	f000 faba 	bl	8004038 <__swsetup_r>
 8003ac4:	2800      	cmp	r0, #0
 8003ac6:	d00d      	beq.n	8003ae4 <_vfiprintf_r+0x60>
 8003ac8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003aca:	07db      	lsls	r3, r3, #31
 8003acc:	d503      	bpl.n	8003ad6 <_vfiprintf_r+0x52>
 8003ace:	2001      	movs	r0, #1
 8003ad0:	4240      	negs	r0, r0
 8003ad2:	b021      	add	sp, #132	@ 0x84
 8003ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ad6:	89bb      	ldrh	r3, [r7, #12]
 8003ad8:	059b      	lsls	r3, r3, #22
 8003ada:	d4f8      	bmi.n	8003ace <_vfiprintf_r+0x4a>
 8003adc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003ade:	f7ff fda1 	bl	8003624 <__retarget_lock_release_recursive>
 8003ae2:	e7f4      	b.n	8003ace <_vfiprintf_r+0x4a>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	ac08      	add	r4, sp, #32
 8003ae8:	6163      	str	r3, [r4, #20]
 8003aea:	3320      	adds	r3, #32
 8003aec:	7663      	strb	r3, [r4, #25]
 8003aee:	3310      	adds	r3, #16
 8003af0:	76a3      	strb	r3, [r4, #26]
 8003af2:	9607      	str	r6, [sp, #28]
 8003af4:	002e      	movs	r6, r5
 8003af6:	7833      	ldrb	r3, [r6, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <_vfiprintf_r+0x7c>
 8003afc:	2b25      	cmp	r3, #37	@ 0x25
 8003afe:	d148      	bne.n	8003b92 <_vfiprintf_r+0x10e>
 8003b00:	1b73      	subs	r3, r6, r5
 8003b02:	9305      	str	r3, [sp, #20]
 8003b04:	42ae      	cmp	r6, r5
 8003b06:	d00b      	beq.n	8003b20 <_vfiprintf_r+0x9c>
 8003b08:	002a      	movs	r2, r5
 8003b0a:	0039      	movs	r1, r7
 8003b0c:	9803      	ldr	r0, [sp, #12]
 8003b0e:	f7ff ffa7 	bl	8003a60 <__sfputs_r>
 8003b12:	3001      	adds	r0, #1
 8003b14:	d100      	bne.n	8003b18 <_vfiprintf_r+0x94>
 8003b16:	e0ae      	b.n	8003c76 <_vfiprintf_r+0x1f2>
 8003b18:	6963      	ldr	r3, [r4, #20]
 8003b1a:	9a05      	ldr	r2, [sp, #20]
 8003b1c:	189b      	adds	r3, r3, r2
 8003b1e:	6163      	str	r3, [r4, #20]
 8003b20:	7833      	ldrb	r3, [r6, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d100      	bne.n	8003b28 <_vfiprintf_r+0xa4>
 8003b26:	e0a6      	b.n	8003c76 <_vfiprintf_r+0x1f2>
 8003b28:	2201      	movs	r2, #1
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	4252      	negs	r2, r2
 8003b2e:	6062      	str	r2, [r4, #4]
 8003b30:	a904      	add	r1, sp, #16
 8003b32:	3254      	adds	r2, #84	@ 0x54
 8003b34:	1852      	adds	r2, r2, r1
 8003b36:	1c75      	adds	r5, r6, #1
 8003b38:	6023      	str	r3, [r4, #0]
 8003b3a:	60e3      	str	r3, [r4, #12]
 8003b3c:	60a3      	str	r3, [r4, #8]
 8003b3e:	7013      	strb	r3, [r2, #0]
 8003b40:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003b42:	4b59      	ldr	r3, [pc, #356]	@ (8003ca8 <_vfiprintf_r+0x224>)
 8003b44:	2205      	movs	r2, #5
 8003b46:	0018      	movs	r0, r3
 8003b48:	7829      	ldrb	r1, [r5, #0]
 8003b4a:	9305      	str	r3, [sp, #20]
 8003b4c:	f000 fb1c 	bl	8004188 <memchr>
 8003b50:	1c6e      	adds	r6, r5, #1
 8003b52:	2800      	cmp	r0, #0
 8003b54:	d11f      	bne.n	8003b96 <_vfiprintf_r+0x112>
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	06d3      	lsls	r3, r2, #27
 8003b5a:	d504      	bpl.n	8003b66 <_vfiprintf_r+0xe2>
 8003b5c:	2353      	movs	r3, #83	@ 0x53
 8003b5e:	a904      	add	r1, sp, #16
 8003b60:	185b      	adds	r3, r3, r1
 8003b62:	2120      	movs	r1, #32
 8003b64:	7019      	strb	r1, [r3, #0]
 8003b66:	0713      	lsls	r3, r2, #28
 8003b68:	d504      	bpl.n	8003b74 <_vfiprintf_r+0xf0>
 8003b6a:	2353      	movs	r3, #83	@ 0x53
 8003b6c:	a904      	add	r1, sp, #16
 8003b6e:	185b      	adds	r3, r3, r1
 8003b70:	212b      	movs	r1, #43	@ 0x2b
 8003b72:	7019      	strb	r1, [r3, #0]
 8003b74:	782b      	ldrb	r3, [r5, #0]
 8003b76:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b78:	d016      	beq.n	8003ba8 <_vfiprintf_r+0x124>
 8003b7a:	002e      	movs	r6, r5
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	200a      	movs	r0, #10
 8003b80:	68e3      	ldr	r3, [r4, #12]
 8003b82:	7832      	ldrb	r2, [r6, #0]
 8003b84:	1c75      	adds	r5, r6, #1
 8003b86:	3a30      	subs	r2, #48	@ 0x30
 8003b88:	2a09      	cmp	r2, #9
 8003b8a:	d950      	bls.n	8003c2e <_vfiprintf_r+0x1aa>
 8003b8c:	2900      	cmp	r1, #0
 8003b8e:	d111      	bne.n	8003bb4 <_vfiprintf_r+0x130>
 8003b90:	e017      	b.n	8003bc2 <_vfiprintf_r+0x13e>
 8003b92:	3601      	adds	r6, #1
 8003b94:	e7af      	b.n	8003af6 <_vfiprintf_r+0x72>
 8003b96:	9b05      	ldr	r3, [sp, #20]
 8003b98:	6822      	ldr	r2, [r4, #0]
 8003b9a:	1ac0      	subs	r0, r0, r3
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	4083      	lsls	r3, r0
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	0035      	movs	r5, r6
 8003ba4:	6023      	str	r3, [r4, #0]
 8003ba6:	e7cc      	b.n	8003b42 <_vfiprintf_r+0xbe>
 8003ba8:	9b07      	ldr	r3, [sp, #28]
 8003baa:	1d19      	adds	r1, r3, #4
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	9107      	str	r1, [sp, #28]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	db01      	blt.n	8003bb8 <_vfiprintf_r+0x134>
 8003bb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003bb6:	e004      	b.n	8003bc2 <_vfiprintf_r+0x13e>
 8003bb8:	425b      	negs	r3, r3
 8003bba:	60e3      	str	r3, [r4, #12]
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	6023      	str	r3, [r4, #0]
 8003bc2:	7833      	ldrb	r3, [r6, #0]
 8003bc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bc6:	d10c      	bne.n	8003be2 <_vfiprintf_r+0x15e>
 8003bc8:	7873      	ldrb	r3, [r6, #1]
 8003bca:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bcc:	d134      	bne.n	8003c38 <_vfiprintf_r+0x1b4>
 8003bce:	9b07      	ldr	r3, [sp, #28]
 8003bd0:	3602      	adds	r6, #2
 8003bd2:	1d1a      	adds	r2, r3, #4
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	9207      	str	r2, [sp, #28]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	da01      	bge.n	8003be0 <_vfiprintf_r+0x15c>
 8003bdc:	2301      	movs	r3, #1
 8003bde:	425b      	negs	r3, r3
 8003be0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003be2:	4d32      	ldr	r5, [pc, #200]	@ (8003cac <_vfiprintf_r+0x228>)
 8003be4:	2203      	movs	r2, #3
 8003be6:	0028      	movs	r0, r5
 8003be8:	7831      	ldrb	r1, [r6, #0]
 8003bea:	f000 facd 	bl	8004188 <memchr>
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	d006      	beq.n	8003c00 <_vfiprintf_r+0x17c>
 8003bf2:	2340      	movs	r3, #64	@ 0x40
 8003bf4:	1b40      	subs	r0, r0, r5
 8003bf6:	4083      	lsls	r3, r0
 8003bf8:	6822      	ldr	r2, [r4, #0]
 8003bfa:	3601      	adds	r6, #1
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	6023      	str	r3, [r4, #0]
 8003c00:	7831      	ldrb	r1, [r6, #0]
 8003c02:	2206      	movs	r2, #6
 8003c04:	482a      	ldr	r0, [pc, #168]	@ (8003cb0 <_vfiprintf_r+0x22c>)
 8003c06:	1c75      	adds	r5, r6, #1
 8003c08:	7621      	strb	r1, [r4, #24]
 8003c0a:	f000 fabd 	bl	8004188 <memchr>
 8003c0e:	2800      	cmp	r0, #0
 8003c10:	d040      	beq.n	8003c94 <_vfiprintf_r+0x210>
 8003c12:	4b28      	ldr	r3, [pc, #160]	@ (8003cb4 <_vfiprintf_r+0x230>)
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d122      	bne.n	8003c5e <_vfiprintf_r+0x1da>
 8003c18:	2207      	movs	r2, #7
 8003c1a:	9b07      	ldr	r3, [sp, #28]
 8003c1c:	3307      	adds	r3, #7
 8003c1e:	4393      	bics	r3, r2
 8003c20:	3308      	adds	r3, #8
 8003c22:	9307      	str	r3, [sp, #28]
 8003c24:	6963      	ldr	r3, [r4, #20]
 8003c26:	9a04      	ldr	r2, [sp, #16]
 8003c28:	189b      	adds	r3, r3, r2
 8003c2a:	6163      	str	r3, [r4, #20]
 8003c2c:	e762      	b.n	8003af4 <_vfiprintf_r+0x70>
 8003c2e:	4343      	muls	r3, r0
 8003c30:	002e      	movs	r6, r5
 8003c32:	2101      	movs	r1, #1
 8003c34:	189b      	adds	r3, r3, r2
 8003c36:	e7a4      	b.n	8003b82 <_vfiprintf_r+0xfe>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	200a      	movs	r0, #10
 8003c3c:	0019      	movs	r1, r3
 8003c3e:	3601      	adds	r6, #1
 8003c40:	6063      	str	r3, [r4, #4]
 8003c42:	7832      	ldrb	r2, [r6, #0]
 8003c44:	1c75      	adds	r5, r6, #1
 8003c46:	3a30      	subs	r2, #48	@ 0x30
 8003c48:	2a09      	cmp	r2, #9
 8003c4a:	d903      	bls.n	8003c54 <_vfiprintf_r+0x1d0>
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0c8      	beq.n	8003be2 <_vfiprintf_r+0x15e>
 8003c50:	9109      	str	r1, [sp, #36]	@ 0x24
 8003c52:	e7c6      	b.n	8003be2 <_vfiprintf_r+0x15e>
 8003c54:	4341      	muls	r1, r0
 8003c56:	002e      	movs	r6, r5
 8003c58:	2301      	movs	r3, #1
 8003c5a:	1889      	adds	r1, r1, r2
 8003c5c:	e7f1      	b.n	8003c42 <_vfiprintf_r+0x1be>
 8003c5e:	aa07      	add	r2, sp, #28
 8003c60:	9200      	str	r2, [sp, #0]
 8003c62:	0021      	movs	r1, r4
 8003c64:	003a      	movs	r2, r7
 8003c66:	4b14      	ldr	r3, [pc, #80]	@ (8003cb8 <_vfiprintf_r+0x234>)
 8003c68:	9803      	ldr	r0, [sp, #12]
 8003c6a:	e000      	b.n	8003c6e <_vfiprintf_r+0x1ea>
 8003c6c:	bf00      	nop
 8003c6e:	9004      	str	r0, [sp, #16]
 8003c70:	9b04      	ldr	r3, [sp, #16]
 8003c72:	3301      	adds	r3, #1
 8003c74:	d1d6      	bne.n	8003c24 <_vfiprintf_r+0x1a0>
 8003c76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c78:	07db      	lsls	r3, r3, #31
 8003c7a:	d405      	bmi.n	8003c88 <_vfiprintf_r+0x204>
 8003c7c:	89bb      	ldrh	r3, [r7, #12]
 8003c7e:	059b      	lsls	r3, r3, #22
 8003c80:	d402      	bmi.n	8003c88 <_vfiprintf_r+0x204>
 8003c82:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003c84:	f7ff fcce 	bl	8003624 <__retarget_lock_release_recursive>
 8003c88:	89bb      	ldrh	r3, [r7, #12]
 8003c8a:	065b      	lsls	r3, r3, #25
 8003c8c:	d500      	bpl.n	8003c90 <_vfiprintf_r+0x20c>
 8003c8e:	e71e      	b.n	8003ace <_vfiprintf_r+0x4a>
 8003c90:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003c92:	e71e      	b.n	8003ad2 <_vfiprintf_r+0x4e>
 8003c94:	aa07      	add	r2, sp, #28
 8003c96:	9200      	str	r2, [sp, #0]
 8003c98:	0021      	movs	r1, r4
 8003c9a:	003a      	movs	r2, r7
 8003c9c:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <_vfiprintf_r+0x234>)
 8003c9e:	9803      	ldr	r0, [sp, #12]
 8003ca0:	f000 f87c 	bl	8003d9c <_printf_i>
 8003ca4:	e7e3      	b.n	8003c6e <_vfiprintf_r+0x1ea>
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	080043bb 	.word	0x080043bb
 8003cac:	080043c1 	.word	0x080043c1
 8003cb0:	080043c5 	.word	0x080043c5
 8003cb4:	00000000 	.word	0x00000000
 8003cb8:	08003a61 	.word	0x08003a61

08003cbc <_printf_common>:
 8003cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cbe:	0016      	movs	r6, r2
 8003cc0:	9301      	str	r3, [sp, #4]
 8003cc2:	688a      	ldr	r2, [r1, #8]
 8003cc4:	690b      	ldr	r3, [r1, #16]
 8003cc6:	000c      	movs	r4, r1
 8003cc8:	9000      	str	r0, [sp, #0]
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	da00      	bge.n	8003cd0 <_printf_common+0x14>
 8003cce:	0013      	movs	r3, r2
 8003cd0:	0022      	movs	r2, r4
 8003cd2:	6033      	str	r3, [r6, #0]
 8003cd4:	3243      	adds	r2, #67	@ 0x43
 8003cd6:	7812      	ldrb	r2, [r2, #0]
 8003cd8:	2a00      	cmp	r2, #0
 8003cda:	d001      	beq.n	8003ce0 <_printf_common+0x24>
 8003cdc:	3301      	adds	r3, #1
 8003cde:	6033      	str	r3, [r6, #0]
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	069b      	lsls	r3, r3, #26
 8003ce4:	d502      	bpl.n	8003cec <_printf_common+0x30>
 8003ce6:	6833      	ldr	r3, [r6, #0]
 8003ce8:	3302      	adds	r3, #2
 8003cea:	6033      	str	r3, [r6, #0]
 8003cec:	6822      	ldr	r2, [r4, #0]
 8003cee:	2306      	movs	r3, #6
 8003cf0:	0015      	movs	r5, r2
 8003cf2:	401d      	ands	r5, r3
 8003cf4:	421a      	tst	r2, r3
 8003cf6:	d027      	beq.n	8003d48 <_printf_common+0x8c>
 8003cf8:	0023      	movs	r3, r4
 8003cfa:	3343      	adds	r3, #67	@ 0x43
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	1e5a      	subs	r2, r3, #1
 8003d00:	4193      	sbcs	r3, r2
 8003d02:	6822      	ldr	r2, [r4, #0]
 8003d04:	0692      	lsls	r2, r2, #26
 8003d06:	d430      	bmi.n	8003d6a <_printf_common+0xae>
 8003d08:	0022      	movs	r2, r4
 8003d0a:	9901      	ldr	r1, [sp, #4]
 8003d0c:	9800      	ldr	r0, [sp, #0]
 8003d0e:	9d08      	ldr	r5, [sp, #32]
 8003d10:	3243      	adds	r2, #67	@ 0x43
 8003d12:	47a8      	blx	r5
 8003d14:	3001      	adds	r0, #1
 8003d16:	d025      	beq.n	8003d64 <_printf_common+0xa8>
 8003d18:	2206      	movs	r2, #6
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	2500      	movs	r5, #0
 8003d1e:	4013      	ands	r3, r2
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d105      	bne.n	8003d30 <_printf_common+0x74>
 8003d24:	6833      	ldr	r3, [r6, #0]
 8003d26:	68e5      	ldr	r5, [r4, #12]
 8003d28:	1aed      	subs	r5, r5, r3
 8003d2a:	43eb      	mvns	r3, r5
 8003d2c:	17db      	asrs	r3, r3, #31
 8003d2e:	401d      	ands	r5, r3
 8003d30:	68a3      	ldr	r3, [r4, #8]
 8003d32:	6922      	ldr	r2, [r4, #16]
 8003d34:	4293      	cmp	r3, r2
 8003d36:	dd01      	ble.n	8003d3c <_printf_common+0x80>
 8003d38:	1a9b      	subs	r3, r3, r2
 8003d3a:	18ed      	adds	r5, r5, r3
 8003d3c:	2600      	movs	r6, #0
 8003d3e:	42b5      	cmp	r5, r6
 8003d40:	d120      	bne.n	8003d84 <_printf_common+0xc8>
 8003d42:	2000      	movs	r0, #0
 8003d44:	e010      	b.n	8003d68 <_printf_common+0xac>
 8003d46:	3501      	adds	r5, #1
 8003d48:	68e3      	ldr	r3, [r4, #12]
 8003d4a:	6832      	ldr	r2, [r6, #0]
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	42ab      	cmp	r3, r5
 8003d50:	ddd2      	ble.n	8003cf8 <_printf_common+0x3c>
 8003d52:	0022      	movs	r2, r4
 8003d54:	2301      	movs	r3, #1
 8003d56:	9901      	ldr	r1, [sp, #4]
 8003d58:	9800      	ldr	r0, [sp, #0]
 8003d5a:	9f08      	ldr	r7, [sp, #32]
 8003d5c:	3219      	adds	r2, #25
 8003d5e:	47b8      	blx	r7
 8003d60:	3001      	adds	r0, #1
 8003d62:	d1f0      	bne.n	8003d46 <_printf_common+0x8a>
 8003d64:	2001      	movs	r0, #1
 8003d66:	4240      	negs	r0, r0
 8003d68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d6a:	2030      	movs	r0, #48	@ 0x30
 8003d6c:	18e1      	adds	r1, r4, r3
 8003d6e:	3143      	adds	r1, #67	@ 0x43
 8003d70:	7008      	strb	r0, [r1, #0]
 8003d72:	0021      	movs	r1, r4
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	3145      	adds	r1, #69	@ 0x45
 8003d78:	7809      	ldrb	r1, [r1, #0]
 8003d7a:	18a2      	adds	r2, r4, r2
 8003d7c:	3243      	adds	r2, #67	@ 0x43
 8003d7e:	3302      	adds	r3, #2
 8003d80:	7011      	strb	r1, [r2, #0]
 8003d82:	e7c1      	b.n	8003d08 <_printf_common+0x4c>
 8003d84:	0022      	movs	r2, r4
 8003d86:	2301      	movs	r3, #1
 8003d88:	9901      	ldr	r1, [sp, #4]
 8003d8a:	9800      	ldr	r0, [sp, #0]
 8003d8c:	9f08      	ldr	r7, [sp, #32]
 8003d8e:	321a      	adds	r2, #26
 8003d90:	47b8      	blx	r7
 8003d92:	3001      	adds	r0, #1
 8003d94:	d0e6      	beq.n	8003d64 <_printf_common+0xa8>
 8003d96:	3601      	adds	r6, #1
 8003d98:	e7d1      	b.n	8003d3e <_printf_common+0x82>
	...

08003d9c <_printf_i>:
 8003d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d9e:	b08b      	sub	sp, #44	@ 0x2c
 8003da0:	9206      	str	r2, [sp, #24]
 8003da2:	000a      	movs	r2, r1
 8003da4:	3243      	adds	r2, #67	@ 0x43
 8003da6:	9307      	str	r3, [sp, #28]
 8003da8:	9005      	str	r0, [sp, #20]
 8003daa:	9203      	str	r2, [sp, #12]
 8003dac:	7e0a      	ldrb	r2, [r1, #24]
 8003dae:	000c      	movs	r4, r1
 8003db0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003db2:	2a78      	cmp	r2, #120	@ 0x78
 8003db4:	d809      	bhi.n	8003dca <_printf_i+0x2e>
 8003db6:	2a62      	cmp	r2, #98	@ 0x62
 8003db8:	d80b      	bhi.n	8003dd2 <_printf_i+0x36>
 8003dba:	2a00      	cmp	r2, #0
 8003dbc:	d100      	bne.n	8003dc0 <_printf_i+0x24>
 8003dbe:	e0ba      	b.n	8003f36 <_printf_i+0x19a>
 8003dc0:	497a      	ldr	r1, [pc, #488]	@ (8003fac <_printf_i+0x210>)
 8003dc2:	9104      	str	r1, [sp, #16]
 8003dc4:	2a58      	cmp	r2, #88	@ 0x58
 8003dc6:	d100      	bne.n	8003dca <_printf_i+0x2e>
 8003dc8:	e08e      	b.n	8003ee8 <_printf_i+0x14c>
 8003dca:	0025      	movs	r5, r4
 8003dcc:	3542      	adds	r5, #66	@ 0x42
 8003dce:	702a      	strb	r2, [r5, #0]
 8003dd0:	e022      	b.n	8003e18 <_printf_i+0x7c>
 8003dd2:	0010      	movs	r0, r2
 8003dd4:	3863      	subs	r0, #99	@ 0x63
 8003dd6:	2815      	cmp	r0, #21
 8003dd8:	d8f7      	bhi.n	8003dca <_printf_i+0x2e>
 8003dda:	f7fc f995 	bl	8000108 <__gnu_thumb1_case_shi>
 8003dde:	0016      	.short	0x0016
 8003de0:	fff6001f 	.word	0xfff6001f
 8003de4:	fff6fff6 	.word	0xfff6fff6
 8003de8:	001ffff6 	.word	0x001ffff6
 8003dec:	fff6fff6 	.word	0xfff6fff6
 8003df0:	fff6fff6 	.word	0xfff6fff6
 8003df4:	0036009f 	.word	0x0036009f
 8003df8:	fff6007e 	.word	0xfff6007e
 8003dfc:	00b0fff6 	.word	0x00b0fff6
 8003e00:	0036fff6 	.word	0x0036fff6
 8003e04:	fff6fff6 	.word	0xfff6fff6
 8003e08:	0082      	.short	0x0082
 8003e0a:	0025      	movs	r5, r4
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	3542      	adds	r5, #66	@ 0x42
 8003e10:	1d11      	adds	r1, r2, #4
 8003e12:	6019      	str	r1, [r3, #0]
 8003e14:	6813      	ldr	r3, [r2, #0]
 8003e16:	702b      	strb	r3, [r5, #0]
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e09e      	b.n	8003f5a <_printf_i+0x1be>
 8003e1c:	6818      	ldr	r0, [r3, #0]
 8003e1e:	6809      	ldr	r1, [r1, #0]
 8003e20:	1d02      	adds	r2, r0, #4
 8003e22:	060d      	lsls	r5, r1, #24
 8003e24:	d50b      	bpl.n	8003e3e <_printf_i+0xa2>
 8003e26:	6806      	ldr	r6, [r0, #0]
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	2e00      	cmp	r6, #0
 8003e2c:	da03      	bge.n	8003e36 <_printf_i+0x9a>
 8003e2e:	232d      	movs	r3, #45	@ 0x2d
 8003e30:	9a03      	ldr	r2, [sp, #12]
 8003e32:	4276      	negs	r6, r6
 8003e34:	7013      	strb	r3, [r2, #0]
 8003e36:	4b5d      	ldr	r3, [pc, #372]	@ (8003fac <_printf_i+0x210>)
 8003e38:	270a      	movs	r7, #10
 8003e3a:	9304      	str	r3, [sp, #16]
 8003e3c:	e018      	b.n	8003e70 <_printf_i+0xd4>
 8003e3e:	6806      	ldr	r6, [r0, #0]
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	0649      	lsls	r1, r1, #25
 8003e44:	d5f1      	bpl.n	8003e2a <_printf_i+0x8e>
 8003e46:	b236      	sxth	r6, r6
 8003e48:	e7ef      	b.n	8003e2a <_printf_i+0x8e>
 8003e4a:	6808      	ldr	r0, [r1, #0]
 8003e4c:	6819      	ldr	r1, [r3, #0]
 8003e4e:	c940      	ldmia	r1!, {r6}
 8003e50:	0605      	lsls	r5, r0, #24
 8003e52:	d402      	bmi.n	8003e5a <_printf_i+0xbe>
 8003e54:	0640      	lsls	r0, r0, #25
 8003e56:	d500      	bpl.n	8003e5a <_printf_i+0xbe>
 8003e58:	b2b6      	uxth	r6, r6
 8003e5a:	6019      	str	r1, [r3, #0]
 8003e5c:	4b53      	ldr	r3, [pc, #332]	@ (8003fac <_printf_i+0x210>)
 8003e5e:	270a      	movs	r7, #10
 8003e60:	9304      	str	r3, [sp, #16]
 8003e62:	2a6f      	cmp	r2, #111	@ 0x6f
 8003e64:	d100      	bne.n	8003e68 <_printf_i+0xcc>
 8003e66:	3f02      	subs	r7, #2
 8003e68:	0023      	movs	r3, r4
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	3343      	adds	r3, #67	@ 0x43
 8003e6e:	701a      	strb	r2, [r3, #0]
 8003e70:	6863      	ldr	r3, [r4, #4]
 8003e72:	60a3      	str	r3, [r4, #8]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	db06      	blt.n	8003e86 <_printf_i+0xea>
 8003e78:	2104      	movs	r1, #4
 8003e7a:	6822      	ldr	r2, [r4, #0]
 8003e7c:	9d03      	ldr	r5, [sp, #12]
 8003e7e:	438a      	bics	r2, r1
 8003e80:	6022      	str	r2, [r4, #0]
 8003e82:	4333      	orrs	r3, r6
 8003e84:	d00c      	beq.n	8003ea0 <_printf_i+0x104>
 8003e86:	9d03      	ldr	r5, [sp, #12]
 8003e88:	0030      	movs	r0, r6
 8003e8a:	0039      	movs	r1, r7
 8003e8c:	f7fc f9cc 	bl	8000228 <__aeabi_uidivmod>
 8003e90:	9b04      	ldr	r3, [sp, #16]
 8003e92:	3d01      	subs	r5, #1
 8003e94:	5c5b      	ldrb	r3, [r3, r1]
 8003e96:	702b      	strb	r3, [r5, #0]
 8003e98:	0033      	movs	r3, r6
 8003e9a:	0006      	movs	r6, r0
 8003e9c:	429f      	cmp	r7, r3
 8003e9e:	d9f3      	bls.n	8003e88 <_printf_i+0xec>
 8003ea0:	2f08      	cmp	r7, #8
 8003ea2:	d109      	bne.n	8003eb8 <_printf_i+0x11c>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	07db      	lsls	r3, r3, #31
 8003ea8:	d506      	bpl.n	8003eb8 <_printf_i+0x11c>
 8003eaa:	6862      	ldr	r2, [r4, #4]
 8003eac:	6923      	ldr	r3, [r4, #16]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	dc02      	bgt.n	8003eb8 <_printf_i+0x11c>
 8003eb2:	2330      	movs	r3, #48	@ 0x30
 8003eb4:	3d01      	subs	r5, #1
 8003eb6:	702b      	strb	r3, [r5, #0]
 8003eb8:	9b03      	ldr	r3, [sp, #12]
 8003eba:	1b5b      	subs	r3, r3, r5
 8003ebc:	6123      	str	r3, [r4, #16]
 8003ebe:	9b07      	ldr	r3, [sp, #28]
 8003ec0:	0021      	movs	r1, r4
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	9805      	ldr	r0, [sp, #20]
 8003ec6:	9b06      	ldr	r3, [sp, #24]
 8003ec8:	aa09      	add	r2, sp, #36	@ 0x24
 8003eca:	f7ff fef7 	bl	8003cbc <_printf_common>
 8003ece:	3001      	adds	r0, #1
 8003ed0:	d148      	bne.n	8003f64 <_printf_i+0x1c8>
 8003ed2:	2001      	movs	r0, #1
 8003ed4:	4240      	negs	r0, r0
 8003ed6:	b00b      	add	sp, #44	@ 0x2c
 8003ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eda:	2220      	movs	r2, #32
 8003edc:	6809      	ldr	r1, [r1, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	6022      	str	r2, [r4, #0]
 8003ee2:	2278      	movs	r2, #120	@ 0x78
 8003ee4:	4932      	ldr	r1, [pc, #200]	@ (8003fb0 <_printf_i+0x214>)
 8003ee6:	9104      	str	r1, [sp, #16]
 8003ee8:	0021      	movs	r1, r4
 8003eea:	3145      	adds	r1, #69	@ 0x45
 8003eec:	700a      	strb	r2, [r1, #0]
 8003eee:	6819      	ldr	r1, [r3, #0]
 8003ef0:	6822      	ldr	r2, [r4, #0]
 8003ef2:	c940      	ldmia	r1!, {r6}
 8003ef4:	0610      	lsls	r0, r2, #24
 8003ef6:	d402      	bmi.n	8003efe <_printf_i+0x162>
 8003ef8:	0650      	lsls	r0, r2, #25
 8003efa:	d500      	bpl.n	8003efe <_printf_i+0x162>
 8003efc:	b2b6      	uxth	r6, r6
 8003efe:	6019      	str	r1, [r3, #0]
 8003f00:	07d3      	lsls	r3, r2, #31
 8003f02:	d502      	bpl.n	8003f0a <_printf_i+0x16e>
 8003f04:	2320      	movs	r3, #32
 8003f06:	4313      	orrs	r3, r2
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	2e00      	cmp	r6, #0
 8003f0c:	d001      	beq.n	8003f12 <_printf_i+0x176>
 8003f0e:	2710      	movs	r7, #16
 8003f10:	e7aa      	b.n	8003e68 <_printf_i+0xcc>
 8003f12:	2220      	movs	r2, #32
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	4393      	bics	r3, r2
 8003f18:	6023      	str	r3, [r4, #0]
 8003f1a:	e7f8      	b.n	8003f0e <_printf_i+0x172>
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	680d      	ldr	r5, [r1, #0]
 8003f20:	1d10      	adds	r0, r2, #4
 8003f22:	6949      	ldr	r1, [r1, #20]
 8003f24:	6018      	str	r0, [r3, #0]
 8003f26:	6813      	ldr	r3, [r2, #0]
 8003f28:	062e      	lsls	r6, r5, #24
 8003f2a:	d501      	bpl.n	8003f30 <_printf_i+0x194>
 8003f2c:	6019      	str	r1, [r3, #0]
 8003f2e:	e002      	b.n	8003f36 <_printf_i+0x19a>
 8003f30:	066d      	lsls	r5, r5, #25
 8003f32:	d5fb      	bpl.n	8003f2c <_printf_i+0x190>
 8003f34:	8019      	strh	r1, [r3, #0]
 8003f36:	2300      	movs	r3, #0
 8003f38:	9d03      	ldr	r5, [sp, #12]
 8003f3a:	6123      	str	r3, [r4, #16]
 8003f3c:	e7bf      	b.n	8003ebe <_printf_i+0x122>
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	1d11      	adds	r1, r2, #4
 8003f42:	6019      	str	r1, [r3, #0]
 8003f44:	6815      	ldr	r5, [r2, #0]
 8003f46:	2100      	movs	r1, #0
 8003f48:	0028      	movs	r0, r5
 8003f4a:	6862      	ldr	r2, [r4, #4]
 8003f4c:	f000 f91c 	bl	8004188 <memchr>
 8003f50:	2800      	cmp	r0, #0
 8003f52:	d001      	beq.n	8003f58 <_printf_i+0x1bc>
 8003f54:	1b40      	subs	r0, r0, r5
 8003f56:	6060      	str	r0, [r4, #4]
 8003f58:	6863      	ldr	r3, [r4, #4]
 8003f5a:	6123      	str	r3, [r4, #16]
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	9a03      	ldr	r2, [sp, #12]
 8003f60:	7013      	strb	r3, [r2, #0]
 8003f62:	e7ac      	b.n	8003ebe <_printf_i+0x122>
 8003f64:	002a      	movs	r2, r5
 8003f66:	6923      	ldr	r3, [r4, #16]
 8003f68:	9906      	ldr	r1, [sp, #24]
 8003f6a:	9805      	ldr	r0, [sp, #20]
 8003f6c:	9d07      	ldr	r5, [sp, #28]
 8003f6e:	47a8      	blx	r5
 8003f70:	3001      	adds	r0, #1
 8003f72:	d0ae      	beq.n	8003ed2 <_printf_i+0x136>
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	079b      	lsls	r3, r3, #30
 8003f78:	d415      	bmi.n	8003fa6 <_printf_i+0x20a>
 8003f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f7c:	68e0      	ldr	r0, [r4, #12]
 8003f7e:	4298      	cmp	r0, r3
 8003f80:	daa9      	bge.n	8003ed6 <_printf_i+0x13a>
 8003f82:	0018      	movs	r0, r3
 8003f84:	e7a7      	b.n	8003ed6 <_printf_i+0x13a>
 8003f86:	0022      	movs	r2, r4
 8003f88:	2301      	movs	r3, #1
 8003f8a:	9906      	ldr	r1, [sp, #24]
 8003f8c:	9805      	ldr	r0, [sp, #20]
 8003f8e:	9e07      	ldr	r6, [sp, #28]
 8003f90:	3219      	adds	r2, #25
 8003f92:	47b0      	blx	r6
 8003f94:	3001      	adds	r0, #1
 8003f96:	d09c      	beq.n	8003ed2 <_printf_i+0x136>
 8003f98:	3501      	adds	r5, #1
 8003f9a:	68e3      	ldr	r3, [r4, #12]
 8003f9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	42ab      	cmp	r3, r5
 8003fa2:	dcf0      	bgt.n	8003f86 <_printf_i+0x1ea>
 8003fa4:	e7e9      	b.n	8003f7a <_printf_i+0x1de>
 8003fa6:	2500      	movs	r5, #0
 8003fa8:	e7f7      	b.n	8003f9a <_printf_i+0x1fe>
 8003faa:	46c0      	nop			@ (mov r8, r8)
 8003fac:	080043cc 	.word	0x080043cc
 8003fb0:	080043dd 	.word	0x080043dd

08003fb4 <__swbuf_r>:
 8003fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fb6:	0006      	movs	r6, r0
 8003fb8:	000d      	movs	r5, r1
 8003fba:	0014      	movs	r4, r2
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	d004      	beq.n	8003fca <__swbuf_r+0x16>
 8003fc0:	6a03      	ldr	r3, [r0, #32]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d101      	bne.n	8003fca <__swbuf_r+0x16>
 8003fc6:	f7ff fa2b 	bl	8003420 <__sinit>
 8003fca:	69a3      	ldr	r3, [r4, #24]
 8003fcc:	60a3      	str	r3, [r4, #8]
 8003fce:	89a3      	ldrh	r3, [r4, #12]
 8003fd0:	071b      	lsls	r3, r3, #28
 8003fd2:	d502      	bpl.n	8003fda <__swbuf_r+0x26>
 8003fd4:	6923      	ldr	r3, [r4, #16]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <__swbuf_r+0x3a>
 8003fda:	0021      	movs	r1, r4
 8003fdc:	0030      	movs	r0, r6
 8003fde:	f000 f82b 	bl	8004038 <__swsetup_r>
 8003fe2:	2800      	cmp	r0, #0
 8003fe4:	d003      	beq.n	8003fee <__swbuf_r+0x3a>
 8003fe6:	2501      	movs	r5, #1
 8003fe8:	426d      	negs	r5, r5
 8003fea:	0028      	movs	r0, r5
 8003fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fee:	6923      	ldr	r3, [r4, #16]
 8003ff0:	6820      	ldr	r0, [r4, #0]
 8003ff2:	b2ef      	uxtb	r7, r5
 8003ff4:	1ac0      	subs	r0, r0, r3
 8003ff6:	6963      	ldr	r3, [r4, #20]
 8003ff8:	b2ed      	uxtb	r5, r5
 8003ffa:	4283      	cmp	r3, r0
 8003ffc:	dc05      	bgt.n	800400a <__swbuf_r+0x56>
 8003ffe:	0021      	movs	r1, r4
 8004000:	0030      	movs	r0, r6
 8004002:	f7ff fcc3 	bl	800398c <_fflush_r>
 8004006:	2800      	cmp	r0, #0
 8004008:	d1ed      	bne.n	8003fe6 <__swbuf_r+0x32>
 800400a:	68a3      	ldr	r3, [r4, #8]
 800400c:	3001      	adds	r0, #1
 800400e:	3b01      	subs	r3, #1
 8004010:	60a3      	str	r3, [r4, #8]
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	6022      	str	r2, [r4, #0]
 8004018:	701f      	strb	r7, [r3, #0]
 800401a:	6963      	ldr	r3, [r4, #20]
 800401c:	4283      	cmp	r3, r0
 800401e:	d004      	beq.n	800402a <__swbuf_r+0x76>
 8004020:	89a3      	ldrh	r3, [r4, #12]
 8004022:	07db      	lsls	r3, r3, #31
 8004024:	d5e1      	bpl.n	8003fea <__swbuf_r+0x36>
 8004026:	2d0a      	cmp	r5, #10
 8004028:	d1df      	bne.n	8003fea <__swbuf_r+0x36>
 800402a:	0021      	movs	r1, r4
 800402c:	0030      	movs	r0, r6
 800402e:	f7ff fcad 	bl	800398c <_fflush_r>
 8004032:	2800      	cmp	r0, #0
 8004034:	d0d9      	beq.n	8003fea <__swbuf_r+0x36>
 8004036:	e7d6      	b.n	8003fe6 <__swbuf_r+0x32>

08004038 <__swsetup_r>:
 8004038:	4b2d      	ldr	r3, [pc, #180]	@ (80040f0 <__swsetup_r+0xb8>)
 800403a:	b570      	push	{r4, r5, r6, lr}
 800403c:	0005      	movs	r5, r0
 800403e:	6818      	ldr	r0, [r3, #0]
 8004040:	000c      	movs	r4, r1
 8004042:	2800      	cmp	r0, #0
 8004044:	d004      	beq.n	8004050 <__swsetup_r+0x18>
 8004046:	6a03      	ldr	r3, [r0, #32]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <__swsetup_r+0x18>
 800404c:	f7ff f9e8 	bl	8003420 <__sinit>
 8004050:	220c      	movs	r2, #12
 8004052:	5ea3      	ldrsh	r3, [r4, r2]
 8004054:	071a      	lsls	r2, r3, #28
 8004056:	d423      	bmi.n	80040a0 <__swsetup_r+0x68>
 8004058:	06da      	lsls	r2, r3, #27
 800405a:	d407      	bmi.n	800406c <__swsetup_r+0x34>
 800405c:	2209      	movs	r2, #9
 800405e:	602a      	str	r2, [r5, #0]
 8004060:	2240      	movs	r2, #64	@ 0x40
 8004062:	2001      	movs	r0, #1
 8004064:	4313      	orrs	r3, r2
 8004066:	81a3      	strh	r3, [r4, #12]
 8004068:	4240      	negs	r0, r0
 800406a:	e03a      	b.n	80040e2 <__swsetup_r+0xaa>
 800406c:	075b      	lsls	r3, r3, #29
 800406e:	d513      	bpl.n	8004098 <__swsetup_r+0x60>
 8004070:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004072:	2900      	cmp	r1, #0
 8004074:	d008      	beq.n	8004088 <__swsetup_r+0x50>
 8004076:	0023      	movs	r3, r4
 8004078:	3344      	adds	r3, #68	@ 0x44
 800407a:	4299      	cmp	r1, r3
 800407c:	d002      	beq.n	8004084 <__swsetup_r+0x4c>
 800407e:	0028      	movs	r0, r5
 8004080:	f7ff faf8 	bl	8003674 <_free_r>
 8004084:	2300      	movs	r3, #0
 8004086:	6363      	str	r3, [r4, #52]	@ 0x34
 8004088:	2224      	movs	r2, #36	@ 0x24
 800408a:	89a3      	ldrh	r3, [r4, #12]
 800408c:	4393      	bics	r3, r2
 800408e:	81a3      	strh	r3, [r4, #12]
 8004090:	2300      	movs	r3, #0
 8004092:	6063      	str	r3, [r4, #4]
 8004094:	6923      	ldr	r3, [r4, #16]
 8004096:	6023      	str	r3, [r4, #0]
 8004098:	2308      	movs	r3, #8
 800409a:	89a2      	ldrh	r2, [r4, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	81a3      	strh	r3, [r4, #12]
 80040a0:	6923      	ldr	r3, [r4, #16]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10b      	bne.n	80040be <__swsetup_r+0x86>
 80040a6:	21a0      	movs	r1, #160	@ 0xa0
 80040a8:	2280      	movs	r2, #128	@ 0x80
 80040aa:	89a3      	ldrh	r3, [r4, #12]
 80040ac:	0089      	lsls	r1, r1, #2
 80040ae:	0092      	lsls	r2, r2, #2
 80040b0:	400b      	ands	r3, r1
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d003      	beq.n	80040be <__swsetup_r+0x86>
 80040b6:	0021      	movs	r1, r4
 80040b8:	0028      	movs	r0, r5
 80040ba:	f000 f89b 	bl	80041f4 <__smakebuf_r>
 80040be:	220c      	movs	r2, #12
 80040c0:	5ea3      	ldrsh	r3, [r4, r2]
 80040c2:	2101      	movs	r1, #1
 80040c4:	001a      	movs	r2, r3
 80040c6:	400a      	ands	r2, r1
 80040c8:	420b      	tst	r3, r1
 80040ca:	d00b      	beq.n	80040e4 <__swsetup_r+0xac>
 80040cc:	2200      	movs	r2, #0
 80040ce:	60a2      	str	r2, [r4, #8]
 80040d0:	6962      	ldr	r2, [r4, #20]
 80040d2:	4252      	negs	r2, r2
 80040d4:	61a2      	str	r2, [r4, #24]
 80040d6:	2000      	movs	r0, #0
 80040d8:	6922      	ldr	r2, [r4, #16]
 80040da:	4282      	cmp	r2, r0
 80040dc:	d101      	bne.n	80040e2 <__swsetup_r+0xaa>
 80040de:	061a      	lsls	r2, r3, #24
 80040e0:	d4be      	bmi.n	8004060 <__swsetup_r+0x28>
 80040e2:	bd70      	pop	{r4, r5, r6, pc}
 80040e4:	0799      	lsls	r1, r3, #30
 80040e6:	d400      	bmi.n	80040ea <__swsetup_r+0xb2>
 80040e8:	6962      	ldr	r2, [r4, #20]
 80040ea:	60a2      	str	r2, [r4, #8]
 80040ec:	e7f3      	b.n	80040d6 <__swsetup_r+0x9e>
 80040ee:	46c0      	nop			@ (mov r8, r8)
 80040f0:	20000018 	.word	0x20000018

080040f4 <_raise_r>:
 80040f4:	b570      	push	{r4, r5, r6, lr}
 80040f6:	0004      	movs	r4, r0
 80040f8:	000d      	movs	r5, r1
 80040fa:	291f      	cmp	r1, #31
 80040fc:	d904      	bls.n	8004108 <_raise_r+0x14>
 80040fe:	2316      	movs	r3, #22
 8004100:	6003      	str	r3, [r0, #0]
 8004102:	2001      	movs	r0, #1
 8004104:	4240      	negs	r0, r0
 8004106:	bd70      	pop	{r4, r5, r6, pc}
 8004108:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d004      	beq.n	8004118 <_raise_r+0x24>
 800410e:	008a      	lsls	r2, r1, #2
 8004110:	189b      	adds	r3, r3, r2
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	2a00      	cmp	r2, #0
 8004116:	d108      	bne.n	800412a <_raise_r+0x36>
 8004118:	0020      	movs	r0, r4
 800411a:	f000 f831 	bl	8004180 <_getpid_r>
 800411e:	002a      	movs	r2, r5
 8004120:	0001      	movs	r1, r0
 8004122:	0020      	movs	r0, r4
 8004124:	f000 f81a 	bl	800415c <_kill_r>
 8004128:	e7ed      	b.n	8004106 <_raise_r+0x12>
 800412a:	2a01      	cmp	r2, #1
 800412c:	d009      	beq.n	8004142 <_raise_r+0x4e>
 800412e:	1c51      	adds	r1, r2, #1
 8004130:	d103      	bne.n	800413a <_raise_r+0x46>
 8004132:	2316      	movs	r3, #22
 8004134:	6003      	str	r3, [r0, #0]
 8004136:	2001      	movs	r0, #1
 8004138:	e7e5      	b.n	8004106 <_raise_r+0x12>
 800413a:	2100      	movs	r1, #0
 800413c:	0028      	movs	r0, r5
 800413e:	6019      	str	r1, [r3, #0]
 8004140:	4790      	blx	r2
 8004142:	2000      	movs	r0, #0
 8004144:	e7df      	b.n	8004106 <_raise_r+0x12>
	...

08004148 <raise>:
 8004148:	b510      	push	{r4, lr}
 800414a:	4b03      	ldr	r3, [pc, #12]	@ (8004158 <raise+0x10>)
 800414c:	0001      	movs	r1, r0
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	f7ff ffd0 	bl	80040f4 <_raise_r>
 8004154:	bd10      	pop	{r4, pc}
 8004156:	46c0      	nop			@ (mov r8, r8)
 8004158:	20000018 	.word	0x20000018

0800415c <_kill_r>:
 800415c:	2300      	movs	r3, #0
 800415e:	b570      	push	{r4, r5, r6, lr}
 8004160:	4d06      	ldr	r5, [pc, #24]	@ (800417c <_kill_r+0x20>)
 8004162:	0004      	movs	r4, r0
 8004164:	0008      	movs	r0, r1
 8004166:	0011      	movs	r1, r2
 8004168:	602b      	str	r3, [r5, #0]
 800416a:	f7fc fc61 	bl	8000a30 <_kill>
 800416e:	1c43      	adds	r3, r0, #1
 8004170:	d103      	bne.n	800417a <_kill_r+0x1e>
 8004172:	682b      	ldr	r3, [r5, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d000      	beq.n	800417a <_kill_r+0x1e>
 8004178:	6023      	str	r3, [r4, #0]
 800417a:	bd70      	pop	{r4, r5, r6, pc}
 800417c:	200002c0 	.word	0x200002c0

08004180 <_getpid_r>:
 8004180:	b510      	push	{r4, lr}
 8004182:	f7fc fc4f 	bl	8000a24 <_getpid>
 8004186:	bd10      	pop	{r4, pc}

08004188 <memchr>:
 8004188:	b2c9      	uxtb	r1, r1
 800418a:	1882      	adds	r2, r0, r2
 800418c:	4290      	cmp	r0, r2
 800418e:	d101      	bne.n	8004194 <memchr+0xc>
 8004190:	2000      	movs	r0, #0
 8004192:	4770      	bx	lr
 8004194:	7803      	ldrb	r3, [r0, #0]
 8004196:	428b      	cmp	r3, r1
 8004198:	d0fb      	beq.n	8004192 <memchr+0xa>
 800419a:	3001      	adds	r0, #1
 800419c:	e7f6      	b.n	800418c <memchr+0x4>
	...

080041a0 <__swhatbuf_r>:
 80041a0:	b570      	push	{r4, r5, r6, lr}
 80041a2:	000e      	movs	r6, r1
 80041a4:	001d      	movs	r5, r3
 80041a6:	230e      	movs	r3, #14
 80041a8:	5ec9      	ldrsh	r1, [r1, r3]
 80041aa:	0014      	movs	r4, r2
 80041ac:	b096      	sub	sp, #88	@ 0x58
 80041ae:	2900      	cmp	r1, #0
 80041b0:	da0c      	bge.n	80041cc <__swhatbuf_r+0x2c>
 80041b2:	89b2      	ldrh	r2, [r6, #12]
 80041b4:	2380      	movs	r3, #128	@ 0x80
 80041b6:	0011      	movs	r1, r2
 80041b8:	4019      	ands	r1, r3
 80041ba:	421a      	tst	r2, r3
 80041bc:	d114      	bne.n	80041e8 <__swhatbuf_r+0x48>
 80041be:	2380      	movs	r3, #128	@ 0x80
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	2000      	movs	r0, #0
 80041c4:	6029      	str	r1, [r5, #0]
 80041c6:	6023      	str	r3, [r4, #0]
 80041c8:	b016      	add	sp, #88	@ 0x58
 80041ca:	bd70      	pop	{r4, r5, r6, pc}
 80041cc:	466a      	mov	r2, sp
 80041ce:	f000 f853 	bl	8004278 <_fstat_r>
 80041d2:	2800      	cmp	r0, #0
 80041d4:	dbed      	blt.n	80041b2 <__swhatbuf_r+0x12>
 80041d6:	23f0      	movs	r3, #240	@ 0xf0
 80041d8:	9901      	ldr	r1, [sp, #4]
 80041da:	021b      	lsls	r3, r3, #8
 80041dc:	4019      	ands	r1, r3
 80041de:	4b04      	ldr	r3, [pc, #16]	@ (80041f0 <__swhatbuf_r+0x50>)
 80041e0:	18c9      	adds	r1, r1, r3
 80041e2:	424b      	negs	r3, r1
 80041e4:	4159      	adcs	r1, r3
 80041e6:	e7ea      	b.n	80041be <__swhatbuf_r+0x1e>
 80041e8:	2100      	movs	r1, #0
 80041ea:	2340      	movs	r3, #64	@ 0x40
 80041ec:	e7e9      	b.n	80041c2 <__swhatbuf_r+0x22>
 80041ee:	46c0      	nop			@ (mov r8, r8)
 80041f0:	ffffe000 	.word	0xffffe000

080041f4 <__smakebuf_r>:
 80041f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041f6:	2602      	movs	r6, #2
 80041f8:	898b      	ldrh	r3, [r1, #12]
 80041fa:	0005      	movs	r5, r0
 80041fc:	000c      	movs	r4, r1
 80041fe:	b085      	sub	sp, #20
 8004200:	4233      	tst	r3, r6
 8004202:	d007      	beq.n	8004214 <__smakebuf_r+0x20>
 8004204:	0023      	movs	r3, r4
 8004206:	3347      	adds	r3, #71	@ 0x47
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	6123      	str	r3, [r4, #16]
 800420c:	2301      	movs	r3, #1
 800420e:	6163      	str	r3, [r4, #20]
 8004210:	b005      	add	sp, #20
 8004212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004214:	ab03      	add	r3, sp, #12
 8004216:	aa02      	add	r2, sp, #8
 8004218:	f7ff ffc2 	bl	80041a0 <__swhatbuf_r>
 800421c:	9f02      	ldr	r7, [sp, #8]
 800421e:	9001      	str	r0, [sp, #4]
 8004220:	0039      	movs	r1, r7
 8004222:	0028      	movs	r0, r5
 8004224:	f7ff fa9c 	bl	8003760 <_malloc_r>
 8004228:	2800      	cmp	r0, #0
 800422a:	d108      	bne.n	800423e <__smakebuf_r+0x4a>
 800422c:	220c      	movs	r2, #12
 800422e:	5ea3      	ldrsh	r3, [r4, r2]
 8004230:	059a      	lsls	r2, r3, #22
 8004232:	d4ed      	bmi.n	8004210 <__smakebuf_r+0x1c>
 8004234:	2203      	movs	r2, #3
 8004236:	4393      	bics	r3, r2
 8004238:	431e      	orrs	r6, r3
 800423a:	81a6      	strh	r6, [r4, #12]
 800423c:	e7e2      	b.n	8004204 <__smakebuf_r+0x10>
 800423e:	2380      	movs	r3, #128	@ 0x80
 8004240:	89a2      	ldrh	r2, [r4, #12]
 8004242:	6020      	str	r0, [r4, #0]
 8004244:	4313      	orrs	r3, r2
 8004246:	81a3      	strh	r3, [r4, #12]
 8004248:	9b03      	ldr	r3, [sp, #12]
 800424a:	6120      	str	r0, [r4, #16]
 800424c:	6167      	str	r7, [r4, #20]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00c      	beq.n	800426c <__smakebuf_r+0x78>
 8004252:	0028      	movs	r0, r5
 8004254:	230e      	movs	r3, #14
 8004256:	5ee1      	ldrsh	r1, [r4, r3]
 8004258:	f000 f820 	bl	800429c <_isatty_r>
 800425c:	2800      	cmp	r0, #0
 800425e:	d005      	beq.n	800426c <__smakebuf_r+0x78>
 8004260:	2303      	movs	r3, #3
 8004262:	89a2      	ldrh	r2, [r4, #12]
 8004264:	439a      	bics	r2, r3
 8004266:	3b02      	subs	r3, #2
 8004268:	4313      	orrs	r3, r2
 800426a:	81a3      	strh	r3, [r4, #12]
 800426c:	89a3      	ldrh	r3, [r4, #12]
 800426e:	9a01      	ldr	r2, [sp, #4]
 8004270:	4313      	orrs	r3, r2
 8004272:	81a3      	strh	r3, [r4, #12]
 8004274:	e7cc      	b.n	8004210 <__smakebuf_r+0x1c>
	...

08004278 <_fstat_r>:
 8004278:	2300      	movs	r3, #0
 800427a:	b570      	push	{r4, r5, r6, lr}
 800427c:	4d06      	ldr	r5, [pc, #24]	@ (8004298 <_fstat_r+0x20>)
 800427e:	0004      	movs	r4, r0
 8004280:	0008      	movs	r0, r1
 8004282:	0011      	movs	r1, r2
 8004284:	602b      	str	r3, [r5, #0]
 8004286:	f7fc fc33 	bl	8000af0 <_fstat>
 800428a:	1c43      	adds	r3, r0, #1
 800428c:	d103      	bne.n	8004296 <_fstat_r+0x1e>
 800428e:	682b      	ldr	r3, [r5, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d000      	beq.n	8004296 <_fstat_r+0x1e>
 8004294:	6023      	str	r3, [r4, #0]
 8004296:	bd70      	pop	{r4, r5, r6, pc}
 8004298:	200002c0 	.word	0x200002c0

0800429c <_isatty_r>:
 800429c:	2300      	movs	r3, #0
 800429e:	b570      	push	{r4, r5, r6, lr}
 80042a0:	4d06      	ldr	r5, [pc, #24]	@ (80042bc <_isatty_r+0x20>)
 80042a2:	0004      	movs	r4, r0
 80042a4:	0008      	movs	r0, r1
 80042a6:	602b      	str	r3, [r5, #0]
 80042a8:	f7fc fc30 	bl	8000b0c <_isatty>
 80042ac:	1c43      	adds	r3, r0, #1
 80042ae:	d103      	bne.n	80042b8 <_isatty_r+0x1c>
 80042b0:	682b      	ldr	r3, [r5, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d000      	beq.n	80042b8 <_isatty_r+0x1c>
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	bd70      	pop	{r4, r5, r6, pc}
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	200002c0 	.word	0x200002c0

080042c0 <_init>:
 80042c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042c6:	bc08      	pop	{r3}
 80042c8:	469e      	mov	lr, r3
 80042ca:	4770      	bx	lr

080042cc <_fini>:
 80042cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ce:	46c0      	nop			@ (mov r8, r8)
 80042d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d2:	bc08      	pop	{r3}
 80042d4:	469e      	mov	lr, r3
 80042d6:	4770      	bx	lr
