

================================================================
== Vivado HLS Report for 'iiccomm'
================================================================
* Date:           Wed Aug  8 11:50:19 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm
* Solution:       iiccomm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   82|   82|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 268436552"
ST_1 : Operation 85 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 86 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 87 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 88 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 89 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 90 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 91 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 92 [1/1] (1.00ns)   --->   "%stat_reg_outValue1_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue1)" [iiccomm.cpp:59]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 93 [1/1] (1.00ns)   --->   "%stat_reg_outValue2_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue2)" [iiccomm.cpp:60]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 94 [1/1] (1.00ns)   --->   "%stat_reg_outValue3_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue3)" [iiccomm.cpp:61]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 95 [1/1] (1.00ns)   --->   "%stat_reg_outValue4_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue4)" [iiccomm.cpp:62]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 96 [1/1] (1.00ns)   --->   "%empty_pirq_outValue_s = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %empty_pirq_outValue)" [iiccomm.cpp:63]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 97 [1/1] (1.00ns)   --->   "%full_pirq_outValue_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %full_pirq_outValue)" [iiccomm.cpp:64]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 98 [1/1] (1.00ns)   --->   "%rx_fifo_outValue_loa = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %rx_fifo_outValue)" [iiccomm.cpp:65]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 99 [1/1] (1.00ns)   --->   "%tx_fifo_outValue_loa = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %tx_fifo_outValue)" [iiccomm.cpp:66]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 100 [1/1] (1.00ns)   --->   "%ctrl_reg_outValue_lo = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %ctrl_reg_outValue)" [iiccomm.cpp:67]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 101 [1/1] (3.50ns)   --->   "%iic_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 102 [1/1] (3.50ns)   --->   "%iic_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 103 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %empty_pirq_outValue, i32 %iic_addr_read)" [iiccomm.cpp:72]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 104 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr, i32 15, i4 -1)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 105 [5/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 106 [4/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 107 [3/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 108 [2/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 109 [1/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 110 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 111 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 112 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 113 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 114 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 115 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 116 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 117 [1/1] (3.50ns)   --->   "%iic_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 268436544"
ST_23 : Operation 119 [1/1] (3.50ns)   --->   "%iic_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 120 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %full_pirq_outValue, i32 %iic_addr_read_1)" [iiccomm.cpp:77]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_24 : Operation 121 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_1, i32 1, i4 -1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 122 [5/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 123 [4/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 124 [3/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 125 [2/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 126 [1/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 127 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 128 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 129 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 268436545"
ST_31 : Operation 130 [7/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 131 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 132 [6/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 133 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 134 [5/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 135 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 136 [4/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 137 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 138 [3/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 139 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 140 [2/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 141 [1/1] (3.50ns)   --->   "%iic_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 142 [1/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 143 [1/1] (3.50ns)   --->   "%iic_addr_2_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_2)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 144 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 268436546"
ST_38 : Operation 145 [1/1] (3.50ns)   --->   "%iic_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 146 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %ctrl_reg_outValue, i32 %iic_addr_1_read)" [iiccomm.cpp:85]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 147 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %stat_reg_outValue1, i32 %iic_addr_2_read)" [iiccomm.cpp:89]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 148 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_3, i32 492, i4 -1)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 149 [5/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 3.50ns
ST_41 : Operation 150 [4/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 3.50ns
ST_42 : Operation 151 [3/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 3.50ns
ST_43 : Operation 152 [2/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 3.50ns
ST_44 : Operation 153 [1/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 3.50ns
ST_45 : Operation 154 [7/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 3.50ns
ST_46 : Operation 155 [6/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 156 [7/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 3.50ns
ST_47 : Operation 157 [5/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 158 [6/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 3.50ns
ST_48 : Operation 159 [4/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 160 [5/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 3.50ns
ST_49 : Operation 161 [3/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 162 [4/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 3.50ns
ST_50 : Operation 163 [2/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 164 [3/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 3.50ns
ST_51 : Operation 165 [1/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 166 [2/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 3.50ns
ST_52 : Operation 167 [1/1] (3.50ns)   --->   "%iic_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_3)" [iiccomm.cpp:96]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 168 [1/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 3.50ns
ST_53 : Operation 169 [1/1] (3.50ns)   --->   "%iic_addr_2_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_2)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 170 [1/1] (3.50ns)   --->   "%iic_addr_3_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 3.50ns
ST_54 : Operation 171 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %tx_fifo_outValue, i32 %iic_addr_3_read)" [iiccomm.cpp:97]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 172 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %stat_reg_outValue2, i32 %iic_addr_2_read_1)" [iiccomm.cpp:101]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 173 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_3, i32 208, i4 -1)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 3.50ns
ST_55 : Operation 174 [5/5] (3.50ns)   --->   "%iic_addr_3_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 3.50ns
ST_56 : Operation 175 [4/5] (3.50ns)   --->   "%iic_addr_3_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 3.50ns
ST_57 : Operation 176 [3/5] (3.50ns)   --->   "%iic_addr_3_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 3.50ns
ST_58 : Operation 177 [2/5] (3.50ns)   --->   "%iic_addr_3_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 3.50ns
ST_59 : Operation 178 [1/5] (3.50ns)   --->   "%iic_addr_3_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 3.50ns
ST_60 : Operation 179 [7/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 3.50ns
ST_61 : Operation 180 [6/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 3.50ns
ST_62 : Operation 181 [5/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 3.50ns
ST_63 : Operation 182 [4/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 3.50ns
ST_64 : Operation 183 [3/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 3.50ns
ST_65 : Operation 184 [2/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 3.50ns
ST_66 : Operation 185 [1/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 3.50ns
ST_67 : Operation 186 [1/1] (3.50ns)   --->   "%iic_addr_2_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_2)" [iiccomm.cpp:107]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 187 [1/1] (3.50ns)   --->   "%iic_addr_3_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 3.50ns
ST_68 : Operation 188 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %stat_reg_outValue3, i32 %iic_addr_2_read_2)" [iiccomm.cpp:108]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_68 : Operation 189 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_3, i32 493, i4 -1)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 3.50ns
ST_69 : Operation 190 [5/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 3.50ns
ST_70 : Operation 191 [4/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 192 [3/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 193 [2/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 194 [1/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccomm.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 3.50ns
ST_74 : Operation 195 [7/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 3.50ns
ST_75 : Operation 196 [6/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 197 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 268436547"
ST_75 : Operation 198 [7/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 76> : 3.50ns
ST_76 : Operation 199 [5/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 200 [6/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 77> : 3.50ns
ST_77 : Operation 201 [4/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 202 [5/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 78> : 3.50ns
ST_78 : Operation 203 [3/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 204 [4/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 3.50ns
ST_79 : Operation 205 [2/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 206 [3/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 80> : 3.50ns
ST_80 : Operation 207 [1/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 208 [2/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 81> : 3.50ns
ST_81 : Operation 209 [1/1] (3.50ns)   --->   "%iic_addr_2_read_3 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_2)" [iiccomm.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 210 [1/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 82> : 3.50ns
ST_82 : Operation 211 [1/1] (3.50ns)   --->   "%iic_addr_4_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_4)" [iiccomm.cpp:119]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 83> : 1.00ns
ST_83 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !20"
ST_83 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1) nounwind, !map !26"
ST_83 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue) nounwind, !map !30"
ST_83 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue) nounwind, !map !34"
ST_83 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2) nounwind, !map !38"
ST_83 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3) nounwind, !map !42"
ST_83 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4) nounwind, !map !46"
ST_83 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue) nounwind, !map !50"
ST_83 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue) nounwind, !map !54"
ST_83 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue) nounwind, !map !58"
ST_83 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @iiccomm_str) nounwind"
ST_83 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:55]
ST_83 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_83 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:59]
ST_83 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:60]
ST_83 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:61]
ST_83 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:62]
ST_83 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:63]
ST_83 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:64]
ST_83 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:65]
ST_83 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:66]
ST_83 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:67]
ST_83 : Operation 234 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %stat_reg_outValue4, i32 %iic_addr_2_read_3)" [iiccomm.cpp:116]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_83 : Operation 235 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %rx_fifo_outValue, i32 %iic_addr_4_read)" [iiccomm.cpp:120]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_83 : Operation 236 [1/1] (0.00ns)   --->   "ret void" [iiccomm.cpp:122]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stat_reg_outValue1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ empty_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ full_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ stat_reg_outValue2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ stat_reg_outValue3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ stat_reg_outValue4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ctrl_reg_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic_addr              (getelementptr) [ 001111111111111111111111000000000000000000000000000000000000000000000000000000000000]
iic_load_req          (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue1_l  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue2_l  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue3_l  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue4_l  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_pirq_outValue_s (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
full_pirq_outValue_l  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rx_fifo_outValue_loa  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tx_fifo_outValue_loa  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ctrl_reg_outValue_lo  (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_read         (read         ) [ 000000000110000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_req          (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_103          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_104          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_resp         (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_load_1_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_read_1       (read         ) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
iic_addr_1            (getelementptr) [ 000000000000000000000000111111111111110000000000000000000000000000000000000000000000]
iic_addr_1_req        (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_120          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_121          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1_resp       (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_2            (getelementptr) [ 000000000000000000000000000000001111111111111111111111111111111111111111111111111100]
iic_load_2_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1_read       (read         ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
iic_load_3_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_2_read       (read         ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
iic_addr_3            (getelementptr) [ 000000000000000000000000000000000000000111111111111111111111111111111111110000000000]
iic_addr_3_req        (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp       (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_load_4_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_read       (read         ) [ 000000000000000000000000000000000000000000000000000001100000000000000000000000000000]
iic_load_5_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_2_read_1     (read         ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
iic_addr_3_req2       (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_171          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_172          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_173          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp3      (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_load_6_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_2_read_2     (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
iic_addr_3_req4       (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_189          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp5      (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_4            (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111110]
iic_load_7_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_2_read_3     (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
iic_load_8_req        (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_4_read       (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_212          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_213          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_215          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_216          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_217          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_219          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_220          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_221          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222          (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_223          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_225          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_226          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_227          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_229          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_230          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_231          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_232          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_233          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_235          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_236          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stat_reg_outValue1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_pirq_outValue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="full_pirq_outValue">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stat_reg_outValue2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stat_reg_outValue3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stat_reg_outValue4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_fifo_outValue">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_fifo_outValue">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ctrl_reg_outValue">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg_outValue"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccomm_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="iic_load_req/1 iic_addr_req/9 iic_addr_resp/11 iic_load_1_req/16 "/>
</bind>
</comp>

<comp id="81" class="1004" name="stat_reg_outValue1_l_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue1_l/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="stat_reg_outValue2_l_read_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue2_l/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stat_reg_outValue3_l_read_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue3_l/8 "/>
</bind>
</comp>

<comp id="99" class="1004" name="stat_reg_outValue4_l_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue4_l/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="empty_pirq_outValue_s_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_pirq_outValue_s/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="full_pirq_outValue_l_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_pirq_outValue_l/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="rx_fifo_outValue_loa_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_fifo_outValue_loa/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tx_fifo_outValue_loa_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_fifo_outValue_loa/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="ctrl_reg_outValue_lo_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_reg_outValue_lo/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="7"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_read/8 iic_addr_read_1/23 "/>
</bind>
</comp>

<comp id="141" class="1004" name="StgValue_103_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="2"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_104_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="9"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_104/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="iic_addr_1_req/23 iic_addr_1_resp/25 iic_load_2_req/30 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_120_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_120/24 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_121_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_121/24 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_readreq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_3_req/31 iic_load_5_req/46 iic_load_6_req/60 iic_load_7_req/74 "/>
</bind>
</comp>

<comp id="190" class="1004" name="iic_addr_1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="14"/>
<pin id="193" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_1_read/37 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="7"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_2_read/38 iic_addr_2_read_1/53 iic_addr_2_read_2/67 iic_addr_2_read_3/81 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_writeresp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_req/38 iic_addr_3_resp/40 iic_load_4_req/45 iic_addr_3_req2/53 iic_addr_3_resp3/55 iic_addr_3_req4/67 iic_addr_3_resp5/69 "/>
</bind>
</comp>

<comp id="207" class="1004" name="StgValue_146_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="2"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_146/39 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_147_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_147/39 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_148_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/39 "/>
</bind>
</comp>

<comp id="232" class="1004" name="iic_addr_3_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="14"/>
<pin id="235" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_3_read/52 "/>
</bind>
</comp>

<comp id="237" class="1004" name="StgValue_171_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="2"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_171/54 "/>
</bind>
</comp>

<comp id="244" class="1004" name="StgValue_172_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_172/54 "/>
</bind>
</comp>

<comp id="251" class="1004" name="StgValue_173_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="16"/>
<pin id="254" dir="0" index="2" bw="9" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_173/54 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_188_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_188/68 "/>
</bind>
</comp>

<comp id="267" class="1004" name="StgValue_189_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="30"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="0" index="3" bw="1" slack="0"/>
<pin id="272" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_189/68 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_readreq_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_8_req/75 "/>
</bind>
</comp>

<comp id="283" class="1004" name="iic_addr_4_read_read_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="7"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_4_read/82 "/>
</bind>
</comp>

<comp id="288" class="1004" name="StgValue_234_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="2"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_234/83 "/>
</bind>
</comp>

<comp id="295" class="1004" name="StgValue_235_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_235/83 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_read iic_addr_read_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_2_read iic_addr_2_read_1 iic_addr_2_read_2 iic_addr_2_read_3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="iic_addr_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="30" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="iic_addr_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="30" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_1/23 "/>
</bind>
</comp>

<comp id="330" class="1004" name="iic_addr_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="30" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_2/31 "/>
</bind>
</comp>

<comp id="337" class="1004" name="iic_addr_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="30" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_3/38 "/>
</bind>
</comp>

<comp id="344" class="1004" name="iic_addr_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="30" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_4/75 "/>
</bind>
</comp>

<comp id="351" class="1005" name="iic_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="iic_addr_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="iic_addr_2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="iic_addr_1_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2"/>
<pin id="373" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_addr_1_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="iic_addr_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="iic_addr_3_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_addr_3_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="iic_addr_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="iic_addr_4_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="10" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="135" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="311"><net_src comp="195" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="334"><net_src comp="0" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="337" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="344" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="354"><net_src comp="316" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="361"><net_src comp="323" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="368"><net_src comp="330" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="374"><net_src comp="190" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="379"><net_src comp="337" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="388"><net_src comp="232" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="393"><net_src comp="344" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="399"><net_src comp="283" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="295" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic | {9 10 11 12 13 14 15 23 24 25 26 27 28 29 38 39 40 41 42 43 44 53 54 55 56 57 58 59 67 68 69 70 71 72 73 }
	Port: stat_reg_outValue1 | {39 }
	Port: empty_pirq_outValue | {10 }
	Port: full_pirq_outValue | {24 }
	Port: stat_reg_outValue2 | {54 }
	Port: stat_reg_outValue3 | {68 }
	Port: stat_reg_outValue4 | {83 }
	Port: tx_fifo_outValue | {54 }
	Port: rx_fifo_outValue | {83 }
	Port: ctrl_reg_outValue | {39 }
 - Input state : 
	Port: iiccomm : iic | {1 2 3 4 5 6 7 8 16 17 18 19 20 21 22 23 30 31 32 33 34 35 36 37 38 45 46 47 48 49 50 51 52 53 60 61 62 63 64 65 66 67 74 75 76 77 78 79 80 81 82 }
	Port: iiccomm : stat_reg_outValue1 | {8 }
	Port: iiccomm : empty_pirq_outValue | {8 }
	Port: iiccomm : full_pirq_outValue | {8 }
	Port: iiccomm : stat_reg_outValue2 | {8 }
	Port: iiccomm : stat_reg_outValue3 | {8 }
	Port: iiccomm : stat_reg_outValue4 | {8 }
	Port: iiccomm : tx_fifo_outValue | {8 }
	Port: iiccomm : rx_fifo_outValue | {8 }
	Port: iiccomm : ctrl_reg_outValue | {8 }
  - Chain level:
	State 1
		iic_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		iic_addr_1_req : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		iic_load_3_req : 1
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		iic_addr_3_req : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		iic_load_8_req : 1
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|          |         grp_readreq_fu_74         |
|  readreq |         grp_readreq_fu_158        |
|          |         grp_readreq_fu_183        |
|          |         grp_readreq_fu_276        |
|----------|-----------------------------------|
|          |  stat_reg_outValue1_l_read_fu_81  |
|          |  stat_reg_outValue2_l_read_fu_87  |
|          |  stat_reg_outValue3_l_read_fu_93  |
|          |  stat_reg_outValue4_l_read_fu_99  |
|          | empty_pirq_outValue_s_read_fu_105 |
|          |  full_pirq_outValue_l_read_fu_111 |
|   read   |  rx_fifo_outValue_loa_read_fu_117 |
|          |  tx_fifo_outValue_loa_read_fu_123 |
|          |  ctrl_reg_outValue_lo_read_fu_129 |
|          |          grp_read_fu_135          |
|          |    iic_addr_1_read_read_fu_190    |
|          |          grp_read_fu_195          |
|          |    iic_addr_3_read_read_fu_232    |
|          |    iic_addr_4_read_read_fu_283    |
|----------|-----------------------------------|
|          |     StgValue_103_write_fu_141     |
|          |     StgValue_104_write_fu_148     |
|          |     StgValue_120_write_fu_165     |
|          |     StgValue_121_write_fu_172     |
|          |     StgValue_146_write_fu_207     |
|          |     StgValue_147_write_fu_214     |
|   write  |     StgValue_148_write_fu_221     |
|          |     StgValue_171_write_fu_237     |
|          |     StgValue_172_write_fu_244     |
|          |     StgValue_173_write_fu_251     |
|          |     StgValue_188_write_fu_260     |
|          |     StgValue_189_write_fu_267     |
|          |     StgValue_234_write_fu_288     |
|          |     StgValue_235_write_fu_295     |
|----------|-----------------------------------|
| writeresp|        grp_writeresp_fu_200       |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|iic_addr_1_read_reg_371|   32   |
|   iic_addr_1_reg_358  |   32   |
|   iic_addr_2_reg_365  |   32   |
|iic_addr_3_read_reg_385|   32   |
|   iic_addr_3_reg_376  |   32   |
|iic_addr_4_read_reg_396|   32   |
|   iic_addr_4_reg_390  |   32   |
|    iic_addr_reg_351   |   32   |
|        reg_302        |   32   |
|        reg_308        |   32   |
+-----------------------+--------+
|         Total         |   320  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_74  |  p0  |   3  |   1  |    3   |
|   grp_readreq_fu_74  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_158  |  p0  |   3  |   1  |    3   |
|  grp_readreq_fu_158  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_183  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_200 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_276  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   329  || 14.2892 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   45   |
|  Register |    -   |   320  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   320  |   45   |
+-----------+--------+--------+--------+
