Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:30:09 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/31bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[14]
                            (input port)
  Destination:            s[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.664ns  (logic 4.429ns (32.417%)  route 9.234ns (67.583%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  a[14] (IN)
                         net (fo=0)                   0.000     0.000    a[14]
    V16                  IBUF (Prop_ibuf_I_O)         0.956     0.956 f  a_IBUF[14]_inst/O
                         net (fo=7, routed)           2.244     3.200    a_IBUF[14]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.324 f  s_OBUF[18]_inst_i_3/O
                         net (fo=4, routed)           1.028     4.352    s_OBUF[18]_inst_i_3_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.124     4.476 f  s_OBUF[30]_inst_i_12/O
                         net (fo=1, routed)           1.274     5.750    s_OBUF[30]_inst_i_12_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.874 f  s_OBUF[30]_inst_i_10/O
                         net (fo=4, routed)           1.595     7.469    s_OBUF[30]_inst_i_10_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.593 r  s_OBUF[30]_inst_i_2/O
                         net (fo=4, routed)           1.034     8.627    s_OBUF[30]_inst_i_2_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.150     8.777 r  s_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.059    10.836    s_OBUF[27]
    E19                  OBUF (Prop_obuf_I_O)         2.827    13.664 r  s_OBUF[27]_inst/O
                         net (fo=0)                   0.000    13.664    s[27]
    E19                                                               r  s[27] (OUT)
  -------------------------------------------------------------------    -------------------




