rtl_top_modules = ['sig_inoc_topology_top_wrapper.sv','sig_inoc_topology_mem_top_wrapper.sv','sig_cxl_subsystem_wrapper.sv']
verilog_extensions  = ['.v', '.sv', '.svh', '.vh']
