
*** Running vivado
    with args -log sd_accel_zed_audio_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd_accel_zed_audio_ctrl_0_0.tcl



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_zed_audio_ctrl_0_0.tcl -notrace
Command: synth_design -top sd_accel_zed_audio_ctrl_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 344.309 ; gain = 134.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sd_accel_zed_audio_ctrl_0_0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/synth/sd_accel_zed_audio_ctrl_0_0.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'i2s_ctrl' declared at 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:105' bound to instance 'U0' of component 'i2s_ctrl' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/synth/sd_accel_zed_audio_ctrl_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'i2s_ctrl' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:173]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/axi_lite_ipif.vhd:240]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/slave_attachment.vhd:226]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/slave_attachment.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/slave_attachment.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/axi_lite_ipif.vhd:240]
INFO: [Synth 8-638] synthesizing module 'user_logic' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:130]
	Parameter C_NUM_REG bound to: 5 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'iis_deser' declared at 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_deser.vhd:24' bound to instance 'Inst_iis_deser' of component 'iis_deser' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:205]
INFO: [Synth 8-638] synthesizing module 'iis_deser' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_deser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'iis_deser' (5#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_deser.vhd:35]
INFO: [Synth 8-3491] module 'iis_ser' declared at 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:24' bound to instance 'Inst_iis_ser' of component 'iis_ser' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:226]
INFO: [Synth 8-638] synthesizing module 'iis_ser' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'iis_ser' (6#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (7#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'i2s_ctrl' (8#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'sd_accel_zed_audio_ctrl_0_0' (9#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/synth/sd_accel_zed_audio_ctrl_0_0.vhd:87]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 410.172 ; gain = 200.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 410.172 ; gain = 200.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 691.172 ; gain = 0.137
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_deser'
INFO: [Synth 8-5544] ROM "ldata_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_ser'
INFO: [Synth 8-5544] ROM "ldata_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
               wait_left |                              001 |                              001
               skip_left |                              010 |                              010
               read_left |                              011 |                              011
              wait_right |                              100 |                              100
              skip_right |                              101 |                              101
              read_right |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'sequential' in module 'iis_deser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
               wait_left |                            00010 |                              001
              write_left |                            00100 |                              010
              wait_right |                            01000 |                              011
             write_right |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'one-hot' in module 'iis_ser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module iis_deser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module iis_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/USER_LOGIC_I/Inst_iis_ser/lrclk_d1_reg' into 'U0/USER_LOGIC_I/Inst_iis_deser/lrclk_d1_reg' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:63]
INFO: [Synth 8-4471] merging register 'U0/USER_LOGIC_I/Inst_iis_ser/sclk_d1_reg' into 'U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/1288/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:62]
INFO: [Synth 8-5544] ROM "U0/USER_LOGIC_I/DataTx_L" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/USER_LOGIC_I/DataTx_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design sd_accel_zed_audio_ctrl_0_0 has unconnected port S_AXI_ARADDR[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module sd_accel_zed_audio_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module sd_accel_zed_audio_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module sd_accel_zed_audio_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module sd_accel_zed_audio_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |    13|
|3     |LUT3 |    17|
|4     |LUT4 |    14|
|5     |LUT5 |    85|
|6     |LUT6 |    60|
|7     |FDRE |   288|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-----------------+------+
|      |Instance                 |Module           |Cells |
+------+-------------------------+-----------------+------+
|1     |top                      |                 |   482|
|2     |  U0                     |i2s_ctrl         |   482|
|3     |    AXI_LITE_IPIF_I      |axi_lite_ipif    |   141|
|4     |      I_SLAVE_ATTACHMENT |slave_attachment |   141|
|5     |        I_DECODER        |address_decoder  |    91|
|6     |    USER_LOGIC_I         |user_logic       |   341|
|7     |      Inst_iis_deser     |iis_deser        |    81|
|8     |      Inst_iis_ser       |iis_ser          |   122|
+------+-------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 691.172 ; gain = 137.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 691.172 ; gain = 481.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 691.172 ; gain = 418.586
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_zed_audio_ctrl_0_0_synth_1/sd_accel_zed_audio_ctrl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/sd_accel_zed_audio_ctrl_0_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_zed_audio_ctrl_0_0_synth_1/sd_accel_zed_audio_ctrl_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 691.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:55:05 2017...
