Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Tes_isim_beh.exe -prj /home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Tes_beh.prj work.Tes 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Mux4a1.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Modulo_BinBcd.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/lab151.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Habilito_Display.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/TopDisplay.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Master_5MHZ.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Enable60hz.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Enable500hz.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Enable1hz.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Enable10hz.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/CuentaDisplay.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Cuenta0a9M.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Cuenta0a9.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/cuenta0a59.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/TopCronometro.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Tes.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97204 KB
Fuse CPU Usage: 1230 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Master_5MHZ [master_5mhz_default]
Compiling architecture behavioral of entity Enable10hz [enable10hz_default]
Compiling architecture behavioral of entity Enable1hz [enable1hz_default]
Compiling architecture behavioral of entity Enable60hz [enable60hz_default]
Compiling architecture behavioral of entity Enable500hz [enable500hz_default]
Compiling architecture behavioral of entity Cuenta0a9 [cuenta0a9_default]
Compiling architecture behavioral of entity cuenta0a59 [cuenta0a59_default]
Compiling architecture behavioral of entity Cuenta0a9M [cuenta0a9m_default]
Compiling architecture behavioral of entity Modulo_BinBcd [modulo_binbcd_default]
Compiling architecture behavioral of entity Mux4a1 [mux4a1_default]
Compiling architecture behavioral of entity lab151 [lab151_default]
Compiling architecture behavioral of entity Habilito_Display [habilito_display_default]
Compiling architecture behavioral of entity TopDisplay [topdisplay_default]
Compiling architecture behavioral of entity CuentaDisplay [cuentadisplay_default]
Compiling architecture behavioral of entity TopCronometro [topcronometro_default]
Compiling architecture behavior of entity tes
Time Resolution for simulation is 1ps.
Compiled 35 VHDL Units
Built simulation executable /home/ise/Codigos_VHDL_Nexys3/Cronometro/TopCronometro/Tes_isim_beh.exe
Fuse Memory Usage: 112412 KB
Fuse CPU Usage: 1470 ms
GCC CPU Usage: 740 ms
