Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun May 01 10:14:42 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DMB1_wrapper_control_sets_placed.rpt
| Design       : DMB1_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    67 |
| Minimum Number of register sites lost to control set restrictions |   203 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             155 |           69 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |             300 |          137 |
| Yes          | No                    | No                     |             238 |           73 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             612 |          191 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                                    Enable Signal                                                                                                   |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
| ~DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                      | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                    | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                        |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
| ~DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                    | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                              |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/E[0]                                                                 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                1 |              2 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                            |                                                                                                                            |                1 |              2 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                    |                                                                                                                            |                2 |              2 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Using_AXI.M_AXI_ARLEN_reg[0]                                      | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                1 |              2 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                   |                1 |              3 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1[3]_i_1_n_0                                                                                                                                                             | DMB1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[3]_i_1_n_0                                                                                                                                                                 | DMB1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                            | DMB1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                 |                1 |              4 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                            |                2 |              4 |
| ~DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                    | DMB1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                           |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                             | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0    |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                            | DMB1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                 |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/read_victim_valid_reg_n_0                                                                                                         | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                   |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                               |                3 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[15]                                                                                                        | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                2 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                             | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                1 |              5 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                                |                                                                                                                            |                1 |              6 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                     |                                                                                                                            |                2 |              6 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                           |                                                                                                                            |                2 |              6 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | DMB1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                2 |              6 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1_n_0                                                                                                                                                  |                                                                                                                            |                2 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                    |                                                                                                                            |                1 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_RVALID                                                                                                                                       | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                3 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                                                                                                                   |                                                                                                                            |                2 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                      | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                2 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                                                                                                                   |                                                                                                                            |                1 |              8 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                              |                                                                                                                            |                1 |              8 |
| ~DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                      |                                                                                                                            |                2 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_i_1_n_0                                                                                                                                             |                                                                                                                            |                3 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                3 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                            |                7 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                          | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                4 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/SR[0]    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                2 |              9 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                         | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                3 |              9 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                            |                                                                                                                            |                4 |             10 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                            | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                4 |             16 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_40                                                                                                  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             19 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                                                                                                    | DMB1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                5 |             23 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                           |                                                                                                                            |                9 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                              | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                                             |                                                                                                                            |               12 |             28 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                   |               10 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_40                                                                                                  |                                                                                                                            |                7 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_40                                                                                                  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/WB_MEM_Result_reg[31][0]                                                |                9 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                       |                6 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                        | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                5 |             32 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                 |                                                                                                                            |               12 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             32 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                      |                                                                                                                            |               12 |             46 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                               |                                                                                                                            |               10 |             75 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                                                                                                    |                                                                                                                            |               28 |             86 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               35 |             91 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[30]                                                                                                                                           |                                                                                                                            |               16 |            128 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    |                                                                                                                            |               56 |            160 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               69 |            221 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |              118 |            248 |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


