Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seven_segment_driver.v" in library work
Compiling verilog file "led_decode.v" in library work
Module <seven_segment_driver> compiled
Compiling verilog file "lab3.v" in library work
Module <led_decode> compiled
Compiling verilog file "lab2_example.v" in library work
Module <lab3> compiled
Compiling verilog file "main.v" in library work
Module <lab2_example> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <lab2_example> in library <work> with parameters.
	STATE0 = "11"
	STATE1 = "01"
	STATE2 = "10"
	STATE3 = "00"

Analyzing hierarchy for module <lab3> in library <work> with parameters.
	N0 = "000"
	N1 = "001"
	N2 = "010"
	N3 = "011"
	N4 = "100"
	N5 = "101"

Analyzing hierarchy for module <seven_segment_driver> in library <work>.

Analyzing hierarchy for module <led_decode> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <lab2_example> in library <work>.
	STATE0 = 2'b11
	STATE1 = 2'b01
	STATE2 = 2'b10
	STATE3 = 2'b00
Module <lab2_example> is correct for synthesis.
 
Analyzing module <lab3> in library <work>.
	N0 = 3'b000
	N1 = 3'b001
	N2 = 3'b010
	N3 = 3'b011
	N4 = 3'b100
	N5 = 3'b101
Module <lab3> is correct for synthesis.
 
Analyzing module <seven_segment_driver> in library <work>.
Module <seven_segment_driver> is correct for synthesis.
 
Analyzing module <led_decode> in library <work>.
Module <led_decode> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lab2_example>.
    Related source file is "lab2_example.v".
    Found 21-bit up counter for signal <counter>.
    Found 2-bit register for signal <s>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <lab2_example> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "lab3.v".
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <C>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <lab3> synthesized.


Synthesizing Unit <seven_segment_driver>.
    Related source file is "seven_segment_driver.v".
    Found 4-bit register for signal <a>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <seven_segment_driver> synthesized.


Synthesizing Unit <led_decode>.
    Related source file is "led_decode.v".
    Found 16x8-bit ROM for signal <seg_data>.
    Summary:
	inferred   1 ROM(s).
Unit <led_decode> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:1306 - Output <state> is never assigned.
WARNING:Xst:646 - Signal <main_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cnt_ff>.
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 21-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <a_1> in Unit <ssd_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <a_2> <a_3> 
WARNING:Xst:1710 - FF/Latch <a_0> (without init value) has a constant value of 0 in block <ssd_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <a_1> (without init value) has a constant value of 1 in block <ssd_inst>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 21-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <a_0> (without init value) has a constant value of 0 in block <seven_segment_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_1> (without init value) has a constant value of 1 in block <seven_segment_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_2> (without init value) has a constant value of 1 in block <seven_segment_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_3> (without init value) has a constant value of 1 in block <seven_segment_driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <lab2_example> ...

Optimizing unit <lab3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.
FlipFlop lab3_inst/state_0 has been replicated 1 time(s)
FlipFlop lab3_inst/state_1 has been replicated 1 time(s)
FlipFlop lab3_inst/state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 181
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 8
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 32
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 46
#      LUT4_D                      : 3
#      LUT4_L                      : 6
#      MUXCY                       : 26
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 38
#      FDR                         : 22
#      FDRE                        : 6
#      FDRS                        : 8
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 10
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       68  out of   1920     3%  
 Number of Slice Flip Flops:             38  out of   3840     0%  
 Number of 4 input LUTs:                125  out of   3840     3%  
 Number of IOs:                          36
 Number of bonded IOBs:                  34  out of    173    19%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.574ns (Maximum Frequency: 179.403MHz)
   Minimum input arrival time before clock: 7.416ns
   Maximum output required time after clock: 8.580ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.574ns (frequency: 179.403MHz)
  Total number of paths / destination ports: 466 / 73
-------------------------------------------------------------------------
Delay:               5.574ns (Levels of Logic = 2)
  Source:            lab3_inst/state_2 (FF)
  Destination:       lab3_inst/C_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lab3_inst/state_2 to lab3_inst/C_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.626   1.613  lab3_inst/state_2 (lab3_inst/state_2)
     LUT4:I3->O            2   0.479   0.804  lab3_inst/C_mux0000<7>8 (lab3_inst/N46)
     LUT4:I2->O            1   0.479   0.681  lab3_inst/C_mux0000<7>35 (lab3_inst/C_mux0000<7>35)
     FDRS:S                    0.892          lab3_inst/C_0
    ----------------------------------------
    Total                      5.574ns (2.476ns logic, 3.098ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 263 / 61
-------------------------------------------------------------------------
Offset:              7.416ns (Levels of Logic = 4)
  Source:            U<7> (PAD)
  Destination:       lab3_inst/C_4 (FF)
  Destination Clock: clk rising

  Data Path: U<7> to lab3_inst/C_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.715   1.846  U_7_IBUF (U_7_IBUF)
     LUT3:I0->O            2   0.479   1.040  lab3_inst/C_mux0000<1>41_SW0 (N12)
     LUT4:I0->O            2   0.479   0.804  lab3_inst/C_mux0000<1>41 (lab3_inst/N16)
     LUT3:I2->O            1   0.479   0.681  lab3_inst/C_mux0000<3>_SW0 (N10)
     FDRS:S                    0.892          lab3_inst/C_4
    ----------------------------------------
    Total                      7.416ns (3.044ns logic, 4.372ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 18
-------------------------------------------------------------------------
Offset:              8.580ns (Levels of Logic = 2)
  Source:            lab3_inst/state_2 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      clk rising

  Data Path: lab3_inst/state_2 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.626   1.885  lab3_inst/state_2 (lab3_inst/state_2)
     LUT3:I0->O            1   0.479   0.681  led_decode_inst/Mrom_seg_data21 (led_2_OBUF)
     OBUF:I->O                 4.909          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      8.580ns (6.014ns logic, 2.566ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.94 secs
 
--> 


Total memory usage is 503008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

