simSeconds 0.027708732872
simTicks 27708847652.3925
finalTick 220469696265544.5
simFreq 1000001000000.0
hostSeconds 280.34925053000006
hostTickRate 99443778.13541201
hostMemory 52679588.58110801
simInsts 110000128.47577702
simOps 132112617.48315601
hostInstRate 394775.037829
hostOpRate 474131.34711600014
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandHits::switch_cpus.inst 24351.687566000004
system.l2.demandHits::switch_cpus.data 73257.66070100002
system.l2.demandHits::total 97609.348267
system.l2.overallHits::switch_cpus.inst 24351.687566000004
system.l2.overallHits::switch_cpus.data 73257.66070100002
system.l2.overallHits::total 97609.348267
system.l2.demandMisses::cpu.inst 2.490004
system.l2.demandMisses::cpu.data 4.279966
system.l2.demandMisses::switch_cpus.inst 3075.469307
system.l2.demandMisses::switch_cpus.data 136846.320351
system.l2.demandMisses::total 139921.789658
system.l2.overallMisses::cpu.inst 2.490004
system.l2.overallMisses::cpu.data 4.279966
system.l2.overallMisses::switch_cpus.inst 3075.469307
system.l2.overallMisses::switch_cpus.data 136846.320351
system.l2.overallMisses::total 139921.789658
system.l2.demandMissLatency::switch_cpus.inst 253539447.60200003
system.l2.demandMissLatency::switch_cpus.data 11087492147.060999
system.l2.demandMissLatency::total 11341031594.663002
system.l2.overallMissLatency::switch_cpus.inst 253539447.60200003
system.l2.overallMissLatency::switch_cpus.data 11087492147.060999
system.l2.overallMissLatency::total 11341031594.663002
system.l2.demandAccesses::cpu.inst 2.490004
system.l2.demandAccesses::cpu.data 4.279966
system.l2.demandAccesses::switch_cpus.inst 27427.156873
system.l2.demandAccesses::switch_cpus.data 210103.981052
system.l2.demandAccesses::total 237531.13792500002
system.l2.overallAccesses::cpu.inst 2.490004
system.l2.overallAccesses::cpu.data 4.279966
system.l2.overallAccesses::switch_cpus.inst 27427.156873
system.l2.overallAccesses::switch_cpus.data 210103.981052
system.l2.overallAccesses::total 237531.13792500002
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 1.000001
system.l2.demandMissRate::switch_cpus.inst 0.108886714639
system.l2.demandMissRate::switch_cpus.data 0.6664037355819998
system.l2.demandMissRate::total 0.600759357107
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 1.000001
system.l2.overallMissRate::switch_cpus.inst 0.108886714639
system.l2.overallMissRate::switch_cpus.data 0.6664037355819998
system.l2.overallMissRate::total 0.600759357107
system.l2.demandAvgMissLatency::switch_cpus.inst 82856.340286987
system.l2.demandAvgMissLatency::switch_cpus.data 81037.98456981043
system.l2.demandAvgMissLatency::total 81065.01527177833
system.l2.overallAvgMissLatency::switch_cpus.inst 82856.340286987
system.l2.overallAvgMissLatency::switch_cpus.data 81037.98456981043
system.l2.overallAvgMissLatency::total 81065.01527177833
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 3073.466571
system.l2.demandMshrMisses::switch_cpus.data 136846.056792
system.l2.demandMshrMisses::total 139919.523363
system.l2.overallMshrMisses::switch_cpus.inst 3073.466571
system.l2.overallMshrMisses::switch_cpus.data 136846.056792
system.l2.overallMshrMisses::total 139919.523363
system.l2.demandMshrMissLatency::switch_cpus.inst 222725187.5845
system.l2.demandMshrMissLatency::switch_cpus.data 9718973766.223234
system.l2.demandMshrMissLatency::total 9941698953.807735
system.l2.overallMshrMissLatency::switch_cpus.inst 222725187.5845
system.l2.overallMshrMissLatency::switch_cpus.data 9718973766.223234
system.l2.overallMshrMissLatency::total 9941698953.807735
system.l2.demandMshrMissRate::switch_cpus.inst 0.10881805464600001
system.l2.demandMshrMissRate::switch_cpus.data 0.6664022083209998
system.l2.demandMshrMissRate::total 0.6007500899400001
system.l2.overallMshrMissRate::switch_cpus.inst 0.10881805464600001
system.l2.overallMshrMissRate::switch_cpus.data 0.6664022083209998
system.l2.overallMshrMissRate::total 0.6007500899400001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 72880.0862853682
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71037.71985215688
system.l2.demandAvgMshrMissLatency::total 71065.35364790638
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 72880.0862853682
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71037.71985215688
system.l2.overallAvgMshrMissLatency::total 71065.35364790638
system.l2.replacements 92222.990132
system.l2.InvalidateReq.hits::switch_cpus.data 10.300116000000001
system.l2.InvalidateReq.hits::total 10.300116000000001
system.l2.InvalidateReq.accesses::switch_cpus.data 16.211942
system.l2.InvalidateReq.accesses::total 16.211942
system.l2.ReadCleanReq.hits::switch_cpus.inst 24351.687566000004
system.l2.ReadCleanReq.hits::total 24351.687566000004
system.l2.ReadCleanReq.misses::cpu.inst 2.490004
system.l2.ReadCleanReq.misses::switch_cpus.inst 3075.469307
system.l2.ReadCleanReq.misses::total 3075.469307
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 253539447.60200003
system.l2.ReadCleanReq.missLatency::total 253539447.60200003
system.l2.ReadCleanReq.accesses::cpu.inst 2.490004
system.l2.ReadCleanReq.accesses::switch_cpus.inst 27427.156873
system.l2.ReadCleanReq.accesses::total 27427.156873
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.108886714639
system.l2.ReadCleanReq.missRate::total 0.108886714639
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 82856.340286987
system.l2.ReadCleanReq.avgMissLatency::total 82856.340286987
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3073.466571
system.l2.ReadCleanReq.mshrMisses::total 3073.466571
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 222725187.5845
system.l2.ReadCleanReq.mshrMissLatency::total 222725187.5845
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.10881805464600001
system.l2.ReadCleanReq.mshrMissRate::total 0.10881805464600001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 72880.0862853682
system.l2.ReadCleanReq.avgMshrMissLatency::total 72880.0862853682
system.l2.ReadExReq.hits::switch_cpus.data 2311.13782
system.l2.ReadExReq.hits::total 2311.13782
system.l2.ReadExReq.misses::cpu.data 1.993961
system.l2.ReadExReq.misses::switch_cpus.data 984.7239959999999
system.l2.ReadExReq.misses::total 985.1429279999999
system.l2.ReadExReq.missLatency::switch_cpus.data 80489953.8155
system.l2.ReadExReq.missLatency::total 80489953.8155
system.l2.ReadExReq.accesses::cpu.data 1.993961
system.l2.ReadExReq.accesses::switch_cpus.data 3292.929292
system.l2.ReadExReq.accesses::total 3292.929292
system.l2.ReadExReq.missRate::cpu.data 0.9972679999999999
system.l2.ReadExReq.missRate::switch_cpus.data 0.35305692653100007
system.l2.ReadExReq.missRate::total 0.3599623921530001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 82893.86603558634
system.l2.ReadExReq.avgMissLatency::total 80622.46909808635
system.l2.ReadExReq.mshrMisses::switch_cpus.data 984.7239959999999
system.l2.ReadExReq.mshrMisses::total 984.7239959999999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 70642713.85550001
system.l2.ReadExReq.mshrMissLatency::total 70642713.85550001
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.35305692653100007
system.l2.ReadExReq.mshrMissRate::total 0.3450004452390001
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 72893.85603558633
system.l2.ReadExReq.avgMshrMissLatency::total 72893.85603558633
system.l2.ReadSharedReq.hits::switch_cpus.data 70946.52288100001
system.l2.ReadSharedReq.hits::total 70946.52288100001
system.l2.ReadSharedReq.misses::cpu.data 2.2860050000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 135864.528879
system.l2.ReadSharedReq.misses::total 135864.528879
system.l2.ReadSharedReq.missLatency::switch_cpus.data 11007256589.702501
system.l2.ReadSharedReq.missLatency::total 11007256589.702501
system.l2.ReadSharedReq.accesses::cpu.data 2.2860050000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 206811.05176
system.l2.ReadSharedReq.accesses::total 206811.05176
system.l2.ReadSharedReq.missRate::cpu.data 1.000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.6710367308340001
system.l2.ReadSharedReq.missRate::total 0.6710367308340001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 81035.17724588771
system.l2.ReadSharedReq.avgMissLatency::total 81035.17724588771
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 135864.26532
system.l2.ReadSharedReq.mshrMisses::total 135864.26532
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9648556123.58473
system.l2.ReadSharedReq.mshrMissLatency::total 9648556123.58473
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.6710352035730002
system.l2.ReadSharedReq.mshrMissRate::total 0.6710352035730002
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71034.91242462207
system.l2.ReadSharedReq.avgMshrMissLatency::total 71034.91242462207
system.l2.UpgradeReq.hits::switch_cpus.data 10677.724516
system.l2.UpgradeReq.hits::total 10677.724516
system.l2.UpgradeReq.accesses::switch_cpus.data 10681.605255999999
system.l2.UpgradeReq.accesses::total 10681.605255999999
system.l2.WritebackClean.hits::writebacks 25114.181626999998
system.l2.WritebackClean.hits::total 25114.181626999998
system.l2.WritebackClean.accesses::writebacks 25114.181626999998
system.l2.WritebackClean.accesses::total 25114.181626999998
system.l2.WritebackDirty.hits::writebacks 61322.92248999999
system.l2.WritebackDirty.hits::total 61322.92248999999
system.l2.WritebackDirty.accesses::writebacks 61322.92248999999
system.l2.WritebackDirty.accesses::total 61322.92248999999
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.l2.tags.tagsInUse 56003.82829919402
system.l2.tags.totalRefs 520748.991102
system.l2.tags.sampledRefs 157756.39015600004
system.l2.tags.avgRefs 3.3097049854070004
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.258390298078
system.l2.tags.occupancies::cpu.data 2.470823840068
system.l2.tags.occupancies::switch_cpus.inst 1581.831618629455
system.l2.tags.occupancies::switch_cpus.data 54250.05426149013
system.l2.tags.avgOccs::cpu.inst 1.935061e-05
system.l2.tags.avgOccs::cpu.data 3.7678382000000006e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.024136864199
system.l2.tags.avgOccs::switch_cpus.data 0.82779039506
system.l2.tags.avgOccs::total 0.8545504909819999
system.l2.tags.occupanciesTaskId::1024 65523.099908
system.l2.tags.ageTaskId_1024::0 53.040189
system.l2.tags.ageTaskId_1024::1 452.649302
system.l2.tags.ageTaskId_1024::2 4571.547198
system.l2.tags.ageTaskId_1024::3 41869.634589
system.l2.tags.ratioOccsTaskId::1024 0.9998029791070001
system.l2.tags.tagAccesses 3997809.4293400003
system.l2.tags.dataAccesses 3997809.4293400003
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3073.466571
system.mem_ctrls.avgPriority_switch_cpus.data::samples 136832.46491799998
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.007163595509504251
system.mem_ctrls.numReadWriteTurnArounds 482.27747800000003
system.mem_ctrls.numWriteReadTurnArounds 482.27747800000003
system.mem_ctrls.numStayReadState 292877.31963700004
system.mem_ctrls.numStayWriteState 7735.982348999999
system.mem_ctrls.readReqs 139919.597885
system.mem_ctrls.writeReqs 8235.37667
system.mem_ctrls.readBursts 139919.597885
system.mem_ctrls.writeBursts 8235.37667
system.mem_ctrls.servicedByWrQ 13.666395999999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0818209800000005
system.mem_ctrls.avgWrQLen 22.354992659999997
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 139919.597885
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 8235.37667
system.mem_ctrls.rdQLenPdf::0 126192.93148500001
system.mem_ctrls.rdQLenPdf::1 12839.593618
system.mem_ctrls.rdQLenPdf::2 762.468106
system.mem_ctrls.rdQLenPdf::3 93.62118700000002
system.mem_ctrls.rdQLenPdf::4 14.971243000000001
system.mem_ctrls.rdQLenPdf::5 1.861603
system.mem_ctrls.rdQLenPdf::6 0.484247
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9974109999999999
system.mem_ctrls.wrQLenPdf::1 1.000001
system.mem_ctrls.wrQLenPdf::2 1.000001
system.mem_ctrls.wrQLenPdf::3 1.000001
system.mem_ctrls.wrQLenPdf::4 1.000001
system.mem_ctrls.wrQLenPdf::5 1.000001
system.mem_ctrls.wrQLenPdf::6 1.000001
system.mem_ctrls.wrQLenPdf::7 1.000001
system.mem_ctrls.wrQLenPdf::8 1.000001
system.mem_ctrls.wrQLenPdf::9 1.000001
system.mem_ctrls.wrQLenPdf::10 1.000001
system.mem_ctrls.wrQLenPdf::11 1.000001
system.mem_ctrls.wrQLenPdf::12 1.000001
system.mem_ctrls.wrQLenPdf::13 1.000001
system.mem_ctrls.wrQLenPdf::14 1.000001
system.mem_ctrls.wrQLenPdf::15 240.38396699999998
system.mem_ctrls.wrQLenPdf::16 250.64437299999997
system.mem_ctrls.wrQLenPdf::17 479.073333
system.mem_ctrls.wrQLenPdf::18 483.2758969999999
system.mem_ctrls.wrQLenPdf::19 483.1008139999999
system.mem_ctrls.wrQLenPdf::20 483.32452299999994
system.mem_ctrls.wrQLenPdf::21 483.710655
system.mem_ctrls.wrQLenPdf::22 483.51370499999996
system.mem_ctrls.wrQLenPdf::23 482.86876200000006
system.mem_ctrls.wrQLenPdf::24 482.869912
system.mem_ctrls.wrQLenPdf::25 483.3030879999999
system.mem_ctrls.wrQLenPdf::26 483.388399
system.mem_ctrls.wrQLenPdf::27 483.357899
system.mem_ctrls.wrQLenPdf::28 483.43314
system.mem_ctrls.wrQLenPdf::29 485.8778269999999
system.mem_ctrls.wrQLenPdf::30 483.22612000000004
system.mem_ctrls.wrQLenPdf::31 482.551252
system.mem_ctrls.wrQLenPdf::32 482.27747800000003
system.mem_ctrls.wrQLenPdf::33 0.198101
system.mem_ctrls.wrQLenPdf::34 0.0
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 874.6493439999999
system.mem_ctrls.bytesReadSys 8954854.26464
system.mem_ctrls.bytesWrittenSys 527064.10688
system.mem_ctrls.avgRdBWSys 323186475.0069496
system.mem_ctrls.avgWrBWSys 19015537.200093705
system.mem_ctrls.totGap 27708771761.8205
system.mem_ctrls.avgGap 187045.72728736003
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 196701.860544
system.mem_ctrls.requestorReadBytes::switch_cpus.data 8757277.754751999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 7093051.566580537
system.mem_ctrls.requestorReadRate::switch_cpus.data 316061842.0256941
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3073.466571
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 136846.131314
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 96129225.14725
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4088545003.432249
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 31692.950668060002
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 29893.07917087
system.mem_ctrls.dram.bytesRead::cpu.inst 159.360256
system.mem_ctrls.dram.bytesRead::cpu.data 273.917824
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 196701.860544
system.mem_ctrls.dram.bytesRead::switch_cpus.data 8758152.404096
system.mem_ctrls.dram.bytesRead::total 8954854.26464
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.360256
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 196701.860544
system.mem_ctrls.dram.bytesInstRead::total 196701.860544
system.mem_ctrls.dram.numReads::cpu.inst 2.490004
system.mem_ctrls.dram.numReads::cpu.data 4.279966
system.mem_ctrls.dram.numReads::switch_cpus.inst 3073.466571
system.mem_ctrls.dram.numReads::switch_cpus.data 136846.131314
system.mem_ctrls.dram.numReads::total 139919.597885
system.mem_ctrls.dram.bwRead::cpu.inst 54919.973964
system.mem_ctrls.dram.bwRead::cpu.data 94501.323842
system.mem_ctrls.dram.bwRead::switch_cpus.inst 7093051.267284
system.mem_ctrls.dram.bwRead::switch_cpus.data 316093423.546529
system.mem_ctrls.dram.bwRead::total 323186474.86358994
system.mem_ctrls.dram.bwInstRead::cpu.inst 54919.973964
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 7093051.267284
system.mem_ctrls.dram.bwInstRead::total 7093051.267284
system.mem_ctrls.dram.bwTotal::cpu.inst 54919.973964
system.mem_ctrls.dram.bwTotal::cpu.data 94501.323842
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 7093051.267284
system.mem_ctrls.dram.bwTotal::switch_cpus.data 316093423.546529
system.mem_ctrls.dram.bwTotal::total 342202012.34727997
system.mem_ctrls.dram.readBursts 139905.93148899998
system.mem_ctrls.dram.writeBursts 8208.981153
system.mem_ctrls.dram.perBankRdBursts::0 8790.712387
system.mem_ctrls.dram.perBankRdBursts::1 8916.420676
system.mem_ctrls.dram.perBankRdBursts::2 8948.848111
system.mem_ctrls.dram.perBankRdBursts::3 8900.651332000001
system.mem_ctrls.dram.perBankRdBursts::4 8856.977914999998
system.mem_ctrls.dram.perBankRdBursts::5 8920.415919
system.mem_ctrls.dram.perBankRdBursts::6 8913.701412999999
system.mem_ctrls.dram.perBankRdBursts::7 8228.583875
system.mem_ctrls.dram.perBankRdBursts::8 8427.228068
system.mem_ctrls.dram.perBankRdBursts::9 8398.219926
system.mem_ctrls.dram.perBankRdBursts::10 8600.539888000001
system.mem_ctrls.dram.perBankRdBursts::11 8669.952447000001
system.mem_ctrls.dram.perBankRdBursts::12 8652.378971
system.mem_ctrls.dram.perBankRdBursts::13 9060.832348000004
system.mem_ctrls.dram.perBankRdBursts::14 8875.462506999998
system.mem_ctrls.dram.perBankRdBursts::15 8745.005705999998
system.mem_ctrls.dram.perBankWrBursts::0 429.00561500000003
system.mem_ctrls.dram.perBankWrBursts::1 485.334097
system.mem_ctrls.dram.perBankWrBursts::2 491.26802700000013
system.mem_ctrls.dram.perBankWrBursts::3 516.946338
system.mem_ctrls.dram.perBankWrBursts::4 528.4000760000001
system.mem_ctrls.dram.perBankWrBursts::5 614.4144060000001
system.mem_ctrls.dram.perBankWrBursts::6 571.064375
system.mem_ctrls.dram.perBankWrBursts::7 511.86374900000004
system.mem_ctrls.dram.perBankWrBursts::8 507.57203400000003
system.mem_ctrls.dram.perBankWrBursts::9 436.73231100000004
system.mem_ctrls.dram.perBankWrBursts::10 529.042369
system.mem_ctrls.dram.perBankWrBursts::11 525.062785
system.mem_ctrls.dram.perBankWrBursts::12 494.74966
system.mem_ctrls.dram.perBankWrBursts::13 563.120402
system.mem_ctrls.dram.perBankWrBursts::14 561.98266
system.mem_ctrls.dram.perBankWrBursts::15 442.422249
system.mem_ctrls.dram.totQLat 1561438013.1607502
system.mem_ctrls.dram.totBusLat 699529657.445
system.mem_ctrls.dram.totMemAccLat 4184674228.5795
system.mem_ctrls.dram.avgQLat 11172.702854680001
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 29922.721604680006
system.mem_ctrls.dram.readRowHits 92357.71187700002
system.mem_ctrls.dram.writeRowHits 1265.1096300000002
system.mem_ctrls.dram.readRowHitRate 65.9850268
system.mem_ctrls.dram.writeRowHitRate 12.103294589999999
system.mem_ctrls.dram.bytesPerActivate::samples 54491.920375
system.mem_ctrls.dram.bytesPerActivate::mean 174.447538331033
system.mem_ctrls.dram.bytesPerActivate::gmean 117.281009539111
system.mem_ctrls.dram.bytesPerActivate::stdev 198.12618712386305
system.mem_ctrls.dram.bytesPerActivate::0-127 30024.082827000002
system.mem_ctrls.dram.bytesPerActivate::128-255 13014.593719999999
system.mem_ctrls.dram.bytesPerActivate::256-383 4210.951344000001
system.mem_ctrls.dram.bytesPerActivate::384-511 2435.6840499999994
system.mem_ctrls.dram.bytesPerActivate::512-639 1679.7957970000002
system.mem_ctrls.dram.bytesPerActivate::640-767 1206.997909
system.mem_ctrls.dram.bytesPerActivate::768-895 824.9320290000002
system.mem_ctrls.dram.bytesPerActivate::896-1023 502.313675
system.mem_ctrls.dram.bytesPerActivate::1024-1151 592.569024
system.mem_ctrls.dram.bytesPerActivate::total 54491.920375
system.mem_ctrls.dram.dramBytesRead 8953979.615295999
system.mem_ctrls.dram.dramBytesWritten 525374.793792
system.mem_ctrls.dram.avgRdBW 323.15489344096494
system.mem_ctrls.dram.avgWrBW 18.954586771323
system.mem_ctrls.dram.peakBW 12800.012799999999
system.mem_ctrls.dram.busUtil 2.67599173
system.mem_ctrls.dram.busUtilRead 2.5247082900000004
system.mem_ctrls.dram.busUtilWrite 0.14804793000000002
system.mem_ctrls.dram.pageHitRate 63.20758156000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.mem_ctrls.dram.rank0.actEnergy 199395242.20853996
system.mem_ctrls.dram.rank0.preEnergy 105981163.80192
system.mem_ctrls.dram.rank0.readEnergy 503200865.02391994
system.mem_ctrls.dram.rank0.writeEnergy 21654108.68526
system.mem_ctrls.dram.rank0.refreshEnergy 2187326529.17064
system.mem_ctrls.dram.rank0.actBackEnergy 10666546842.027239
system.mem_ctrls.dram.rank0.preBackEnergy 1657838160.27792
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 15341942911.195442
system.mem_ctrls.dram.rank0.averagePower 553.686400208887
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4218699944.531
system.mem_ctrls.dram.rank0.pwrStateTime::REF 925276216.64075
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 22564871491.22075
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 189678288.49536
system.mem_ctrls.dram.rank1.preEnergy 100815674.021205
system.mem_ctrls.dram.rank1.readEnergy 495727485.80754
system.mem_ctrls.dram.rank1.writeEnergy 21196772.933399998
system.mem_ctrls.dram.rank1.refreshEnergy 2187326529.17064
system.mem_ctrls.dram.rank1.actBackEnergy 10601772590.33361
system.mem_ctrls.dram.rank1.preBackEnergy 1712384898.54624
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 15308902239.307997
system.mem_ctrls.dram.rank1.averagePower 552.494591912838
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4360522112.8567505
system.mem_ctrls.dram.rank1.pwrStateTime::REF 925276216.64075
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 22423049322.895004
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.membus.transDist::ReadResp 138937.806413
system.membus.transDist::ReadExReq 985.1429279999999
system.membus.transDist::ReadExResp 985.1429279999999
system.membus.transDist::ReadSharedReq 138937.806413
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 369339.21578499995
system.membus.pktCount::total 369339.21578499995
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 9481918.371520003
system.membus.pktSize::total 9481918.371520003
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 139929.39045099998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 139929.39045099998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 139929.39045099998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.membus.reqLayer0.occupancy 298284055.0870001
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 748610493.64025
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 229419.61789999998
system.membus.snoop_filter.hitSingleRequests 89537.27252
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 55417695.30478501
system.switch_cpus.cpi 0.5539009441450001
system.switch_cpus.ipc 1.805399819967
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 147300659.234687
system.switch_cpus.nonSpecInstsAdded 18192.626548
system.switch_cpus.instsIssued 137248134.376942
system.switch_cpus.squashedInstsIssued 246317.04387499997
system.switch_cpus.squashedInstsExamined 27227215.637476005
system.switch_cpus.squashedOperandsExamined 21686545.189198
system.switch_cpus.squashedNonSpecRemoved 18175.158253999998
system.switch_cpus.numIssuedDist::samples 55166775.179405
system.switch_cpus.numIssuedDist::mean 2.487896561226
system.switch_cpus.numIssuedDist::stdev 2.540215276682
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 17582406.156171
system.switch_cpus.numIssuedDist::1 7711168.222743001
system.switch_cpus.numIssuedDist::2 6913705.746077
system.switch_cpus.numIssuedDist::3 5886922.612806
system.switch_cpus.numIssuedDist::4 4915976.586037
system.switch_cpus.numIssuedDist::5 3906762.9075309997
system.switch_cpus.numIssuedDist::6 3491410.6425830005
system.switch_cpus.numIssuedDist::7 2075465.3763890003
system.switch_cpus.numIssuedDist::8 1358521.89647
system.switch_cpus.numIssuedDist::9 741853.562804
system.switch_cpus.numIssuedDist::10 579097.0724269999
system.switch_cpus.numIssuedDist::11 3296.2780670000006
system.switch_cpus.numIssuedDist::12 188.1193
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000011999999998
system.switch_cpus.numIssuedDist::total 55166775.179405
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 2086156.672807
system.switch_cpus.statFuBusy::IntMult 2.4514469999999995
system.switch_cpus.statFuBusy::IntDiv 4.106606
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 4.1135139999999994
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.34311800000000003
system.switch_cpus.statFuBusy::SimdCmp 0.873545
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.001151
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.237808
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.209466
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.049777
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 2658440.251826
system.switch_cpus.statFuBusy::MemWrite 1850794.014842
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 24510.470522
system.switch_cpus.statIssuedInstType_0::IntAlu 81767302.60643
system.switch_cpus.statIssuedInstType_0::IntMult 226249.567701
system.switch_cpus.statIssuedInstType_0::IntDiv 27.359252
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 24.983482000000006
system.switch_cpus.statIssuedInstType_0::FloatCvt 27.294947
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.024169
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 45.789431
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 2575.939312
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 13.832690999999999
system.switch_cpus.statIssuedInstType_0::SimdAlu 6842.855204
system.switch_cpus.statIssuedInstType_0::SimdCmp 9821.319346
system.switch_cpus.statIssuedInstType_0::SimdCvt 7.367437999999998
system.switch_cpus.statIssuedInstType_0::SimdMisc 14902.660604
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 94.84122200000002
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 13.774007000000001
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 1.9984209999999998
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.729535
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 6.853555000000001
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 5.307004999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 532.927462
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.7583089999999999
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.046617000000000006
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.5699909999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.9408740000000001
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.001151
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 31831478.416819997
system.switch_cpus.statIssuedInstType_0::MemWrite 23363645.141443994
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 137248134.376942
system.switch_cpus.issueRate 2.476643198788
system.switch_cpus.fuBusy 6595403.325906999
system.switch_cpus.fuBusyRate 0.04805456685400001
system.switch_cpus.intInstQueueReads 335326638.47947603
system.switch_cpus.intInstQueueWrites 174002104.13258803
system.switch_cpus.intInstQueueWakeupAccesses 131643775.92384203
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1178122.746197
system.switch_cpus.vecInstQueueWrites 746984.704841
system.switch_cpus.vecInstQueueWakeupAccesses 521447.11927500006
system.switch_cpus.intAluAccesses 143184861.718745
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 634165.5135819999
system.switch_cpus.numSquashedInsts 649661.5202649999
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 10286.337096000001
system.switch_cpus.idleCycles 250920.12537999998
system.switch_cpus.MemDepUnit__0.insertedLoads 32659638.977195006
system.switch_cpus.MemDepUnit__0.insertedStores 26449667.924098
system.switch_cpus.MemDepUnit__0.conflictingLoads 15476068.618819
system.switch_cpus.MemDepUnit__0.conflictingStores 13532877.389549999
system.switch_cpus.MemDepUnit__0.MDPLookups 59107123.29727599
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 44882019.24601599
system.switch_cpus.MemDepUnit__0.LFSTWrites 22453383.490921006
system.switch_cpus.MemDepUnit__0.hits 29030159.201608006
system.switch_cpus.MemDepUnit__0.predictions 59107123.29727599
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1807502.066318
system.switch_cpus.branchPred.lookups_0::CallDirect 850386.0368730001
system.switch_cpus.branchPred.lookups_0::CallIndirect 1045804.729942
system.switch_cpus.branchPred.lookups_0::DirectCond 16881383.045470003
system.switch_cpus.branchPred.lookups_0::DirectUncond 2151870.500337
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 400824.18670099997
system.switch_cpus.branchPred.lookups_0::total 23137770.565641
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 395540.369786
system.switch_cpus.branchPred.squashes_0::CallDirect 226399.737687
system.switch_cpus.branchPred.squashes_0::CallIndirect 257830.632267
system.switch_cpus.branchPred.squashes_0::DirectCond 3390196.4040659997
system.switch_cpus.branchPred.squashes_0::DirectUncond 420879.68714700005
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 81811.24459799998
system.switch_cpus.branchPred.squashes_0::total 4772658.075551
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 11452.448678000002
system.switch_cpus.branchPred.corrected_0::CallDirect 12069.807656
system.switch_cpus.branchPred.corrected_0::CallIndirect 44578.79313000001
system.switch_cpus.branchPred.corrected_0::DirectCond 132717.529419
system.switch_cpus.branchPred.corrected_0::DirectUncond 5869.852303
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2448.195195
system.switch_cpus.branchPred.corrected_0::total 209136.626381
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1411966.3327069997
system.switch_cpus.branchPred.committed_0::CallDirect 623987.445496
system.switch_cpus.branchPred.committed_0::CallIndirect 787979.04474
system.switch_cpus.branchPred.committed_0::DirectCond 13491240.405683002
system.switch_cpus.branchPred.committed_0::DirectUncond 1730993.3518300003
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 319012.344062
system.switch_cpus.branchPred.committed_0::total 18365178.924518
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 11.589572
system.switch_cpus.branchPred.mispredicted_0::CallDirect 5330.968121
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 40416.673861999996
system.switch_cpus.branchPred.mispredicted_0::DirectCond 90659.306166
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 2485.8761839999997
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 1655.4725060000003
system.switch_cpus.branchPred.mispredicted_0::total 140559.886411
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8352028.510913
system.switch_cpus.branchPred.targetProvider_0::BTB 11568061.166131001
system.switch_cpus.branchPred.targetProvider_0::RAS 1807502.066318
system.switch_cpus.branchPred.targetProvider_0::Indirect 1410178.822279
system.switch_cpus.branchPred.targetProvider_0::total 23137770.565641
system.switch_cpus.branchPred.targetWrong_0::NoBranch 103651.21146300001
system.switch_cpus.branchPred.targetWrong_0::Return 49462.893195
system.switch_cpus.branchPred.targetWrong_0::CallDirect 11452.448678000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 44570.073045
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 209136.626381
system.switch_cpus.branchPred.condPredicted 16881383.045470003
system.switch_cpus.branchPred.condPredictedTaken 8785244.786019001
system.switch_cpus.branchPred.condIncorrect 209136.626381
system.switch_cpus.branchPred.predTakenBTBMiss 35568.997938
system.switch_cpus.branchPred.NotTakenMispredicted 159673.73318600003
system.switch_cpus.branchPred.TakenMispredicted 49462.893195
system.switch_cpus.branchPred.BTBLookups 23137770.565641
system.switch_cpus.branchPred.BTBUpdates 101194.296183
system.switch_cpus.branchPred.BTBHits 15126390.840920001
system.switch_cpus.branchPred.BTBHitRatio 0.6536500451139999
system.switch_cpus.branchPred.BTBMispredicted 38883.546273
system.switch_cpus.branchPred.indirectLookups 1446628.916643
system.switch_cpus.branchPred.indirectHits 1410178.822279
system.switch_cpus.branchPred.indirectMisses 36450.09436399999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1807502.066318
system.switch_cpus.branchPred.btb.lookups::CallDirect 850386.0368730001
system.switch_cpus.branchPred.btb.lookups::CallIndirect 1045804.729942
system.switch_cpus.branchPred.btb.lookups::DirectCond 16881383.045470003
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2151870.500337
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 400824.18670099997
system.switch_cpus.branchPred.btb.lookups::total 23137770.565641
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1807502.066318
system.switch_cpus.branchPred.btb.misses::CallDirect 24339.258153999996
system.switch_cpus.branchPred.btb.misses::CallIndirect 1045804.729942
system.switch_cpus.branchPred.btb.misses::DirectCond 4665284.610153
system.switch_cpus.branchPred.btb.misses::DirectUncond 67624.873453
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 400824.18670099997
system.switch_cpus.branchPred.btb.misses::total 8011379.724721
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 12069.807656
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 83254.636224
system.switch_cpus.branchPred.btb.updates::DirectUncond 5869.852303
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 101194.296183
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 12069.807656
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 83254.636224
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 5869.852303
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 101194.296183
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.switch_cpus.branchPred.indirectBranchPred.lookups 1446628.916643
system.switch_cpus.branchPred.indirectBranchPred.hits 1410178.822279
system.switch_cpus.branchPred.indirectBranchPred.misses 36450.09436399999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 47026.988325
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1493655.9049679998
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 2291731.136601
system.switch_cpus.branchPred.ras.pops 2291732.4362720004
system.switch_cpus.branchPred.ras.squashes 879770.7397400002
system.switch_cpus.branchPred.ras.used 1411966.3327069997
system.switch_cpus.branchPred.ras.correct 1411954.743135
system.switch_cpus.branchPred.ras.incorrect 11.589572
system.switch_cpus.commit.commitSquashedInsts 27239934.341991
system.switch_cpus.commit.branchMispredicts 214835.44417499995
system.switch_cpus.commit.numCommittedDist::samples 52392837.62166001
system.switch_cpus.commit.numCommittedDist::mean 2.293116012098
system.switch_cpus.commit.numCommittedDist::stdev 3.8720533461340003
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 28545514.188625
system.switch_cpus.commit.numCommittedDist::1 7978053.236068
system.switch_cpus.commit.numCommittedDist::2 3028831.7360610003
system.switch_cpus.commit.numCommittedDist::3 1721986.7977750003
system.switch_cpus.commit.numCommittedDist::4 1329337.4364760004
system.switch_cpus.commit.numCommittedDist::5 864864.371679
system.switch_cpus.commit.numCommittedDist::6 1046233.2500069999
system.switch_cpus.commit.numCommittedDist::7 879051.1940680001
system.switch_cpus.commit.numCommittedDist::8 742746.5156619999
system.switch_cpus.commit.numCommittedDist::9 357747.6535270001
system.switch_cpus.commit.numCommittedDist::10 323595.29045000003
system.switch_cpus.commit.numCommittedDist::11 428569.88402
system.switch_cpus.commit.numCommittedDist::12 5146306.067242
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000011999999998
system.switch_cpus.commit.numCommittedDist::total 52392837.62166001
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 7.938146000000001
system.switch_cpus.commit.functionCalls 1411966.490236
system.switch_cpus.commit.committedInstType_0::No_OpClass 9.524682
system.switch_cpus.commit.committedInstType_0::IntAlu 71303344.42652
system.switch_cpus.commit.committedInstType_0::IntMult 212758.85363700002
system.switch_cpus.commit.committedInstType_0::IntDiv 8.925632
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 16.675026
system.switch_cpus.commit.committedInstType_0::FloatCvt 19.057563
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 12.705953
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 45.652637000000006
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 3997.414542000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 7996.415619999998
system.switch_cpus.commit.committedInstType_0::SimdCvt 4.765073999999999
system.switch_cpus.commit.committedInstType_0::SimdMisc 9170.072560999999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1.586536
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26918976.974864
system.switch_cpus.commit.committedInstType_0::MemWrite 21685338.956148002
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 120141702.006995
system.switch_cpus.commit.commitEligibleSamples 5146306.067242
system.switch_cpus.commitStats0.numInsts 100049888.83247203
system.switch_cpus.commitStats0.numOps 120141702.006995
system.switch_cpus.commitStats0.numInstsNotNOP 100000101.80204199
system.switch_cpus.commitStats0.numOpsNotNOP 120091914.976565
system.switch_cpus.commitStats0.cpi 0.5539009441450001
system.switch_cpus.commitStats0.ipc 1.805399819967
system.switch_cpus.commitStats0.numMemRefs 48604315.931012005
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 111534790.79638404
system.switch_cpus.commitStats0.numLoadInsts 26918976.974864
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 21685331.018002
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 435633.67491400003
system.switch_cpus.commitStats0.committedInstType::No_OpClass 9.524682
system.switch_cpus.commitStats0.committedInstType::IntAlu 71303344.42652
system.switch_cpus.commitStats0.committedInstType::IntMult 212758.85363700002
system.switch_cpus.commitStats0.committedInstType::IntDiv 8.925632
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 16.675026
system.switch_cpus.commitStats0.committedInstType::FloatCvt 19.057563
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 12.705953
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 45.652637000000006
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 3997.414542000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 7996.415619999998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 4.765073999999999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 9170.072560999999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1.586536
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26918976.974864
system.switch_cpus.commitStats0.committedInstType::MemWrite 21685338.956148002
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 120141702.006995
system.switch_cpus.commitStats0.committedControl::IsControl 18365178.249794
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15846220.736599997
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2518957.513194001
system.switch_cpus.commitStats0.committedControl::IsCondControl 13491239.916256001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4873938.3335380005
system.switch_cpus.commitStats0.committedControl::IsCall 1411966.490236
system.switch_cpus.commitStats0.committedControl::IsReturn 1411966.1243919998
system.switch_cpus.decode.idleCycles 14547310.597679
system.switch_cpus.decode.blockedCycles 18637404.620753996
system.switch_cpus.decode.runCycles 18876492.911391
system.switch_cpus.decode.unblockCycles 2743502.9128440004
system.switch_cpus.decode.squashCycles 362064.1367370001
system.switch_cpus.decode.branchResolved 11462260.542839998
system.switch_cpus.decode.branchMispred 18844.450873
system.switch_cpus.decode.decodedInsts 150740012.84347
system.switch_cpus.decode.squashedInsts 32517.094054
system.switch_cpus.executeStats0.numInsts 136598469.77927902
system.switch_cpus.executeStats0.numNop 61616.15601499999
system.switch_cpus.executeStats0.numBranches 19693397.754975
system.switch_cpus.executeStats0.numLoadInsts 31644613.256045
system.switch_cpus.executeStats0.numStoreInsts 23238490.330821
system.switch_cpus.executeStats0.instRate 2.4649213173799995
system.switch_cpus.executeStats0.numCCRegReads 27679097.142192
system.switch_cpus.executeStats0.numCCRegWrites 26965598.334580004
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 143331648.829789
system.switch_cpus.executeStats0.numIntRegWrites 88196458.15978998
system.switch_cpus.executeStats0.numMemRefs 54883103.586866006
system.switch_cpus.executeStats0.numMiscRegReads 14042124.795896
system.switch_cpus.executeStats0.numMiscRegWrites 53.407616000000004
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 28856.419546999998
system.switch_cpus.executeStats0.numVecPredRegWrites 9355.007732999999
system.switch_cpus.executeStats0.numVecRegReads 273665.240519
system.switch_cpus.executeStats0.numVecRegWrites 328180.818053
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 14785742.054728001
system.switch_cpus.fetch.cycles 34841017.689752005
system.switch_cpus.fetch.squashCycles 760007.5933920001
system.switch_cpus.fetch.miscStallCycles 25112.051592
system.switch_cpus.fetch.pendingTrapStallCycles 152025.443987
system.switch_cpus.fetch.icacheWaitRetryStallCycles 255.45814699999997
system.switch_cpus.fetch.cacheLines 19008736.41007
system.switch_cpus.fetch.icacheSquashes 143910.18231199996
system.switch_cpus.fetch.nisnDist::samples 55166775.179405
system.switch_cpus.fetch.nisnDist::mean 2.7884934117860003
system.switch_cpus.fetch.nisnDist::stdev 3.9347490451060003
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 28592541.560611002
system.switch_cpus.fetch.nisnDist::1 2920638.492367
system.switch_cpus.fetch.nisnDist::2 4480640.576916999
system.switch_cpus.fetch.nisnDist::3 2706623.7064730003
system.switch_cpus.fetch.nisnDist::4 2444386.0124939997
system.switch_cpus.fetch.nisnDist::5 2099767.295927
system.switch_cpus.fetch.nisnDist::6 2200976.508658
system.switch_cpus.fetch.nisnDist::7 846981.9146169998
system.switch_cpus.fetch.nisnDist::8 1423193.1708100003
system.switch_cpus.fetch.nisnDist::9 867379.0275690001
system.switch_cpus.fetch.nisnDist::10 1505672.6499700001
system.switch_cpus.fetch.nisnDist::11 766070.1606779998
system.switch_cpus.fetch.nisnDist::12 4311904.102314
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000011999999998
system.switch_cpus.fetch.nisnDist::total 55166775.179405
system.switch_cpus.fetchStats0.numInsts 128100398.45796001
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.3115662656550002
system.switch_cpus.fetchStats0.numBranches 23137770.565641
system.switch_cpus.fetchStats0.branchRate 0.41751281229399995
system.switch_cpus.fetchStats0.icacheStallCycles 19768292.033993997
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 362064.1367370001
system.switch_cpus.iew.blockCycles 9778946.167774003
system.switch_cpus.iew.unblockCycles 173867.05615
system.switch_cpus.iew.dispatchedInsts 147380468.01724997
system.switch_cpus.iew.dispSquashedInsts 136978.104577
system.switch_cpus.iew.dispLoadInsts 32659638.977195006
system.switch_cpus.iew.dispStoreInsts 26449667.924098
system.switch_cpus.iew.dispNonSpecInsts 18192.626548
system.switch_cpus.iew.iqFullEvents 121945.128015
system.switch_cpus.iew.lsqFullEvents 22807.001236000004
system.switch_cpus.iew.memOrderViolationEvents 205514.145312
system.switch_cpus.iew.predictedTakenIncorrect 115471.294671
system.switch_cpus.iew.predictedNotTakenIncorrect 121756.597572
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 237227.89224300004
system.switch_cpus.iew.instsToCommit 133514835.382938
system.switch_cpus.iew.writebackCount 132165223.04311702
system.switch_cpus.iew.producerInst 75407554.77024402
system.switch_cpus.iew.consumerInst 135226679.005114
system.switch_cpus.iew.wbRate 2.384912751867
system.switch_cpus.iew.wbFanout 0.5576577189680001
system.switch_cpus.lsq0.forwLoads 2717610.2508099996
system.switch_cpus.lsq0.squashedLoads 5740738.205167
system.switch_cpus.lsq0.ignoredResponses 5465.639517999999
system.switch_cpus.lsq0.memOrderViolation 205514.145312
system.switch_cpus.lsq0.squashedStores 4764374.600021999
system.switch_cpus.lsq0.rescheduledLoads 2866917.920068001
system.switch_cpus.lsq0.blockedByCache 1235.9206340000003
system.switch_cpus.lsq0.loadToUse::samples 26918975.466013
system.switch_cpus.lsq0.loadToUse::mean 8.762783020932
system.switch_cpus.lsq0.loadToUse::stdev 31.249557715809004
system.switch_cpus.lsq0.loadToUse::0-9 25007139.896796998
system.switch_cpus.lsq0.loadToUse::10-19 596021.9706060002
system.switch_cpus.lsq0.loadToUse::20-29 318042.25437299995
system.switch_cpus.lsq0.loadToUse::30-39 106040.380703
system.switch_cpus.lsq0.loadToUse::40-49 53516.924753
system.switch_cpus.lsq0.loadToUse::50-59 47988.596356999995
system.switch_cpus.lsq0.loadToUse::60-69 24229.465675000007
system.switch_cpus.lsq0.loadToUse::70-79 16658.718667
system.switch_cpus.lsq0.loadToUse::80-89 16121.850613000002
system.switch_cpus.lsq0.loadToUse::90-99 23564.140550999997
system.switch_cpus.lsq0.loadToUse::100-109 59492.656275
system.switch_cpus.lsq0.loadToUse::110-119 39446.104778
system.switch_cpus.lsq0.loadToUse::120-129 55650.519344
system.switch_cpus.lsq0.loadToUse::130-139 86214.975145
system.switch_cpus.lsq0.loadToUse::140-149 198661.440385
system.switch_cpus.lsq0.loadToUse::150-159 39135.12010100001
system.switch_cpus.lsq0.loadToUse::160-169 28481.519406999996
system.switch_cpus.lsq0.loadToUse::170-179 64922.231652999995
system.switch_cpus.lsq0.loadToUse::180-189 17889.965834
system.switch_cpus.lsq0.loadToUse::190-199 11183.888813
system.switch_cpus.lsq0.loadToUse::200-209 31124.684369
system.switch_cpus.lsq0.loadToUse::210-219 10169.864750999997
system.switch_cpus.lsq0.loadToUse::220-229 6294.989219000001
system.switch_cpus.lsq0.loadToUse::230-239 4878.247488
system.switch_cpus.lsq0.loadToUse::240-249 4504.859869999999
system.switch_cpus.lsq0.loadToUse::250-259 3552.8279110000003
system.switch_cpus.lsq0.loadToUse::260-269 2601.909368
system.switch_cpus.lsq0.loadToUse::270-279 1788.805475
system.switch_cpus.lsq0.loadToUse::280-289 1927.725045
system.switch_cpus.lsq0.loadToUse::290-299 1553.1222129999999
system.switch_cpus.lsq0.loadToUse::overflows 40175.809474
system.switch_cpus.lsq0.loadToUse::min_value 1.2094670000000003
system.switch_cpus.lsq0.loadToUse::max_value 1691.8434289999998
system.switch_cpus.lsq0.loadToUse::total 26918975.466013
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 27708847652.3925
system.switch_cpus.rename.squashCycles 362064.1367370001
system.switch_cpus.rename.idleCycles 15585569.164204001
system.switch_cpus.rename.blockCycles 11408739.169554
system.switch_cpus.rename.serializeStallCycles 924262.4867029999
system.switch_cpus.rename.runCycles 20503896.320716
system.switch_cpus.rename.unblockCycles 6382243.901491
system.switch_cpus.rename.renamedInsts 149577589.906896
system.switch_cpus.rename.ROBFullEvents 19293.434486000002
system.switch_cpus.rename.IQFullEvents 5855581.779047
system.switch_cpus.rename.LQFullEvents 45931.159445000005
system.switch_cpus.rename.SQFullEvents 7653.343068
system.switch_cpus.rename.renamedOperands 138617823.118268
system.switch_cpus.rename.lookups 207665968.662146
system.switch_cpus.rename.intLookups 159401405.275979
system.switch_cpus.rename.vecLookups 320025.216555
system.switch_cpus.rename.vecPredLookups 25030.999920000002
system.switch_cpus.rename.matLookups 264.180002
system.switch_cpus.rename.committedMaps 112470318.910171
system.switch_cpus.rename.undoneMaps 26147756.768519994
system.switch_cpus.rename.serializing 18605.222106
system.switch_cpus.rename.tempSerializing 1838.576356
system.switch_cpus.rename.skidInsts 18551983.608622
system.switch_cpus.rob.reads 194628147.20737803
system.switch_cpus.rob.writes 297562079.434307
system.switch_cpus.rob.squashedLoads 6586946.308201001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 5519462.511361999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000101.80204199
system.switch_cpus.thread_0.numOps 120091914.976565
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 244914.305916
system.tol2bus.transDist::WritebackDirty 69558.29916
system.tol2bus.transDist::WritebackClean 25290.346666999994
system.tol2bus.transDist::CleanEvict 232779.63952899998
system.tol2bus.transDist::UpgradeReq 10681.605255999999
system.tol2bus.transDist::UpgradeResp 10681.605255999999
system.tol2bus.transDist::ReadExReq 3292.929292
system.tol2bus.transDist::ReadExResp 3292.929292
system.tol2bus.transDist::ReadCleanReq 38103.129857
system.tol2bus.transDist::ReadSharedReq 206811.05176
system.tol2bus.transDist::InvalidateReq 16.211942
system.tol2bus.transDist::InvalidateResp 16.211942
system.tol2bus.pktCount::total 742539.302753
system.tol2bus.pktSize::total 20745250.008384004
system.tol2bus.snoops 102898.96311600003
system.tol2bus.snoopTraffic 1210326.3778559999
system.tol2bus.snoopFanout::samples 351127.918239
system.tol2bus.snoopFanout::mean 0.074979602036
system.tol2bus.snoopFanout::stdev 0.26281581599500003
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 325053.715313
system.tol2bus.snoopFanout::1 26052.964660999998
system.tol2bus.snoopFanout::2 21.238265
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 2.000002
system.tol2bus.snoopFanout::total 351127.918239
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 27708847652.3925
system.tol2bus.reqLayer0.occupancy 333785275.259413
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 57164651.39038401
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 320523376.231902
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 494310.223331
system.tol2bus.snoop_filter.hitSingleRequests 235426.66079500003
system.tol2bus.snoop_filter.hitMultiRequests 23224.728439000002
system.tol2bus.snoop_filter.totSnoops 2845.0305190000004
system.tol2bus.snoop_filter.hitSingleSnoops 2823.792254
system.tol2bus.snoop_filter.hitMultiSnoops 21.238265
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 8235.37667
system.l2.writebacks::total 8235.37667
system.l2.demandMshrHits::switch_cpus.data 0.26355900000000004
system.l2.demandMshrHits::total 2.2662949999999995
system.l2.overallMshrHits::switch_cpus.data 0.26355900000000004
system.l2.overallMshrHits::total 2.2662949999999995
system.l2.CleanEvict.mshrMisses::writebacks 44.821776
system.l2.CleanEvict.mshrMisses::total 44.821776
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.26355900000000004
system.l2.ReadSharedReq.mshrHits::total 0.26355900000000004
system.l2.tags.occupancies::writebacks 168.213205056699
system.l2.tags.avgOccs::writebacks 0.0025665477179999995
system.l2.tags.ageTaskId_1024::4 18576.228629999998
system.mem_ctrls.avgPriority_writebacks::samples 8235.37667
system.mem_ctrls.rdPerTurnAround::samples 482.27747800000003
system.mem_ctrls.rdPerTurnAround::mean 403.138588412231
system.mem_ctrls.rdPerTurnAround::gmean 263.92080359068495
system.mem_ctrls.rdPerTurnAround::stdev 1950.0296499280898
system.mem_ctrls.rdPerTurnAround::0-2047 478.429249
system.mem_ctrls.rdPerTurnAround::2048-4095 2.848228
system.mem_ctrls.rdPerTurnAround::38912-40959 0.474033
system.mem_ctrls.rdPerTurnAround::total 482.27747800000003
system.mem_ctrls.wrPerTurnAround::samples 482.27747800000003
system.mem_ctrls.wrPerTurnAround::mean 16.994219615073003
system.mem_ctrls.wrPerTurnAround::gmean 16.965340809985
system.mem_ctrls.wrPerTurnAround::stdev 0.9921002217460001
system.mem_ctrls.wrPerTurnAround::16 231.75812200000001
system.mem_ctrls.wrPerTurnAround::17 10.935705999999998
system.mem_ctrls.wrPerTurnAround::18 237.145151
system.mem_ctrls.wrPerTurnAround::total 482.27747800000003
system.mem_ctrls.requestorWriteBytes::writebacks 525374.793792
system.mem_ctrls.requestorWriteRate::writebacks 18954587.052396465
system.mem_ctrls.requestorWriteAccesses::writebacks 8235.37667
system.mem_ctrls.requestorWriteTotalLat::writebacks 594628630417.8771
system.mem_ctrls.requestorWriteAvgLat::writebacks 88974474.54990551
system.mem_ctrls.dram.bytesWritten::writebacks 527064.10688
system.mem_ctrls.dram.bytesWritten::total 527064.10688
system.mem_ctrls.dram.numWrites::writebacks 8235.37667
system.mem_ctrls.dram.numWrites::total 8235.37667
system.mem_ctrls.dram.bwWrite::writebacks 19015537.023036
system.mem_ctrls.dram.bwWrite::total 19015537.023036
system.mem_ctrls.dram.bwTotal::writebacks 19015537.023036
system.membus.transDist::WritebackDirty 8235.37667
system.membus.transDist::CleanEvict 81254.85077900001
system.l2.demandMshrHits::switch_cpus.inst 2.002736
system.l2.overallMshrHits::switch_cpus.inst 2.002736
system.l2.InvalidateReq.misses::switch_cpus.data 5.9118260000000005
system.l2.InvalidateReq.misses::total 5.9118260000000005
system.l2.InvalidateReq.missRate::switch_cpus.data 0.3213516755280001
system.l2.InvalidateReq.missRate::total 0.3213516755280001
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 5.9118260000000005
system.l2.InvalidateReq.mshrMisses::total 5.9118260000000005
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 112687.95100000002
system.l2.InvalidateReq.mshrMissLatency::total 112687.95100000002
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.3213516755280001
system.l2.InvalidateReq.mshrMissRate::total 0.3213516755280001
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15052.210018904934
system.l2.InvalidateReq.avgMshrMissLatency::total 15052.210018904934
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 2.002736
system.l2.ReadCleanReq.mshrHits::total 2.002736
system.l2.UpgradeReq.misses::switch_cpus.data 3.88074
system.l2.UpgradeReq.misses::total 3.88074
system.l2.UpgradeReq.missLatency::switch_cpus.data 94861.116
system.l2.UpgradeReq.missLatency::total 94861.116
system.l2.UpgradeReq.missRate::switch_cpus.data 0.00035001071399999996
system.l2.UpgradeReq.missRate::total 0.00035001071399999996
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 15947.528661526918
system.l2.UpgradeReq.avgMissLatency::total 15947.528661526918
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 3.88074
system.l2.UpgradeReq.mshrMisses::total 3.88074
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 76712.91500000001
system.l2.UpgradeReq.mshrMissLatency::total 76712.91500000001
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.00035001071399999996
system.l2.UpgradeReq.mshrMissRate::total 0.00035001071399999996
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 15531.886356889343
system.l2.UpgradeReq.avgMshrMissLatency::total 15531.886356889343
system.mem_ctrls.rdPerTurnAround::40960-43007 0.199684
system.mem_ctrls.wrPerTurnAround::19 2.438499
system.membus.transDist::UpgradeReq 3.88074
system.membus.transDist::InvalidateReq 5.9118260000000005
system.switch_cpus.commit.commitNonSpecStalls 17.468294
system.switch_cpus.fetch.tlbCycles 68.705237
system.mem_ctrls.rdPerTurnAround::36864-38911 0.273774
system.mem_ctrls.rdPerTurnAround::43008-45055 0.002733
system.mem_ctrls.rdPerTurnAround::32768-34815 0.049777
CPI 0.55417638888497
