<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='613' u='c' c='_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='641' ll='644' type='llvm::LaneBitmask llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned int , llvm::LaneBitmask ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='640'>/// Overridden by TableGen in targets that have sub-registers.</doc>
