0.7
2020.2
Oct 13 2023
20:21:30
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/IP_FFT/IP_FFT.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/FFT.v,1740055089,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_16.v,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_16.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_8.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_4.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_2.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_1.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/radix2.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_16.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_8.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_4.v;/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_2.v,FFT,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_16.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_2.v,,ROM_16,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_2.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_4.v,,ROM_2,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_4.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_8.v,,ROM_4,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/ROM_8.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/radix2.v,,ROM_8,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/radix2.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_1.v,,radix2,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_1.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_16.v,,shift_1,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_16.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_2.v,,shift_16,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_2.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_4.v,,shift_2,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_4.v,1739269722,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_8.v,,shift_4,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/RTL/shift_8.v,1739886115,verilog,,/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/SIM/FFT_tb.v,,shift_8,,,,,,,,
/home/ic/bruno.zimmer/Documents/Projeto/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor/SIM/FFT_tb.v,1740050783,verilog,,,,TESTBED,,,,,,,,
