Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/CPU_Test_isim_beh.exe -prj C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/CPU_Test_beh.prj work.CPU_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/SignExtend.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/RegFile.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/ipcore_dir/InstrMem.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/ipcore_dir/DataMem.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/ALU.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/WB.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/MEMWB.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/MEM.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/MEM.v" Line 49: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/IFID.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/IF.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/IDEX.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/ID.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/HazardSignal.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/EXMEM.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/EX.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/control.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/top.v" into library work
Analyzing Verilog file "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/CPU_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/MEM.v" Line 49: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module InstrMem
Compiling module IF
Compiling module IFID
Compiling module SignExtend
Compiling module RegFile
Compiling module ID
Compiling module IDEX
Compiling module ALU
Compiling module EX
Compiling module EXMEM
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module DataMem
Compiling module MEM
Compiling module MEMWB
Compiling module WB
Compiling module control
Compiling module HazardSignal
Compiling module top
Compiling module CPU_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/ralzq/Study/ISEexp/MIPS_pipeline_out/CPU_Test_isim_beh.exe
Fuse Memory Usage: 30540 KB
Fuse CPU Usage: 624 ms
