{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 19:58:27 2015 " "Info: Processing started: Wed Mar 18 19:58:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parser -c parser " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off parser -c parser" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"buffer\";  expecting \"end\", or \"(\", or an identifier (\"buffer\" is a reserved keyword), or a concurrent statement parser.vhd(26) " "Error (10500): VHDL syntax error at parser.vhd(26) near text \"buffer\";  expecting \"end\", or \"(\", or an identifier (\"buffer\" is a reserved keyword), or a concurrent statement" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" parser.vhd(39) " "Error (10500): VHDL syntax error at parser.vhd(39) near text \"end\";  expecting \";\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" parser.vhd(42) " "Error (10500): VHDL syntax error at parser.vhd(42) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ parser.vhd(43) " "Error (10500): VHDL syntax error at parser.vhd(43) near text ’" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"’\";  expecting \")\", or \",\" parser.vhd(43) " "Error (10500): VHDL syntax error at parser.vhd(43) near text \"’\";  expecting \")\", or \",\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‘ parser.vhd(43) " "Error (10500): VHDL syntax error at parser.vhd(43) near text ‘" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" parser.vhd(47) " "Error (10500): VHDL syntax error at parser.vhd(47) near text \"if\";  expecting \";\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" parser.vhd(51) " "Error (10500): VHDL syntax error at parser.vhd(51) near text \"if\";  expecting \"case\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" parser.vhd(66) " "Error (10500): VHDL syntax error at parser.vhd(66) near text \"if\";  expecting \";\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" parser.vhd(70) " "Error (10500): VHDL syntax error at parser.vhd(70) near text \"if\";  expecting \"case\"" {  } { { "parser.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/parser.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file parser.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 18 19:58:28 2015 " "Error: Processing ended: Wed Mar 18 19:58:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
