#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_out[2].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[2].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[2].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:39571 side:RIGHT (32,1))                                 0.000     2.951
| (CHANY:1257356 L4 length:3 (32,1)->(32,4))                     0.120     3.071
| (CHANX:726123 L4 length:3 (32,1)->(29,1))                      0.120     3.191
| (CHANX:725911 L4 length:3 (29,1)->(26,1))                      0.120     3.311
| (CHANX:725707 L4 length:3 (26,1)->(23,1))                      0.120     3.431
| (CHANX:725671 L1 length:0 (23,1)->(23,1))                      0.108     3.539
| (CHANY:1208683 L1 length:0 (22,1)->(22,1))                     0.108     3.647
| (CHANX:719663 L4 length:3 (22,0)->(19,0))                      0.120     3.767
| (IPIN:8672 side:TOP (22,0))                                    0.164     3.931
| (intra 'io' routing)                                           0.118     4.048
out:z_out[2].outpad[0] (.output at (22,0))                      -0.000     4.048
data arrival time                                                          4.048

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.048
--------------------------------------------------------------------------------
slack (MET)                                                                1.752


#Path 2
Startpoint: z_out[15].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[15].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[15].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37891 side:RIGHT (25,1))                                  0.000     2.951
| (CHANY:1223404 L4 length:1 (25,1)->(25,2))                      0.120     3.071
| (CHANX:731646 L4 length:3 (26,2)->(29,2))                       0.120     3.191
| (CHANY:1233161 L1 length:0 (27,2)->(27,2))                      0.108     3.299
| (CHANX:726030 L1 length:0 (28,1)->(28,1))                       0.108     3.407
| (CHANY:1237841 L1 length:0 (28,1)->(28,1))                      0.108     3.515
| (CHANX:720097 L4 length:3 (28,0)->(25,0))                       0.120     3.635
| (IPIN:11168 side:TOP (28,0))                                    0.164     3.799
| (intra 'io' routing)                                            0.118     3.916
out:z_out[15].outpad[0] (.output at (28,0))                      -0.000     3.916
data arrival time                                                           3.916

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.916
---------------------------------------------------------------------------------
slack (MET)                                                                 1.884


#Path 3
Startpoint: z_out[37].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[37].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[37].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39567 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257373 L4 length:0 (32,1)->(32,1))                      0.120     3.071
| (CHANX:720686 L4 length:3 (33,0)->(36,0))                       0.120     3.191
| (CHANX:720758 L4 length:3 (34,0)->(37,0))                       0.120     3.311
| (CHANX:720904 L4 length:3 (36,0)->(39,0))                       0.120     3.431
| (CHANX:721128 L4 length:3 (39,0)->(42,0))                       0.120     3.551
| (IPIN:15560 side:TOP (39,0))                                    0.164     3.715
| (intra 'io' routing)                                            0.118     3.832
out:z_out[37].outpad[0] (.output at (39,0))                       0.000     3.832
data arrival time                                                           3.832

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.832
---------------------------------------------------------------------------------
slack (MET)                                                                 1.968


#Path 4
Startpoint: z_out[20].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[20].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[20].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39562 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257348 L4 length:3 (32,1)->(32,4))                      0.120     3.071
| (CHANX:737569 L4 length:3 (32,3)->(29,3))                       0.120     3.191
| (CHANX:737493 L4 length:3 (31,3)->(28,3))                       0.120     3.311
| (CHANY:1237865 L4 length:2 (28,3)->(28,1))                      0.120     3.431
| (CHANX:720402 L4 length:3 (29,0)->(32,0))                       0.120     3.551
| (IPIN:12288 side:TOP (31,0))                                    0.164     3.715
| (intra 'io' routing)                                            0.118     3.832
out:z_out[20].outpad[0] (.output at (31,0))                       0.000     3.832
data arrival time                                                           3.832

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.832
---------------------------------------------------------------------------------
slack (MET)                                                                 1.968


#Path 5
Startpoint: z_out[34].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[34].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[34].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39559 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726336 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANX:726552 L4 length:3 (35,1)->(38,1))                       0.120     3.191
| (CHANX:726768 L4 length:3 (38,1)->(41,1))                       0.120     3.311
| (CHANY:1291361 L4 length:0 (39,1)->(39,1))                      0.120     3.431
| (CHANX:720901 L4 length:3 (39,0)->(36,0))                       0.120     3.551
| (IPIN:15048 side:TOP (38,0))                                    0.164     3.715
| (intra 'io' routing)                                            0.118     3.832
out:z_out[34].outpad[0] (.output at (38,0))                       0.000     3.832
data arrival time                                                           3.832

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.832
---------------------------------------------------------------------------------
slack (MET)                                                                 1.968


#Path 6
Startpoint: z_out[35].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[35].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[35].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39568 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257332 L4 length:3 (32,1)->(32,4))                      0.120     3.071
| (CHANX:737844 L4 length:3 (33,3)->(36,3))                       0.120     3.191
| (CHANY:1276737 L4 length:2 (36,3)->(36,1))                      0.120     3.311
| (CHANX:720970 L4 length:3 (37,0)->(40,0))                       0.120     3.431
| (CHANX:721034 L4 length:3 (38,0)->(41,0))                       0.120     3.551
| (IPIN:15136 side:TOP (38,0))                                    0.164     3.715
| (intra 'io' routing)                                            0.118     3.832
out:z_out[35].outpad[0] (.output at (38,0))                       0.000     3.832
data arrival time                                                           3.832

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.832
---------------------------------------------------------------------------------
slack (MET)                                                                 1.968


#Path 7
Startpoint: z_out[33].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[33].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[33].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39569 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257424 L4 length:1 (32,1)->(32,2))                      0.120     3.071
| (CHANX:732150 L4 length:3 (33,2)->(36,2))                       0.120     3.191
| (CHANY:1276855 L4 length:1 (36,2)->(36,1))                      0.120     3.311
| (CHANY:1276713 L1 length:0 (36,1)->(36,1))                      0.108     3.419
| (CHANX:720946 L1 length:0 (37,0)->(37,0))                       0.108     3.527
| (IPIN:14744 side:TOP (37,0))                                    0.164     3.691
| (intra 'io' routing)                                            0.118     3.808
out:z_out[33].outpad[0] (.output at (37,0))                       0.000     3.808
data arrival time                                                           3.808

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.808
---------------------------------------------------------------------------------
slack (MET)                                                                 1.992


#Path 8
Startpoint: z_out[28].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[28].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[28].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39566 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257256 L1 length:0 (32,1)->(32,1))                      0.108     3.059
| (CHANX:726295 L1 length:0 (32,1)->(32,1))                       0.108     3.167
| (CHANY:1252513 L4 length:0 (31,1)->(31,1))                      0.120     3.287
| (CHANX:720614 L4 length:3 (32,0)->(35,0))                       0.120     3.407
| (CHANX:720760 L4 length:3 (34,0)->(37,0))                       0.120     3.527
| (IPIN:13848 side:TOP (35,0))                                    0.164     3.691
| (intra 'io' routing)                                            0.118     3.808
out:z_out[28].outpad[0] (.output at (35,0))                       0.000     3.808
data arrival time                                                           3.808

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.808
---------------------------------------------------------------------------------
slack (MET)                                                                 1.992


#Path 9
Startpoint: z_out[36].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[36].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[36].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39558 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726334 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANX:726472 L4 length:3 (34,1)->(37,1))                       0.120     3.191
| (CHANY:1281609 L4 length:0 (37,1)->(37,1))                      0.120     3.311
| (CHANX:721054 L4 length:3 (38,0)->(41,0))                       0.120     3.431
| (IPIN:15472 side:TOP (39,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[36].outpad[0] (.output at (39,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 10
Startpoint: z_out[3].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[3].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[3].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37893 side:RIGHT (25,1))                                 0.000     2.951
| (CHANY:1223336 L4 length:3 (25,1)->(25,4))                     0.120     3.071
| (CHANX:742793 L4 length:3 (25,4)->(22,4))                      0.120     3.191
| (CHANY:1213655 L4 length:3 (23,4)->(23,1))                     0.120     3.311
| (CHANX:719767 L4 length:3 (23,0)->(20,0))                      0.120     3.431
| (IPIN:8744 side:TOP (22,0))                                    0.164     3.595
| (intra 'io' routing)                                           0.118     3.712
out:z_out[3].outpad[0] (.output at (22,0))                       0.000     3.712
data arrival time                                                          3.712

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.712
--------------------------------------------------------------------------------
slack (MET)                                                                2.088


#Path 11
Startpoint: z_out[22].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[22].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[22].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39563 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257350 L4 length:2 (32,1)->(32,3))                      0.120     3.071
| (CHANX:732132 L4 length:3 (33,2)->(36,2))                       0.120     3.191
| (CHANY:1267063 L4 length:1 (34,2)->(34,1))                      0.120     3.311
| (CHANX:720539 L4 length:3 (34,0)->(31,0))                       0.120     3.431
| (IPIN:12688 side:TOP (32,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[22].outpad[0] (.output at (32,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 12
Startpoint: z_out[14].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[14].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[14].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37881 side:TOP (25,1))                                    0.000     2.951
| (CHANX:725832 L4 length:3 (25,1)->(28,1))                       0.120     3.071
| (CHANX:725900 L4 length:3 (26,1)->(29,1))                       0.120     3.191
| (CHANY:1242745 L4 length:0 (29,1)->(29,1))                      0.120     3.311
| (CHANX:720197 L4 length:3 (29,0)->(26,0))                       0.120     3.431
| (IPIN:11048 side:TOP (28,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[14].outpad[0] (.output at (28,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 13
Startpoint: z_out[24].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[24].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[24].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39564 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257352 L4 length:1 (32,1)->(32,2))                      0.120     3.071
| (CHANX:726408 L4 length:3 (33,1)->(36,1))                       0.120     3.191
| (CHANY:1271929 L4 length:0 (35,1)->(35,1))                      0.120     3.311
| (CHANX:720605 L4 length:3 (35,0)->(32,0))                       0.120     3.431
| (IPIN:13112 side:TOP (33,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[24].outpad[0] (.output at (33,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 14
Startpoint: z_out[16].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[16].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[16].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37882 side:TOP (25,1))                                    0.000     2.951
| (CHANX:725834 L4 length:3 (25,1)->(28,1))                       0.120     3.071
| (CHANX:725980 L4 length:3 (27,1)->(30,1))                       0.120     3.191
| (CHANY:1247637 L4 length:0 (30,1)->(30,1))                      0.120     3.311
| (CHANX:720237 L4 length:3 (30,0)->(27,0))                       0.120     3.431
| (IPIN:11448 side:TOP (29,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[16].outpad[0] (.output at (29,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 15
Startpoint: z_out[32].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[32].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[32].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39560 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726338 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANY:1267093 L4 length:0 (34,1)->(34,1))                      0.120     3.191
| (CHANX:720830 L4 length:3 (35,0)->(38,0))                       0.120     3.311
| (CHANX:720976 L4 length:3 (37,0)->(40,0))                       0.120     3.431
| (IPIN:14640 side:TOP (37,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[32].outpad[0] (.output at (37,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 16
Startpoint: z_out[31].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[31].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[31].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39570 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257372 L4 length:3 (32,1)->(32,4))                      0.120     3.071
| (CHANX:732148 L4 length:3 (33,2)->(36,2))                       0.120     3.191
| (CHANY:1276847 L4 length:1 (36,2)->(36,1))                      0.120     3.311
| (CHANX:720691 L4 length:3 (36,0)->(33,0))                       0.120     3.431
| (IPIN:14384 side:TOP (36,0))                                    0.164     3.595
| (intra 'io' routing)                                            0.118     3.712
out:z_out[31].outpad[0] (.output at (36,0))                       0.000     3.712
data arrival time                                                           3.712

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.712
---------------------------------------------------------------------------------
slack (MET)                                                                 2.088


#Path 17
Startpoint: z_out[5].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[5].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[5].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37886 side:RIGHT (25,1))                                 0.000     2.951
| (CHANY:1223348 L4 length:1 (25,1)->(25,2))                     0.120     3.071
| (CHANX:731347 L4 length:3 (25,2)->(22,2))                      0.120     3.191
| (CHANY:1208823 L4 length:1 (22,2)->(22,1))                     0.120     3.311
| (CHANX:719944 L1 length:0 (23,0)->(23,0))                      0.108     3.419
| (IPIN:9168 side:TOP (23,0))                                    0.164     3.583
| (intra 'io' routing)                                           0.118     3.700
out:z_out[5].outpad[0] (.output at (23,0))                       0.000     3.700
data arrival time                                                          3.700

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.700
--------------------------------------------------------------------------------
slack (MET)                                                                2.100


#Path 18
Startpoint: z_out[7].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[7].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[7].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37887 side:RIGHT (25,1))                                 0.000     2.951
| (CHANY:1223398 L4 length:0 (25,1)->(25,1))                     0.120     3.071
| (CHANX:725635 L4 length:3 (25,1)->(22,1))                      0.120     3.191
| (CHANY:1218399 L1 length:0 (24,1)->(24,1))                     0.108     3.299
| (CHANX:719811 L4 length:3 (24,0)->(21,0))                      0.120     3.419
| (IPIN:9520 side:TOP (24,0))                                    0.164     3.583
| (intra 'io' routing)                                           0.118     3.700
out:z_out[7].outpad[0] (.output at (24,0))                       0.000     3.700
data arrival time                                                          3.700

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.700
--------------------------------------------------------------------------------
slack (MET)                                                                2.100


#Path 19
Startpoint: z_out[30].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[30].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[30].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39561 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726340 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANX:726416 L4 length:3 (33,1)->(36,1))                       0.120     3.191
| (CHANY:1271833 L1 length:0 (35,1)->(35,1))                      0.108     3.299
| (CHANX:720854 L1 length:0 (36,0)->(36,0))                       0.108     3.407
| (IPIN:14264 side:TOP (36,0))                                    0.164     3.571
| (intra 'io' routing)                                            0.118     3.688
out:z_out[30].outpad[0] (.output at (36,0))                       0.000     3.688
data arrival time                                                           3.688

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.688
---------------------------------------------------------------------------------
slack (MET)                                                                 2.112


#Path 20
Startpoint: z_out[19].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[19].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[19].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39552 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726119 L4 length:3 (32,1)->(29,1))                       0.120     3.071
| (CHANX:726039 L4 length:3 (31,1)->(28,1))                       0.120     3.191
| (CHANY:1242689 L1 length:0 (29,1)->(29,1))                      0.108     3.299
| (CHANX:720438 L1 length:0 (30,0)->(30,0))                       0.108     3.407
| (IPIN:11928 side:TOP (30,0))                                    0.164     3.571
| (intra 'io' routing)                                            0.118     3.688
out:z_out[19].outpad[0] (.output at (30,0))                       0.000     3.688
data arrival time                                                           3.688

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.688
---------------------------------------------------------------------------------
slack (MET)                                                                 2.112


#Path 21
Startpoint: z_out[9].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[9].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[9].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37888 side:RIGHT (25,1))                                 0.000     2.951
| (CHANY:1223384 L4 length:3 (25,1)->(25,4))                     0.120     3.071
| (CHANX:725799 L1 length:0 (25,1)->(25,1))                      0.108     3.179
| (CHANY:1218461 L4 length:0 (24,1)->(24,1))                     0.120     3.299
| (CHANX:720078 L1 length:0 (25,0)->(25,0))                      0.108     3.407
| (IPIN:9928 side:TOP (25,0))                                    0.164     3.571
| (intra 'io' routing)                                           0.118     3.688
out:z_out[9].outpad[0] (.output at (25,0))                       0.000     3.688
data arrival time                                                          3.688

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.688
--------------------------------------------------------------------------------
slack (MET)                                                                2.112


#Path 22
Startpoint: z_out[17].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[17].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[17].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37892 side:RIGHT (25,1))                                  0.000     2.951
| (CHANY:1223244 L1 length:0 (25,1)->(25,1))                      0.108     3.059
| (CHANX:725904 L4 length:3 (26,1)->(29,1))                       0.120     3.179
| (CHANY:1237909 L4 length:0 (28,1)->(28,1))                      0.120     3.299
| (CHANX:720374 L1 length:0 (29,0)->(29,0))                       0.108     3.407
| (IPIN:11560 side:TOP (29,0))                                    0.164     3.571
| (intra 'io' routing)                                            0.118     3.688
out:z_out[17].outpad[0] (.output at (29,0))                       0.000     3.688
data arrival time                                                           3.688

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.688
---------------------------------------------------------------------------------
slack (MET)                                                                 2.112


#Path 23
Startpoint: z_out[26].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[26].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[26].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39565 side:RIGHT (32,1))                                  0.000     2.951
| (CHANY:1257254 L1 length:0 (32,1)->(32,1))                      0.108     3.059
| (CHANX:726418 L4 length:3 (33,1)->(36,1))                       0.120     3.179
| (CHANY:1266977 L1 length:0 (34,1)->(34,1))                      0.108     3.287
| (CHANX:720553 L4 length:3 (34,0)->(31,0))                       0.120     3.407
| (IPIN:13440 side:TOP (34,0))                                    0.164     3.571
| (intra 'io' routing)                                            0.118     3.688
out:z_out[26].outpad[0] (.output at (34,0))                       0.000     3.688
data arrival time                                                           3.688

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.688
---------------------------------------------------------------------------------
slack (MET)                                                                 2.112


#Path 24
Startpoint: z_out[13].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[13].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[13].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37890 side:RIGHT (25,1))                                  0.000     2.951
| (CHANY:1223294 L4 length:0 (25,1)->(25,1))                      0.120     3.071
| (CHANX:725878 L1 length:0 (26,1)->(26,1))                       0.108     3.179
| (CHANY:1228113 L1 length:0 (26,1)->(26,1))                      0.108     3.287
| (CHANX:720226 L1 length:0 (27,0)->(27,0))                       0.108     3.395
| (IPIN:10752 side:TOP (27,0))                                    0.164     3.559
| (intra 'io' routing)                                            0.118     3.676
out:z_out[13].outpad[0] (.output at (27,0))                       0.000     3.676
data arrival time                                                           3.676

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.676
---------------------------------------------------------------------------------
slack (MET)                                                                 2.124


#Path 25
Startpoint: z_out[1].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[1].C[0] (dffsre at (19,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[1].Q[0] (dffsre at (19,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:36335 side:RIGHT (19,1))                                 0.000     2.951
| (CHANY:1194158 L4 length:0 (19,1)->(19,1))                     0.120     3.071
| (CHANX:725440 L1 length:0 (20,1)->(20,1))                      0.108     3.179
| (CHANY:1198947 L1 length:0 (20,1)->(20,1))                     0.108     3.287
| (CHANX:719788 L1 length:0 (21,0)->(21,0))                      0.108     3.395
| (IPIN:8328 side:TOP (21,0))                                    0.164     3.559
| (intra 'io' routing)                                           0.118     3.676
out:z_out[1].outpad[0] (.output at (21,0))                       0.000     3.676
data arrival time                                                          3.676

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.676
--------------------------------------------------------------------------------
slack (MET)                                                                2.124


#Path 26
Startpoint: z_out[27].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[27].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[27].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39556 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726342 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANY:1267141 L4 length:0 (34,1)->(34,1))                      0.120     3.191
| (CHANX:720533 L4 length:3 (34,0)->(31,0))                       0.120     3.311
| (IPIN:13568 side:TOP (34,0))                                    0.164     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[27].outpad[0] (.output at (34,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 27
Startpoint: z_out[8].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[8].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[8].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37878 side:TOP (25,1))                                   0.000     2.951
| (CHANX:725838 L4 length:3 (25,1)->(28,1))                      0.120     3.071
| (CHANY:1228253 L4 length:0 (26,1)->(26,1))                     0.120     3.191
| (CHANX:719965 L4 length:3 (26,0)->(23,0))                      0.120     3.311
| (IPIN:9912 side:TOP (25,0))                                    0.164     3.475
| (intra 'io' routing)                                           0.118     3.592
out:z_out[8].outpad[0] (.output at (25,0))                       0.000     3.592
data arrival time                                                          3.592

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 28
Startpoint: z_out[10].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[10].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[10].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37879 side:TOP (25,1))                                    0.000     2.951
| (CHANX:725613 L4 length:3 (25,1)->(22,1))                       0.120     3.071
| (CHANY:1208701 L4 length:0 (22,1)->(22,1))                      0.120     3.191
| (CHANX:719966 L4 length:3 (23,0)->(26,0))                       0.120     3.311
| (IPIN:10296 side:TOP (26,0))                                    0.164     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[10].outpad[0] (.output at (26,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 29
Startpoint: z_out[6].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[6].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[6].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37877 side:TOP (25,1))                                   0.000     2.951
| (CHANX:725836 L4 length:3 (25,1)->(28,1))                      0.120     3.071
| (CHANY:1233097 L4 length:0 (27,1)->(27,1))                     0.120     3.191
| (CHANX:720053 L4 length:3 (27,0)->(24,0))                      0.120     3.311
| (IPIN:9448 side:TOP (24,0))                                    0.164     3.475
| (intra 'io' routing)                                           0.118     3.592
out:z_out[6].outpad[0] (.output at (24,0))                       0.000     3.592
data arrival time                                                          3.592

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 30
Startpoint: z_out[12].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[12].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[12].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37880 side:TOP (25,1))                                    0.000     2.951
| (CHANX:725830 L4 length:3 (25,1)->(28,1))                       0.120     3.071
| (CHANY:1237893 L4 length:0 (28,1)->(28,1))                      0.120     3.191
| (CHANX:720117 L4 length:3 (28,0)->(25,0))                       0.120     3.311
| (IPIN:10704 side:TOP (27,0))                                    0.164     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[12].outpad[0] (.output at (27,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 31
Startpoint: z_out[18].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[18].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[18].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37883 side:TOP (25,1))                                    0.000     2.951
| (CHANX:725824 L4 length:3 (25,1)->(28,1))                       0.120     3.071
| (CHANY:1237869 L4 length:0 (28,1)->(28,1))                      0.120     3.191
| (CHANX:720406 L4 length:3 (29,0)->(32,0))                       0.120     3.311
| (IPIN:11864 side:TOP (30,0))                                    0.164     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[18].outpad[0] (.output at (30,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 32
Startpoint: z_out[25].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[25].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[25].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39555 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726352 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANY:1262135 L1 length:0 (33,1)->(33,1))                      0.108     3.179
| (CHANX:720463 L4 length:3 (33,0)->(30,0))                       0.120     3.299
| (IPIN:13192 side:TOP (33,0))                                    0.164     3.463
| (intra 'io' routing)                                            0.118     3.580
out:z_out[25].outpad[0] (.output at (33,0))                       0.000     3.580
data arrival time                                                           3.580

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.580
---------------------------------------------------------------------------------
slack (MET)                                                                 2.220


#Path 33
Startpoint: z_out[29].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[29].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[29].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39557 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726344 L4 length:3 (32,1)->(35,1))                       0.120     3.071
| (CHANY:1271953 L4 length:0 (35,1)->(35,1))                      0.120     3.191
| (CHANX:720797 L1 length:0 (35,0)->(35,0))                       0.108     3.299
| (IPIN:13920 side:TOP (35,0))                                    0.164     3.463
| (intra 'io' routing)                                            0.118     3.580
out:z_out[29].outpad[0] (.output at (35,0))                       0.000     3.580
data arrival time                                                           3.580

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.580
---------------------------------------------------------------------------------
slack (MET)                                                                 2.220


#Path 34
Startpoint: z_out[21].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[21].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[21].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39553 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726133 L4 length:3 (32,1)->(29,1))                       0.120     3.071
| (CHANY:1252401 L1 length:0 (31,1)->(31,1))                      0.108     3.179
| (CHANX:720333 L4 length:3 (31,0)->(28,0))                       0.120     3.299
| (IPIN:12368 side:TOP (31,0))                                    0.164     3.463
| (intra 'io' routing)                                            0.118     3.580
out:z_out[21].outpad[0] (.output at (31,0))                       0.000     3.580
data arrival time                                                           3.580

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.580
---------------------------------------------------------------------------------
slack (MET)                                                                 2.220


#Path 35
Startpoint: z_out[4].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[4].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[4].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:37876 side:TOP (25,1))                                   0.000     2.951
| (CHANX:725631 L4 length:3 (25,1)->(22,1))                      0.120     3.071
| (CHANY:1218387 L1 length:0 (24,1)->(24,1))                     0.108     3.179
| (CHANX:719823 L4 length:3 (24,0)->(21,0))                      0.120     3.299
| (IPIN:9080 side:TOP (23,0))                                    0.164     3.463
| (intra 'io' routing)                                           0.118     3.580
out:z_out[4].outpad[0] (.output at (23,0))                       0.000     3.580
data arrival time                                                          3.580

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.580
--------------------------------------------------------------------------------
slack (MET)                                                                2.220


#Path 36
Startpoint: z_out[23].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[23].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[23].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:39554 side:TOP (32,1))                                    0.000     2.951
| (CHANX:726290 L1 length:0 (32,1)->(32,1))                       0.108     3.059
| (CHANY:1257253 L1 length:0 (32,1)->(32,1))                      0.108     3.167
| (CHANX:720413 L4 length:3 (32,0)->(29,0))                       0.120     3.287
| (IPIN:12768 side:TOP (32,0))                                    0.164     3.451
| (intra 'io' routing)                                            0.118     3.568
out:z_out[23].outpad[0] (.output at (32,0))                       0.000     3.568
data arrival time                                                           3.568

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (MET)                                                                 2.232


#Path 37
Startpoint: z_out[0].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[0].C[0] (dffsre at (20,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[0].Q[0] (dffsre at (20,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:36455 side:RIGHT (20,1))                                 0.000     2.951
| (CHANY:1199037 L4 length:0 (20,1)->(20,1))                     0.120     3.071
| (CHANX:719806 L4 length:3 (21,0)->(24,0))                      0.120     3.191
| (IPIN:8264 side:TOP (21,0))                                    0.164     3.355
| (intra 'io' routing)                                           0.118     3.472
out:z_out[0].outpad[0] (.output at (21,0))                       0.000     3.472
data arrival time                                                          3.472

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.472
--------------------------------------------------------------------------------
slack (MET)                                                                2.328


#Path 38
Startpoint: z_out[11].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[11].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[11].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:37889 side:RIGHT (25,1))                                  0.000     2.951
| (CHANY:1223401 L4 length:0 (25,1)->(25,1))                      0.120     3.071
| (CHANX:720158 L1 length:0 (26,0)->(26,0))                       0.108     3.179
| (IPIN:10360 side:TOP (26,0))                                    0.164     3.343
| (intra 'io' routing)                                            0.118     3.460
out:z_out[11].outpad[0] (.output at (26,0))                       0.000     3.460
data arrival time                                                           3.460

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.460
---------------------------------------------------------------------------------
slack (MET)                                                                 2.340


#Path 39
Startpoint: reg_B[4].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[4].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[4].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36448 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199064 L4 length:1 (20,1)->(20,2))                       0.120     3.071
| (CHANY:1199112 L1 length:0 (20,2)->(20,2))                       0.108     3.179
| (CHANX:731280 L4 length:3 (21,2)->(24,2))                        0.120     3.299
| (CHANY:1208843 L1 length:0 (22,2)->(22,2))                       0.108     3.407
| (CHANX:725407 L4 length:3 (22,1)->(19,1))                        0.120     3.527
| (CHANY:1203945 L4 length:0 (21,1)->(21,1))                       0.120     3.647
| (IPIN:36727 side:RIGHT (21,1))                                   0.164     3.811
| (intra 'dsp' routing)                                            0.000     3.811
z_w[0].b[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.811
data arrival time                                                            3.811

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.811
----------------------------------------------------------------------------------
slack (MET)                                                                  2.889


#Path 40
Startpoint: reg_A[14].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[14].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[14].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36323 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725388 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANY:1199122 L1 length:0 (20,2)->(20,2))                       0.108     3.179
| (CHANX:731161 L1 length:0 (20,2)->(20,2))                        0.108     3.287
| (CHANY:1194334 L1 length:0 (19,3)->(19,3))                       0.108     3.395
| (CHANX:736922 L4 length:3 (20,3)->(23,3))                        0.120     3.515
| (CHANY:1203909 L4 length:2 (21,3)->(21,1))                       0.120     3.635
| (IPIN:36764 side:RIGHT (21,3))                                   0.164     3.799
| (intra 'dsp' routing)                                            0.000     3.799
z_w[0].a[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.799
data arrival time                                                            3.799

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.799
----------------------------------------------------------------------------------
slack (MET)                                                                  2.901


#Path 41
Startpoint: reg_B[9].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[9].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[9].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36444 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725439 L1 length:0 (20,1)->(20,1))                        0.108     3.059
| (CHANY:1194264 L1 length:0 (19,2)->(19,2))                       0.108     3.167
| (CHANX:731091 L1 length:0 (19,2)->(19,2))                        0.108     3.275
| (CHANY:1189303 L4 length:1 (18,2)->(18,1))                       0.120     3.395
| (CHANX:725390 L4 length:3 (19,1)->(22,1))                        0.120     3.515
| (CHANY:1203990 L1 length:0 (21,2)->(21,2))                       0.108     3.623
| (IPIN:36759 side:RIGHT (21,2))                                   0.164     3.787
| (intra 'dsp' routing)                                            0.000     3.787
z_w[0].b[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.787
data arrival time                                                            3.787

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.787
----------------------------------------------------------------------------------
slack (MET)                                                                  2.913


#Path 42
Startpoint: reg_B[12].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[12].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[12].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36452 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199030 L4 length:2 (20,1)->(20,3))                       0.120     3.071
| (CHANX:736707 L4 length:3 (20,3)->(17,3))                        0.120     3.191
| (CHANY:1189329 L4 length:2 (18,3)->(18,1))                       0.120     3.311
| (CHANX:719674 L4 length:3 (19,0)->(22,0))                        0.120     3.431
| (CHANY:1203834 L4 length:2 (21,1)->(21,3))                       0.120     3.551
| (IPIN:36771 side:RIGHT (21,3))                                   0.164     3.715
| (intra 'dsp' routing)                                            0.000     3.715
z_w[0].b[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.715
data arrival time                                                            3.715

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.715
----------------------------------------------------------------------------------
slack (MET)                                                                  2.985


#Path 43
Startpoint: reg_B[17].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[17].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[17].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36440 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725478 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANY:1199174 L4 length:3 (20,2)->(20,5))                       0.120     3.191
| (CHANY:1199198 L1 length:0 (20,3)->(20,3))                       0.108     3.299
| (CHANX:736990 L4 length:3 (21,3)->(24,3))                        0.120     3.419
| (CHANY:1203853 L4 length:2 (21,3)->(21,1))                       0.120     3.539
| (IPIN:36776 side:RIGHT (21,3))                                   0.164     3.703
| (intra 'dsp' routing)                                            0.000     3.703
z_w[0].b[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.703
data arrival time                                                            3.703

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.703
----------------------------------------------------------------------------------
slack (MET)                                                                  2.997


#Path 44
Startpoint: reg_B[13].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[13].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[13].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36442 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725255 L4 length:3 (20,1)->(17,1))                        0.120     3.071
| (CHANY:1194290 L4 length:3 (19,2)->(19,5))                       0.120     3.191
| (CHANY:1194338 L1 length:0 (19,3)->(19,3))                       0.108     3.299
| (CHANX:736918 L4 length:3 (20,3)->(23,3))                        0.120     3.419
| (CHANY:1203861 L4 length:2 (21,3)->(21,1))                       0.120     3.539
| (IPIN:36772 side:RIGHT (21,3))                                   0.164     3.703
| (intra 'dsp' routing)                                            0.000     3.703
z_w[0].b[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.703
data arrival time                                                            3.703

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.703
----------------------------------------------------------------------------------
slack (MET)                                                                  2.997


#Path 45
Startpoint: reg_B[7].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[7].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[7].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36445 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725464 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANX:725590 L1 length:0 (22,1)->(22,1))                        0.108     3.179
| (CHANY:1208673 L1 length:0 (22,1)->(22,1))                       0.108     3.287
| (CHANX:719673 L4 length:3 (22,0)->(19,0))                        0.120     3.407
| (CHANY:1203824 L4 length:3 (21,1)->(21,4))                       0.120     3.527
| (IPIN:36757 side:RIGHT (21,2))                                   0.164     3.691
| (intra 'dsp' routing)                                            0.000     3.691
z_w[0].b[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.691
data arrival time                                                            3.691

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.691
----------------------------------------------------------------------------------
slack (MET)                                                                  3.009


#Path 46
Startpoint: reg_A[17].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[17].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[17].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36334 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194174 L4 length:0 (19,1)->(19,1))                       0.120     3.071
| (CHANX:725436 L1 length:0 (20,1)->(20,1))                        0.108     3.179
| (CHANY:1198943 L1 length:0 (20,1)->(20,1))                       0.108     3.287
| (CHANX:719784 L1 length:0 (21,0)->(21,0))                        0.108     3.395
| (CHANY:1203952 L4 length:3 (21,1)->(21,4))                       0.120     3.515
| (IPIN:36767 side:RIGHT (21,3))                                   0.164     3.679
| (intra 'dsp' routing)                                            0.000     3.679
z_w[0].a[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.679
data arrival time                                                            3.679

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.679
----------------------------------------------------------------------------------
slack (MET)                                                                  3.021


#Path 47
Startpoint: reg_A[6].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[6].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[6].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36319 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725392 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANX:725444 L1 length:0 (20,1)->(20,1))                        0.108     3.179
| (CHANY:1198951 L1 length:0 (20,1)->(20,1))                       0.108     3.287
| (CHANX:719792 L1 length:0 (21,0)->(21,0))                        0.108     3.395
| (CHANY:1203944 L4 length:3 (21,1)->(21,4))                       0.120     3.515
| (IPIN:36719 side:RIGHT (21,1))                                   0.164     3.679
| (intra 'dsp' routing)                                            0.000     3.679
z_w[0].a[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.679
data arrival time                                                            3.679

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.679
----------------------------------------------------------------------------------
slack (MET)                                                                  3.021


#Path 48
Startpoint: reg_A[3].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[3].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[3].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36327 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194202 L4 length:2 (19,1)->(19,3))                       0.120     3.071
| (CHANX:731148 L1 length:0 (20,2)->(20,2))                        0.108     3.179
| (CHANY:1199111 L1 length:0 (20,2)->(20,2))                       0.108     3.287
| (CHANX:725496 L1 length:0 (21,1)->(21,1))                        0.108     3.395
| (CHANY:1203791 L1 length:0 (21,1)->(21,1))                       0.108     3.503
| (IPIN:36716 side:RIGHT (21,1))                                   0.164     3.667
| (intra 'dsp' routing)                                            0.000     3.667
z_w[0].a[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.667
data arrival time                                                            3.667

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.667
----------------------------------------------------------------------------------
slack (MET)                                                                  3.033


#Path 49
Startpoint: reg_A[5].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[5].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[5].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36328 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194204 L4 length:1 (19,1)->(19,2))                       0.120     3.071
| (CHANX:731152 L1 length:0 (20,2)->(20,2))                        0.108     3.179
| (CHANY:1199115 L1 length:0 (20,2)->(20,2))                       0.108     3.287
| (CHANX:725500 L1 length:0 (21,1)->(21,1))                        0.108     3.395
| (CHANY:1203795 L1 length:0 (21,1)->(21,1))                       0.108     3.503
| (IPIN:36718 side:RIGHT (21,1))                                   0.164     3.667
| (intra 'dsp' routing)                                            0.000     3.667
z_w[0].a[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.667
data arrival time                                                            3.667

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.667
----------------------------------------------------------------------------------
slack (MET)                                                                  3.033


#Path 50
Startpoint: reg_A[13].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[13].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[13].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36332 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194170 L4 length:2 (19,1)->(19,3))                       0.120     3.071
| (CHANY:1194372 L4 length:3 (19,3)->(19,6))                       0.120     3.191
| (CHANX:736916 L4 length:3 (20,3)->(23,3))                        0.120     3.311
| (CHANY:1203837 L4 length:2 (21,3)->(21,1))                       0.120     3.431
| (IPIN:36753 side:RIGHT (21,2))                                   0.164     3.595
| (intra 'dsp' routing)                                            0.000     3.595
z_w[0].a[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.595
data arrival time                                                            3.595

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.595
----------------------------------------------------------------------------------
slack (MET)                                                                  3.105


#Path 51
Startpoint: reg_A[4].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[4].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[4].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36318 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725187 L4 length:3 (19,1)->(16,1))                        0.120     3.071
| (CHANY:1189442 L4 length:3 (18,2)->(18,5))                       0.120     3.191
| (CHANX:736852 L4 length:3 (19,3)->(22,3))                        0.120     3.311
| (CHANY:1203941 L4 length:2 (21,3)->(21,1))                       0.120     3.431
| (IPIN:36717 side:RIGHT (21,1))                                   0.164     3.595
| (intra 'dsp' routing)                                            0.000     3.595
z_w[0].a[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.595
data arrival time                                                            3.595

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.595
----------------------------------------------------------------------------------
slack (MET)                                                                  3.105


#Path 52
Startpoint: reg_A[7].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[7].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[7].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36329 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194129 L4 length:0 (19,1)->(19,1))                       0.120     3.071
| (CHANX:719758 L4 length:3 (20,0)->(23,0))                        0.120     3.191
| (CHANX:719774 L1 length:0 (21,0)->(21,0))                        0.108     3.299
| (CHANY:1203962 L4 length:2 (21,1)->(21,3))                       0.120     3.419
| (IPIN:36720 side:RIGHT (21,1))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].a[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 53
Startpoint: reg_B[11].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[11].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[11].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36443 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725484 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANY:1208665 L1 length:0 (22,1)->(22,1))                       0.108     3.179
| (CHANX:719681 L4 length:3 (22,0)->(19,0))                        0.120     3.299
| (CHANY:1203848 L4 length:3 (21,1)->(21,4))                       0.120     3.419
| (IPIN:36761 side:RIGHT (21,2))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].b[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 54
Startpoint: reg_B[3].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[3].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[3].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36438 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725486 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANY:1208671 L1 length:0 (22,1)->(22,1))                       0.108     3.179
| (CHANX:719675 L4 length:3 (22,0)->(19,0))                        0.120     3.299
| (CHANY:1203830 L4 length:0 (21,1)->(21,1))                       0.120     3.419
| (IPIN:36726 side:RIGHT (21,1))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].b[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 55
Startpoint: reg_B[2].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[2].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[2].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36447 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199078 L4 length:2 (20,1)->(20,3))                       0.120     3.071
| (CHANY:1199196 L1 length:0 (20,3)->(20,3))                       0.108     3.179
| (CHANX:736992 L4 length:3 (21,3)->(24,3))                        0.120     3.299
| (CHANY:1203877 L4 length:2 (21,3)->(21,1))                       0.120     3.419
| (IPIN:36725 side:RIGHT (21,1))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].b[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 56
Startpoint: reg_A[19].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[19].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[19].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36436 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725458 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANY:1208659 L1 length:0 (22,1)->(22,1))                       0.108     3.179
| (CHANX:719687 L4 length:3 (22,0)->(19,0))                        0.120     3.299
| (CHANY:1203866 L4 length:2 (21,1)->(21,3))                       0.120     3.419
| (IPIN:36769 side:RIGHT (21,3))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].a[19] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 57
Startpoint: reg_A[18].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[18].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[18].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36325 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725368 L1 length:0 (19,1)->(19,1))                        0.108     3.059
| (CHANY:1194300 L4 length:3 (19,2)->(19,5))                       0.120     3.179
| (CHANX:731192 L4 length:3 (20,2)->(23,2))                        0.120     3.299
| (CHANY:1204078 L4 length:3 (21,3)->(21,6))                       0.120     3.419
| (IPIN:36768 side:RIGHT (21,3))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].a[18] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 58
Startpoint: reg_A[16].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[16].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[16].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36324 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725366 L1 length:0 (19,1)->(19,1))                        0.108     3.059
| (CHANY:1194302 L4 length:3 (19,2)->(19,5))                       0.120     3.179
| (CHANX:742650 L4 length:3 (20,4)->(23,4))                        0.120     3.299
| (CHANY:1203959 L4 length:3 (21,4)->(21,1))                       0.120     3.419
| (IPIN:36766 side:RIGHT (21,3))                                   0.164     3.583
| (intra 'dsp' routing)                                            0.000     3.583
z_w[0].a[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.583
data arrival time                                                            3.583

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.583
----------------------------------------------------------------------------------
slack (MET)                                                                  3.117


#Path 59
Startpoint: reg_A[1].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[1].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[1].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36326 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194152 L4 length:3 (19,1)->(19,4))                       0.120     3.071
| (CHANX:725456 L4 length:3 (20,1)->(23,1))                        0.120     3.191
| (CHANY:1198929 L1 length:0 (20,1)->(20,1))                       0.108     3.299
| (CHANX:719770 L1 length:0 (21,0)->(21,0))                        0.108     3.407
| (IPIN:36732 side:BOTTOM (21,1))                                  0.164     3.571
| (intra 'dsp' routing)                                            0.000     3.571
z_w[0].a[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.571
data arrival time                                                            3.571

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.571
----------------------------------------------------------------------------------
slack (MET)                                                                  3.129


#Path 60
Startpoint: reg_B[15].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[15].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[15].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36441 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725433 L1 length:0 (20,1)->(20,1))                        0.108     3.059
| (CHANY:1194258 L1 length:0 (19,2)->(19,2))                       0.108     3.167
| (CHANX:731202 L4 length:3 (20,2)->(23,2))                        0.120     3.287
| (CHANY:1204108 L4 length:3 (21,3)->(21,6))                       0.120     3.407
| (IPIN:36774 side:RIGHT (21,3))                                   0.164     3.571
| (intra 'dsp' routing)                                            0.000     3.571
z_w[0].b[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.571
data arrival time                                                            3.571

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.571
----------------------------------------------------------------------------------
slack (MET)                                                                  3.129


#Path 61
Startpoint: reg_B[1].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[1].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[1].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36437 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725460 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANY:1198941 L1 length:0 (20,1)->(20,1))                       0.108     3.179
| (CHANX:719782 L1 length:0 (21,0)->(21,0))                        0.108     3.287
| (CHANY:1203954 L4 length:2 (21,1)->(21,3))                       0.120     3.407
| (IPIN:36724 side:RIGHT (21,1))                                   0.164     3.571
| (intra 'dsp' routing)                                            0.000     3.571
z_w[0].b[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.571
data arrival time                                                            3.571

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.571
----------------------------------------------------------------------------------
slack (MET)                                                                  3.129


#Path 62
Startpoint: reg_A[12].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[12].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[12].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36322 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725386 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANY:1194254 L1 length:0 (19,2)->(19,2))                       0.108     3.179
| (CHANX:731206 L4 length:3 (20,2)->(23,2))                        0.120     3.299
| (CHANY:1203977 L1 length:0 (21,2)->(21,2))                       0.108     3.407
| (IPIN:36752 side:RIGHT (21,2))                                   0.164     3.571
| (intra 'dsp' routing)                                            0.000     3.571
z_w[0].a[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.571
data arrival time                                                            3.571

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.571
----------------------------------------------------------------------------------
slack (MET)                                                                  3.129


#Path 63
Startpoint: reg_A[0].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[0].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[0].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36316 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725398 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANY:1203865 L4 length:0 (21,1)->(21,1))                       0.120     3.191
| (CHANX:719621 L4 length:3 (21,0)->(18,0))                        0.120     3.311
| (IPIN:36731 side:BOTTOM (21,1))                                  0.164     3.475
| (intra 'dsp' routing)                                            0.000     3.475
z_w[0].a[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.475
data arrival time                                                            3.475

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.475
----------------------------------------------------------------------------------
slack (MET)                                                                  3.225


#Path 64
Startpoint: reg_B[0].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[0].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[0].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36446 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199028 L4 length:3 (20,1)->(20,4))                       0.120     3.071
| (CHANX:725540 L4 length:3 (21,1)->(24,1))                        0.120     3.191
| (CHANY:1203825 L4 length:0 (21,1)->(21,1))                       0.120     3.311
| (IPIN:36723 side:RIGHT (21,1))                                   0.164     3.475
| (intra 'dsp' routing)                                            0.000     3.475
z_w[0].b[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.475
data arrival time                                                            3.475

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.475
----------------------------------------------------------------------------------
slack (MET)                                                                  3.225


#Path 65
Startpoint: reg_A[11].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[11].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[11].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36331 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194193 L4 length:0 (19,1)->(19,1))                       0.120     3.071
| (CHANX:719750 L4 length:3 (20,0)->(23,0))                        0.120     3.191
| (CHANY:1203844 L4 length:1 (21,1)->(21,2))                       0.120     3.311
| (IPIN:36751 side:RIGHT (21,2))                                   0.164     3.475
| (intra 'dsp' routing)                                            0.000     3.475
z_w[0].a[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.475
data arrival time                                                            3.475

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.475
----------------------------------------------------------------------------------
slack (MET)                                                                  3.225


#Path 66
Startpoint: reg_A[9].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[9].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[9].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36330 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194176 L4 length:3 (19,1)->(19,4))                       0.120     3.071
| (CHANX:736926 L4 length:3 (20,3)->(23,3))                        0.120     3.191
| (CHANY:1203957 L4 length:2 (21,3)->(21,1))                       0.120     3.311
| (IPIN:36749 side:RIGHT (21,2))                                   0.164     3.475
| (intra 'dsp' routing)                                            0.000     3.475
z_w[0].a[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.475
data arrival time                                                            3.475

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.475
----------------------------------------------------------------------------------
slack (MET)                                                                  3.225


#Path 67
Startpoint: reg_B[14].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[14].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[14].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36451 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199086 L4 length:2 (20,1)->(20,3))                       0.120     3.071
| (CHANX:725512 L1 length:0 (21,1)->(21,1))                        0.108     3.179
| (CHANY:1204020 L4 length:3 (21,2)->(21,5))                       0.120     3.299
| (IPIN:36773 side:RIGHT (21,3))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].b[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 68
Startpoint: reg_B[10].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[10].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[10].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36453 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199104 L4 length:1 (20,1)->(20,2))                       0.120     3.071
| (CHANX:725526 L1 length:0 (21,1)->(21,1))                        0.108     3.179
| (CHANY:1204006 L4 length:3 (21,2)->(21,5))                       0.120     3.299
| (IPIN:36760 side:RIGHT (21,2))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].b[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 69
Startpoint: reg_B[8].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[8].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[8].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36454 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199029 L4 length:0 (20,1)->(20,1))                       0.120     3.071
| (CHANX:719798 L1 length:0 (21,0)->(21,0))                        0.108     3.179
| (CHANY:1203938 L4 length:2 (21,1)->(21,3))                       0.120     3.299
| (IPIN:36758 side:RIGHT (21,2))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].b[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 70
Startpoint: reg_B[6].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[6].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[6].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36449 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1198986 L4 length:0 (20,1)->(20,1))                       0.120     3.071
| (CHANX:725520 L1 length:0 (21,1)->(21,1))                        0.108     3.179
| (CHANY:1204012 L4 length:3 (21,2)->(21,5))                       0.120     3.299
| (IPIN:36756 side:RIGHT (21,2))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].b[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 71
Startpoint: reg_A[15].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[15].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[15].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36333 side:RIGHT (19,1))                                   0.000     2.951
| (CHANY:1194082 L1 length:0 (19,1)->(19,1))                       0.108     3.059
| (CHANX:725474 L4 length:3 (20,1)->(23,1))                        0.120     3.179
| (CHANY:1204024 L4 length:3 (21,2)->(21,5))                       0.120     3.299
| (IPIN:36765 side:RIGHT (21,3))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].a[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 72
Startpoint: reg_B[16].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[16].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[16].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36450 side:RIGHT (20,1))                                   0.000     2.951
| (CHANY:1199068 L4 length:3 (20,1)->(20,4))                       0.120     3.071
| (CHANX:731224 L1 length:0 (21,2)->(21,2))                        0.108     3.179
| (CHANY:1204104 L4 length:3 (21,3)->(21,6))                       0.120     3.299
| (IPIN:36775 side:RIGHT (21,3))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].b[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 73
Startpoint: reg_A[8].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[8].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[8].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36320 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725394 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANX:725524 L1 length:0 (21,1)->(21,1))                        0.108     3.179
| (CHANY:1204008 L4 length:3 (21,2)->(21,5))                       0.120     3.299
| (IPIN:36748 side:RIGHT (21,2))                                   0.164     3.463
| (intra 'dsp' routing)                                            0.000     3.463
z_w[0].a[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.463
data arrival time                                                            3.463

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.463
----------------------------------------------------------------------------------
slack (MET)                                                                  3.237


#Path 74
Startpoint: reg_A[2].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[2].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[2].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36317 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725400 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANY:1203889 L4 length:0 (21,1)->(21,1))                       0.120     3.191
| (IPIN:36715 side:RIGHT (21,1))                                   0.164     3.355
| (intra 'dsp' routing)                                            0.000     3.355
z_w[0].a[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.355
data arrival time                                                            3.355

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.355
----------------------------------------------------------------------------------
slack (MET)                                                                  3.345


#Path 75
Startpoint: reg_A[10].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[10].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[10].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36321 side:TOP (19,1))                                     0.000     2.951
| (CHANX:725408 L4 length:3 (19,1)->(22,1))                        0.120     3.071
| (CHANY:1203972 L1 length:0 (21,2)->(21,2))                       0.108     3.179
| (IPIN:36750 side:RIGHT (21,2))                                   0.164     3.343
| (intra 'dsp' routing)                                            0.000     3.343
z_w[0].a[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.343
data arrival time                                                            3.343

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.343
----------------------------------------------------------------------------------
slack (MET)                                                                  3.357


#Path 76
Startpoint: reg_B[5].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing:global net)                                 0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[5].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[5].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (OPIN:36439 side:TOP (20,1))                                     0.000     2.951
| (CHANX:725488 L4 length:3 (20,1)->(23,1))                        0.120     3.071
| (CHANY:1203815 L1 length:0 (21,1)->(21,1))                       0.108     3.179
| (IPIN:36728 side:RIGHT (21,1))                                   0.164     3.343
| (intra 'dsp' routing)                                            0.000     3.343
z_w[0].b[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.343
data arrival time                                                            3.343

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing:global net)                                 0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.343
----------------------------------------------------------------------------------
slack (MET)                                                                  3.357


#Path 77
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[21].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li59_li59.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.280     2.819
$abc$1152$li59_li59.out[0] (.names at (32,1))                       0.000     2.819
| (intra 'clb' routing)                                             0.000     2.819
z_out[21].D[0] (dffsre at (32,1))                                   0.000     2.819
data arrival time                                                             2.819

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[21].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.819
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.017


#Path 78
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[22].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li60_li60.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.280     2.819
$abc$1152$li60_li60.out[0] (.names at (32,1))                       0.000     2.819
| (intra 'clb' routing)                                             0.000     2.819
z_out[22].D[0] (dffsre at (32,1))                                   0.000     2.819
data arrival time                                                             2.819

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[22].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.819
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.017


#Path 79
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[34].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li72_li72.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.280     2.819
$abc$1152$li72_li72.out[0] (.names at (32,1))                       0.000     2.819
| (intra 'clb' routing)                                             0.000     2.819
z_out[34].D[0] (dffsre at (32,1))                                   0.000     2.819
data arrival time                                                             2.819

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[34].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.819
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.017


#Path 80
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[33].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li71_li71.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.280     2.819
$abc$1152$li71_li71.out[0] (.names at (32,1))                       0.000     2.819
| (intra 'clb' routing)                                             0.000     2.819
z_out[33].D[0] (dffsre at (32,1))                                   0.000     2.819
data arrival time                                                             2.819

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[33].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.819
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.017


#Path 81
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[25].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li63_li63.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.280     2.819
$abc$1152$li63_li63.out[0] (.names at (32,1))                       0.000     2.819
| (intra 'clb' routing)                                             0.000     2.819
z_out[25].D[0] (dffsre at (32,1))                                   0.000     2.819
data arrival time                                                             2.819

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[25].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.819
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.017


#Path 82
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[26].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li64_li64.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.280     2.819
$abc$1152$li64_li64.out[0] (.names at (32,1))                       0.000     2.819
| (intra 'clb' routing)                                             0.000     2.819
z_out[26].D[0] (dffsre at (32,1))                                   0.000     2.819
data arrival time                                                             2.819

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[26].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.819
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.017


#Path 83
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_A[3].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[3].inpad[0] (.input at (3,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:1002 side:TOP (3,0))                                        0.000     1.099
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                           0.120     1.219
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                           0.120     1.339
| (CHANX:718956 L4 length:3 (9,0)->(12,0))                          0.120     1.459
| (CHANX:719098 L4 length:3 (11,0)->(14,0))                         0.120     1.579
| (CHANX:719236 L4 length:3 (13,0)->(16,0))                         0.120     1.699
| (CHANY:1174656 L1 length:0 (15,1)->(15,1))                        0.108     1.807
| (CHANX:725172 L4 length:3 (16,1)->(19,1))                         0.120     1.927
| (CHANX:725364 L1 length:0 (19,1)->(19,1))                         0.108     2.035
| (CHANY:1194083 L1 length:0 (19,1)->(19,1))                        0.108     2.143
| (IPIN:36371 side:RIGHT (19,1))                                    0.164     2.307
| (intra 'clb' routing)                                             0.208     2.515
$abc$1152$li03_li03.in[0] (.names at (19,1))                       -0.000     2.515
| (primitive '.names' combinational delay)                          0.220     2.735
$abc$1152$li03_li03.out[0] (.names at (19,1))                       0.000     2.735
| (intra 'clb' routing)                                             0.000     2.735
reg_A[3].D[0] (dffsre at (19,1))                                    0.000     2.735
data arrival time                                                             2.735

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[3].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.735
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.101


#Path 84
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[28].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li66_li66.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li66_li66.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[28].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[28].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 85
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[27].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li65_li65.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li65_li65.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[27].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[27].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 86
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[29].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li67_li67.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li67_li67.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[29].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[29].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 87
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[30].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li68_li68.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li68_li68.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[30].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[30].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 88
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[35].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li73_li73.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li73_li73.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[35].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[35].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 89
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[36].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li74_li74.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li74_li74.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[36].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[36].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 90
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[2].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li40_li40.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li40_li40.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[2].D[0] (dffsre at (32,1))                                    0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[2].C[0] (dffsre at (32,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 91
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[37].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li75_li75.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.170     2.709
$abc$1152$li75_li75.out[0] (.names at (32,1))                       0.000     2.709
| (intra 'clb' routing)                                             0.000     2.709
z_out[37].D[0] (dffsre at (32,1))                                   0.000     2.709
data arrival time                                                             2.709

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[37].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.127


#Path 92
Startpoint: a[4].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_A[4].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[4].inpad[0] (.input at (3,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:1038 side:TOP (3,0))                                        0.000     1.099
| (CHANX:718536 L4 length:3 (3,0)->(6,0))                           0.120     1.219
| (CHANY:1131004 L4 length:3 (6,1)->(6,4))                          0.120     1.339
| (CHANX:724544 L4 length:3 (7,1)->(10,1))                          0.120     1.459
| (CHANY:1150520 L1 length:0 (10,2)->(10,2))                        0.108     1.567
| (CHANX:730552 L4 length:3 (11,2)->(14,2))                         0.120     1.687
| (CHANY:1169879 L4 length:1 (14,2)->(14,1))                        0.120     1.807
| (CHANX:725114 L4 length:3 (15,1)->(18,1))                         0.120     1.927
| (CHANX:725334 L4 length:3 (18,1)->(21,1))                         0.120     2.047
| (IPIN:36344 side:TOP (19,1))                                      0.164     2.211
| (intra 'clb' routing)                                             0.208     2.419
$abc$1152$li04_li04.in[0] (.names at (19,1))                       -0.000     2.419
| (primitive '.names' combinational delay)                          0.280     2.699
$abc$1152$li04_li04.out[0] (.names at (19,1))                       0.000     2.699
| (intra 'clb' routing)                                             0.000     2.699
reg_A[4].D[0] (dffsre at (19,1))                                    0.000     2.699
data arrival time                                                             2.699

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[4].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.699
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.137


#Path 93
Startpoint: a[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : reg_A[1].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[1].inpad[0] (.input at (2,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:604 side:TOP (2,0))                                         0.000     1.099
| (CHANX:718454 L4 length:3 (2,0)->(5,0))                           0.120     1.219
| (CHANX:718674 L4 length:3 (5,0)->(8,0))                           0.120     1.339
| (CHANX:718902 L4 length:3 (8,0)->(11,0))                          0.120     1.459
| (CHANY:1155298 L4 length:2 (11,1)->(11,3))                        0.120     1.579
| (CHANX:730626 L4 length:3 (12,2)->(15,2))                         0.120     1.699
| (CHANX:730854 L4 length:3 (15,2)->(18,2))                         0.120     1.819
| (CHANY:1184563 L1 length:0 (17,2)->(17,2))                        0.108     1.927
| (CHANX:725312 L4 length:3 (18,1)->(21,1))                         0.120     2.047
| (CHANY:1194071 L1 length:0 (19,1)->(19,1))                        0.108     2.155
| (IPIN:36365 side:RIGHT (19,1))                                    0.164     2.319
| (intra 'clb' routing)                                             0.208     2.527
$abc$1152$li01_li01.in[0] (.names at (19,1))                       -0.000     2.527
| (primitive '.names' combinational delay)                          0.170     2.697
$abc$1152$li01_li01.out[0] (.names at (19,1))                       0.000     2.697
| (intra 'clb' routing)                                             0.000     2.697
reg_A[1].D[0] (dffsre at (19,1))                                    0.000     2.697
data arrival time                                                             2.697

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[1].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.697
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.139


#Path 94
Startpoint: a[2].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : reg_A[2].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[2].inpad[0] (.input at (2,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:624 side:TOP (2,0))                                         0.000     1.099
| (CHANX:718438 L4 length:3 (2,0)->(5,0))                           0.120     1.219
| (CHANY:1121178 L1 length:0 (4,1)->(4,1))                          0.108     1.327
| (CHANX:724398 L4 length:3 (5,1)->(8,1))                           0.120     1.447
| (CHANX:724626 L4 length:3 (8,1)->(11,1))                          0.120     1.567
| (CHANY:1155370 L1 length:0 (11,2)->(11,2))                        0.108     1.675
| (CHANX:730634 L4 length:3 (12,2)->(15,2))                         0.120     1.795
| (CHANY:1174886 L1 length:0 (15,3)->(15,3))                        0.108     1.903
| (CHANX:736642 L4 length:3 (16,3)->(19,3))                         0.120     2.023
| (CHANY:1194205 L4 length:2 (19,3)->(19,1))                        0.120     2.143
| (CHANX:725351 L1 length:0 (19,1)->(19,1))                         0.108     2.251
| (IPIN:36340 side:TOP (19,1))                                      0.164     2.415
| (intra 'clb' routing)                                             0.208     2.623
$abc$1152$li02_li02.in[0] (.names at (19,1))                       -0.000     2.623
| (primitive '.names' combinational delay)                          0.070     2.693
$abc$1152$li02_li02.out[0] (.names at (19,1))                       0.000     2.693
| (intra 'clb' routing)                                             0.000     2.693
reg_A[2].D[0] (dffsre at (19,1))                                    0.000     2.693
data arrival time                                                             2.693

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[2].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.693
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.143


#Path 95
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : reg_A[0].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[0].inpad[0] (.input at (1,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:232 side:TOP (1,0))                                         0.000     1.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                           0.120     1.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                          0.120     1.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                           0.120     1.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                           0.120     1.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                          0.120     1.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                         0.120     1.819
| (CHANY:1174725 L4 length:2 (15,3)->(15,1))                        0.120     1.939
| (CHANX:725176 L4 length:3 (16,1)->(19,1))                         0.120     2.059
| (CHANX:725376 L1 length:0 (19,1)->(19,1))                         0.108     2.167
| (IPIN:36353 side:TOP (19,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li00_li00.in[0] (.names at (19,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.120     2.659
$abc$1152$li00_li00.out[0] (.names at (19,1))                       0.000     2.659
| (intra 'clb' routing)                                             0.000     2.659
reg_A[0].D[0] (dffsre at (19,1))                                    0.000     2.659
data arrival time                                                             2.659

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[0].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.659
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.177


#Path 96
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[24].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li62_li62.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.070     2.609
$abc$1152$li62_li62.out[0] (.names at (32,1))                       0.000     2.609
| (intra 'clb' routing)                                             0.000     2.609
z_out[24].D[0] (dffsre at (32,1))                                   0.000     2.609
data arrival time                                                             2.609

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[24].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.609
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.227


#Path 97
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[31].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li69_li69.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.070     2.609
$abc$1152$li69_li69.out[0] (.names at (32,1))                       0.000     2.609
| (intra 'clb' routing)                                             0.000     2.609
z_out[31].D[0] (dffsre at (32,1))                                   0.000     2.609
data arrival time                                                             2.609

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[31].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.609
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.227


#Path 98
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[19].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li57_li57.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.070     2.609
$abc$1152$li57_li57.out[0] (.names at (32,1))                       0.000     2.609
| (intra 'clb' routing)                                             0.000     2.609
z_out[19].D[0] (dffsre at (32,1))                                   0.000     2.609
data arrival time                                                             2.609

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[19].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.609
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.227


#Path 99
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[20].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li58_li58.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.070     2.609
$abc$1152$li58_li58.out[0] (.names at (32,1))                       0.000     2.609
| (intra 'clb' routing)                                             0.000     2.609
z_out[20].D[0] (dffsre at (32,1))                                   0.000     2.609
data arrival time                                                             2.609

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[20].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.609
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.227


#Path 100
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[32].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.099
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.219
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.339
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                         0.120     1.459
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                         0.120     1.579
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                         0.120     1.699
| (CHANX:720252 L4 length:3 (27,0)->(30,0))                         0.120     1.819
| (CHANX:720468 L4 length:3 (30,0)->(33,0))                         0.120     1.939
| (CHANY:1257300 L4 length:3 (32,1)->(32,4))                        0.120     2.059
| (CHANX:726297 L1 length:0 (32,1)->(32,1))                         0.108     2.167
| (IPIN:39581 side:TOP (32,1))                                      0.164     2.331
| (intra 'clb' routing)                                             0.208     2.539
$abc$1152$li70_li70.in[1] (.names at (32,1))                        0.000     2.539
| (primitive '.names' combinational delay)                          0.070     2.609
$abc$1152$li70_li70.out[0] (.names at (32,1))                       0.000     2.609
| (intra 'clb' routing)                                             0.000     2.609
z_out[32].D[0] (dffsre at (32,1))                                   0.000     2.609
data arrival time                                                             2.609

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing:global net)                                  0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[32].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.609
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.227


#End of timing report
