Analysis & Synthesis report for pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Wed Apr 20 16:03:26 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state
 11. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx
 12. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx
 13. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_msi
 14. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo
 15. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx
 16. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx
 17. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate
 18. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_msi
 19. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate
 20. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last
 21. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate
 22. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm
 23. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state
 24. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state
 25. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 26. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 27. State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 28. Registers Protected by Synthesis
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes
 35. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated
 36. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component
 37. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration
 38. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
 39. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
 40. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
 41. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
 42. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio
 43. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram|altsyncram_5js1:auto_generated
 44. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram
 45. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram
 46. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram
 47. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram
 48. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_0212:auto_generated
 49. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram
 50. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram
 51. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram
 52. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated
 53. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|altsyncram_2vd1:FIFOram
 54. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram
 55. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|altsyncram_0661:altsyncram4
 56. Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|cntr_o5h:cntr5
 57. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes
 58. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component
 59. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
 60. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram
 61. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
 63. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
 64. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
 65. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration
 66. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr
 67. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr
 68. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr
 69. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter
 70. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode
 71. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1
 72. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub10
 73. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub11
 74. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub2
 75. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6
 76. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr7
 77. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr8
 78. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9
 79. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr
 80. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr
 81. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:write_addr_cntr
 82. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:chl_addr_decode
 83. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:reconf_mode_dec
 84. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component
 85. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus
 86. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app
 87. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i
 88. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram
 89. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg
 90. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128
 91. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128
 92. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128
 93. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128
 94. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb
 95. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write
 96. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg
 97. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor
 98. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add
 99. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo
100. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128
101. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add
102. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast
103. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo
104. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram
105. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read
106. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg
107. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor
108. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add
109. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo
110. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128
111. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add
112. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast
113. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor
114. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor
115. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram
116. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo
117. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave
118. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf
119. Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo
120. Parameter Settings for Inferred Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0
121. altsyncram Parameter Settings by Entity Instance
122. altpll Parameter Settings by Entity Instance
123. scfifo Parameter Settings by Entity Instance
124. altshift_taps Parameter Settings by Entity Instance
125. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave"
126. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128"
127. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor"
128. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read"
129. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write"
130. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb"
131. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128"
132. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i"
133. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app"
134. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk"
135. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus"
136. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig"
137. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap"
138. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus"
139. Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core"
140. Port Connectivity Checks: "altpcierd_compliance_test:pcie_compliance_test_enable"
141. Elapsed Time Per Partition
142. Analysis & Synthesis Messages
143. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+-----------------------------------+------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Wed Apr 20 16:03:25 2011          ;
; Quartus II Version                ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                     ; pcie_hip_s4gx_gen2_x4_128_example_chaining_top ;
; Top-level Entity Name             ; pcie_hip_s4gx_gen2_x4_128_example_chaining_top ;
; Family                            ; Stratix IV                                     ;
; Logic utilization                 ; N/A                                            ;
;     Combinational ALUTs           ; 3,829                                          ;
;     Memory ALUTs                  ; 0                                              ;
;     Dedicated logic registers     ; 5,070                                          ;
; Total registers                   ; 5070                                           ;
; Total pins                        ; 29                                             ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 716,360                                        ;
; DSP block 18-bit elements         ; 0                                              ;
; Total GXB Receiver Channel PCS    ; 4                                              ;
; Total GXB Receiver Channel PMA    ; 4                                              ;
; Total GXB Transmitter Channel PCS ; 4                                              ;
; Total GXB Transmitter Channel PMA ; 4                                              ;
; Total PLLs                        ; 1                                              ;
; Total DLLs                        ; 0                                              ;
+-----------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                                                ;
+----------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+
; Option                                                                     ; Setting                                        ; Default Value                                  ;
+----------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+
; Device                                                                     ; EP4SGX360KF40C2                                ;                                                ;
; Top-level entity name                                                      ; pcie_hip_s4gx_gen2_x4_128_example_chaining_top ; pcie_hip_s4gx_gen2_x4_128_example_chaining_top ;
; Family name                                                                ; Stratix IV                                     ; Cyclone IV GX                                  ;
; Optimization Technique                                                     ; Speed                                          ; Balanced                                       ;
; Use smart compilation                                                      ; Off                                            ; Off                                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                             ; On                                             ;
; Enable compact report table                                                ; Off                                            ; Off                                            ;
; Restructure Multiplexers                                                   ; Auto                                           ; Auto                                           ;
; Create Debugging Nodes for IP Cores                                        ; Off                                            ; Off                                            ;
; Preserve fewer node names                                                  ; On                                             ; On                                             ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                                            ; Off                                            ;
; Verilog Version                                                            ; Verilog_2001                                   ; Verilog_2001                                   ;
; VHDL Version                                                               ; VHDL_1993                                      ; VHDL_1993                                      ;
; State Machine Processing                                                   ; Auto                                           ; Auto                                           ;
; Safe State Machine                                                         ; Off                                            ; Off                                            ;
; Extract Verilog State Machines                                             ; On                                             ; On                                             ;
; Extract VHDL State Machines                                                ; On                                             ; On                                             ;
; Ignore Verilog initial constructs                                          ; Off                                            ; Off                                            ;
; Iteration limit for constant Verilog loops                                 ; 5000                                           ; 5000                                           ;
; Iteration limit for non-constant Verilog loops                             ; 250                                            ; 250                                            ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                                             ; On                                             ;
; Parallel Synthesis                                                         ; On                                             ; On                                             ;
; DSP Block Balancing                                                        ; Auto                                           ; Auto                                           ;
; NOT Gate Push-Back                                                         ; On                                             ; On                                             ;
; Power-Up Don't Care                                                        ; On                                             ; On                                             ;
; Remove Redundant Logic Cells                                               ; Off                                            ; Off                                            ;
; Remove Duplicate Registers                                                 ; On                                             ; On                                             ;
; Ignore CARRY Buffers                                                       ; Off                                            ; Off                                            ;
; Ignore CASCADE Buffers                                                     ; Off                                            ; Off                                            ;
; Ignore GLOBAL Buffers                                                      ; Off                                            ; Off                                            ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                                            ; Off                                            ;
; Ignore LCELL Buffers                                                       ; Off                                            ; Off                                            ;
; Ignore SOFT Buffers                                                        ; On                                             ; On                                             ;
; Limit AHDL Integers to 32 Bits                                             ; Off                                            ; Off                                            ;
; Carry Chain Length                                                         ; 70                                             ; 70                                             ;
; Auto Carry Chains                                                          ; On                                             ; On                                             ;
; Auto Open-Drain Pins                                                       ; On                                             ; On                                             ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                                            ; Off                                            ;
; Auto ROM Replacement                                                       ; On                                             ; On                                             ;
; Auto RAM Replacement                                                       ; On                                             ; On                                             ;
; Auto DSP Block Replacement                                                 ; On                                             ; On                                             ;
; Auto Shift Register Replacement                                            ; Auto                                           ; Auto                                           ;
; Auto Clock Enable Replacement                                              ; On                                             ; On                                             ;
; Strict RAM Replacement                                                     ; Off                                            ; Off                                            ;
; Allow Synchronous Control Signals                                          ; On                                             ; On                                             ;
; Force Use of Synchronous Clear Signals                                     ; Off                                            ; Off                                            ;
; Auto RAM Block Balancing                                                   ; On                                             ; On                                             ;
; Auto RAM to Logic Cell Conversion                                          ; Off                                            ; Off                                            ;
; Auto Resource Sharing                                                      ; Off                                            ; Off                                            ;
; Allow Any RAM Size For Recognition                                         ; Off                                            ; Off                                            ;
; Allow Any ROM Size For Recognition                                         ; Off                                            ; Off                                            ;
; Allow Any Shift Register Size For Recognition                              ; Off                                            ; Off                                            ;
; Use LogicLock Constraints during Resource Balancing                        ; On                                             ; On                                             ;
; Ignore translate_off and synthesis_off directives                          ; Off                                            ; Off                                            ;
; Timing-Driven Synthesis                                                    ; On                                             ; On                                             ;
; Report Parameter Settings                                                  ; On                                             ; On                                             ;
; Report Source Assignments                                                  ; On                                             ; On                                             ;
; Report Connectivity Checks                                                 ; On                                             ; On                                             ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                                            ; Off                                            ;
; Synchronization Register Chain Length                                      ; 2                                              ; 2                                              ;
; PowerPlay Power Optimization                                               ; Normal compilation                             ; Normal compilation                             ;
; HDL message level                                                          ; Level2                                         ; Level2                                         ;
; Suppress Register Optimization Related Messages                            ; Off                                            ; Off                                            ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                                           ; 5000                                           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                                            ; 100                                            ;
; Clock MUX Protection                                                       ; On                                             ; On                                             ;
; Auto Gated Clock Conversion                                                ; Off                                            ; Off                                            ;
; Block Design Naming                                                        ; Auto                                           ; Auto                                           ;
; SDC constraint protection                                                  ; Off                                            ; Off                                            ;
; Synthesis Effort                                                           ; Auto                                           ; Auto                                           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                                             ; On                                             ;
; Analysis & Synthesis Message Level                                         ; Medium                                         ; Medium                                         ;
; Disable Register Merging Across Hierarchies                                ; Auto                                           ; Auto                                           ;
; Resource Aware Inference For Block RAM                                     ; On                                             ; On                                             ;
; Synthesis Seed                                                             ; 1                                              ; 1                                              ;
+----------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                         ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ../../pcie_hip_s4gx_gen2_x4_128.v                    ; yes             ; User Wizard-Generated File             ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128.v                                                                          ;
; ../../pcie_hip_s4gx_gen2_x4_128_core.v               ; yes             ; User Verilog HDL File                  ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_core.v                                                                     ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v     ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v     ;
; altpcierd_compliance_test.v                          ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_compliance_test.v                          ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b.v ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b.v ;
; pcie_hip_s4gx_gen2_x4_128_plus.v                     ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_plus.v                     ;
; pcie_hip_s4gx_gen2_x4_128_serdes.v                   ; yes             ; Auto-Found Wizard-Generated File       ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v                                                                   ;
; altpcie_rs_serdes.v                                  ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_rs_serdes.v                                                     ;
; altpcie_hip_pipen1b.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_hip_pipen1b.v                                                   ;
; pciexp_dcram.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/pciexp_dcram.v                                                          ;
; altsyncram.tdf                                       ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;
; db/altsyncram_j3l1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_j3l1.tdf                               ;
; db/decode_gpa.tdf                                    ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/decode_gpa.tdf                                    ;
; db/decode_95a.tdf                                    ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/decode_95a.tdf                                    ;
; db/mux_4nb.tdf                                       ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/mux_4nb.tdf                                       ;
; altpcie_reconfig_4sgx.v                              ; yes             ; Auto-Found Wizard-Generated File       ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_reconfig_4sgx.v                                                 ;
; alt_cal.v                                            ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v                                                                                                           ;
; lpm_mux.tdf                                          ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                         ;
; db/mux_foc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/mux_foc.tdf                                       ;
; lpm_compare.tdf                                      ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                                     ;
; db/cmpr_b0e.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_b0e.tdf                                      ;
; db/cmpr_n3e.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_n3e.tdf                                      ;
; db/cmpr_1md.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_1md.tdf                                      ;
; lpm_counter.tdf                                      ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                     ;
; db/cntr_52h.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_52h.tdf                                      ;
; lpm_decode.tdf                                       ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                      ;
; db/decode_b8f.tdf                                    ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/decode_b8f.tdf                                    ;
; lpm_add_sub.tdf                                      ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                     ;
; db/add_sub_kgb.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/add_sub_kgb.tdf                                   ;
; db/cmpr_2md.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_2md.tdf                                      ;
; db/cmpr_55d.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_55d.tdf                                      ;
; db/cntr_lbj.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_lbj.tdf                                      ;
; db/cntr_6ci.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_6ci.tdf                                      ;
; db/cmpr_mdc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_mdc.tdf                                      ;
; pcie_hip_s4gx_gen2_x4_128_rs_hip.v                   ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_rs_hip.v                   ;
; altpcierd_reconfig_clk_pll.v                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_reconfig_clk_pll.v                         ;
; altpll.tdf                                           ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                          ;
; db/altpcierd_reconfig_clk_pll_altpll.v               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v               ;
; altpcierd_tl_cfg_sample.v                            ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_tl_cfg_sample.v                            ;
; altpcierd_cplerr_lmi.v                               ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_cplerr_lmi.v                               ;
; altpcierd_example_app_chaining.v                     ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_example_app_chaining.v                     ;
; altpcierd_cpld_rx_buffer.v                           ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_cpld_rx_buffer.v                           ;
; db/altsyncram_5js1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_5js1.tdf                               ;
; altpcierd_cdma_ast_msi.v                             ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_cdma_ast_msi.v                             ;
; altpcierd_cdma_ast_tx_128.v                          ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_cdma_ast_tx_128.v                          ;
; scfifo.tdf                                           ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                          ;
; db/scfifo_tl61.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_tl61.tdf                                   ;
; db/a_dpfifo_mq31.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_mq31.tdf                                 ;
; db/altsyncram_uud1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_uud1.tdf                               ;
; db/cmpr_gp8.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_gp8.tdf                                      ;
; db/cntr_r6b.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_r6b.tdf                                      ;
; db/cntr_877.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_877.tdf                                      ;
; db/cntr_s6b.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_s6b.tdf                                      ;
; altpcierd_cdma_ast_rx_128.v                          ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_cdma_ast_rx_128.v                          ;
; db/scfifo_g741.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_g741.tdf                                   ;
; db/a_dpfifo_3v31.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_3v31.tdf                                 ;
; db/altsyncram_o7e1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_o7e1.tdf                               ;
; db/cmpr_rq8.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_rq8.tdf                                      ;
; db/cntr_v6b.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_v6b.tdf                                      ;
; db/cntr_j87.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_j87.tdf                                      ;
; db/cntr_78b.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf                                      ;
; altpcierd_cdma_app_icm.v                             ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_cdma_app_icm.v                             ;
; altpcierd_dma_dt.v                                   ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_dma_dt.v                                   ;
; altpcierd_dma_prg_reg.v                              ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_dma_prg_reg.v                              ;
; altpcierd_dma_descriptor.v                           ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_dma_descriptor.v                           ;
; db/add_sub_dog.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/add_sub_dog.tdf                                   ;
; db/scfifo_3441.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_3441.tdf                                   ;
; db/a_dpfifo_mr31.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_mr31.tdf                                 ;
; db/altsyncram_sud1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf                               ;
; altpcierd_write_dma_requester_128.v                  ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_write_dma_requester_128.v                  ;
; db/add_sub_1sg.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/add_sub_1sg.tdf                                   ;
; db/scfifo_u941.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_u941.tdf                                   ;
; db/a_dpfifo_h141.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_h141.tdf                                 ;
; db/altsyncram_qud1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf                               ;
; db/cmpr_fp8.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_fp8.tdf                                      ;
; db/cntr_q6b.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_q6b.tdf                                      ;
; db/cntr_777.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_777.tdf                                      ;
; db/altsyncram_0212.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_0212.tdf                               ;
; altpcierd_read_dma_requester_128.v                   ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_read_dma_requester_128.v                   ;
; db/scfifo_ie31.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_ie31.tdf                                   ;
; db/a_dpfifo_5631.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_5631.tdf                                 ;
; db/altsyncram_eod1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf                               ;
; db/altsyncram_g8t1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_g8t1.tdf                               ;
; db/scfifo_6441.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_6441.tdf                                   ;
; db/a_dpfifo_pr31.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_pr31.tdf                                 ;
; db/altsyncram_2vd1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_2vd1.tdf                               ;
; altpcierd_rc_slave.v                                 ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_rc_slave.v                                 ;
; altpcierd_rxtx_downstream_intf.v                     ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_rxtx_downstream_intf.v                     ;
; db/scfifo_5e61.tdf                                   ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/scfifo_5e61.tdf                                   ;
; db/a_dpfifo_m141.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/a_dpfifo_m141.tdf                                 ;
; db/altsyncram_tud1.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf                               ;
; db/cmpr_ep8.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cmpr_ep8.tdf                                      ;
; db/cntr_rkb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_rkb.tdf                                      ;
; db/cntr_8l7.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_8l7.tdf                                      ;
; db/cntr_skb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_skb.tdf                                      ;
; altpcierd_reg_access.v                               ; yes             ; Auto-Found Verilog HDL File            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_reg_access.v                               ;
; altshift_taps.tdf                                    ; yes             ; Megafunction                           ; /opt/altera/10.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                   ;
; db/shift_taps_kns.tdf                                ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/shift_taps_kns.tdf                                ;
; db/altsyncram_0661.tdf                               ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_0661.tdf                               ;
; db/cntr_4mf.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_4mf.tdf                                      ;
; db/cntr_o5h.tdf                                      ; yes             ; Auto-Generated Megafunction            ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_o5h.tdf                                      ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                                                                 ;
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                                                                                                                                                       ;
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 3829                                                                                                                                                                                                                        ;
;     -- Combinational ALUTs                    ; 3829                                                                                                                                                                                                                        ;
;     -- Memory ALUTs                           ; 0                                                                                                                                                                                                                           ;
;     -- LUT_REGs                               ; 0                                                                                                                                                                                                                           ;
; Dedicated logic registers                     ; 5070                                                                                                                                                                                                                        ;
;                                               ;                                                                                                                                                                                                                             ;
; Estimated ALUTs Unavailable                   ; 83                                                                                                                                                                                                                          ;
;     -- Due to unpartnered combinational logic ; 83                                                                                                                                                                                                                          ;
;     -- Due to Memory ALUTs                    ; 0                                                                                                                                                                                                                           ;
;                                               ;                                                                                                                                                                                                                             ;
; Total combinational functions                 ; 3829                                                                                                                                                                                                                        ;
; Combinational ALUT usage by number of inputs  ;                                                                                                                                                                                                                             ;
;     -- 7 input functions                      ; 83                                                                                                                                                                                                                          ;
;     -- 6 input functions                      ; 571                                                                                                                                                                                                                         ;
;     -- 5 input functions                      ; 706                                                                                                                                                                                                                         ;
;     -- 4 input functions                      ; 448                                                                                                                                                                                                                         ;
;     -- <=3 input functions                    ; 2021                                                                                                                                                                                                                        ;
;                                               ;                                                                                                                                                                                                                             ;
; Combinational ALUTs by mode                   ;                                                                                                                                                                                                                             ;
;     -- normal mode                            ; 2431                                                                                                                                                                                                                        ;
;     -- extended LUT mode                      ; 83                                                                                                                                                                                                                          ;
;     -- arithmetic mode                        ; 1245                                                                                                                                                                                                                        ;
;     -- shared arithmetic mode                 ; 70                                                                                                                                                                                                                          ;
;                                               ;                                                                                                                                                                                                                             ;
; Estimated ALUT/register pairs used            ; 6072                                                                                                                                                                                                                        ;
;                                               ;                                                                                                                                                                                                                             ;
; Total registers                               ; 5070                                                                                                                                                                                                                        ;
;     -- Dedicated logic registers              ; 5070                                                                                                                                                                                                                        ;
;     -- I/O registers                          ; 0                                                                                                                                                                                                                           ;
;     -- LUT_REGs                               ; 0                                                                                                                                                                                                                           ;
;                                               ;                                                                                                                                                                                                                             ;
; Estimated ALMs:  partially or completely used ; 3,036                                                                                                                                                                                                                       ;
;                                               ;                                                                                                                                                                                                                             ;
; I/O pins                                      ; 29                                                                                                                                                                                                                          ;
; Total MLAB memory bits                        ; 0                                                                                                                                                                                                                           ;
; Total block memory bits                       ; 716360                                                                                                                                                                                                                      ;
; Total PLLs                                    ; 6                                                                                                                                                                                                                           ;
;     -- PLLs                                   ; 1                                                                                                                                                                                                                           ;
;     -- GXB PLLs                               ; 5                                                                                                                                                                                                                           ;
;                                               ;                                                                                                                                                                                                                             ;
; Maximum fan-out node                          ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout ;
; Maximum fan-out                               ; 5804                                                                                                                                                                                                                        ;
; Total fan-out                                 ; 49426                                                                                                                                                                                                                       ;
; Average fan-out                               ; 4.93                                                                                                                                                                                                                        ;
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top                                                                        ; 3829 (32)         ; 5070 (35)    ; 716360            ; 0            ; 0       ; 0         ; 0         ; 0         ; 29   ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top                                                                                                                                                                                                                                                                                                                                ;              ;
;    |altpcierd_compliance_test:pcie_compliance_test_enable|                                                             ; 42 (42)           ; 24 (24)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable                                                                                                                                                                                                                                                                          ;              ;
;    |pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|                                                           ; 3755 (0)          ; 5011 (0)     ; 716360            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core                                                                                                                                                                                                                                                                        ;              ;
;       |altpcierd_cplerr_lmi:lmi_blk|                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk                                                                                                                                                                                                                                           ;              ;
;       |altpcierd_example_app_chaining:app|                                                                             ; 3075 (11)         ; 4525 (320)   ; 716360            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app                                                                                                                                                                                                                                     ;              ;
;          |altpcierd_cdma_app_icm:chaining_dma_arb|                                                                     ; 2196 (226)        ; 3099 (534)   ; 550920            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb                                                                                                                                                                                             ;              ;
;             |altpcierd_dma_dt:dma_read|                                                                                ; 956 (0)           ; 1100 (0)     ; 15552             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read                                                                                                                                                                   ;              ;
;                |altpcierd_dma_descriptor:descriptor|                                                                   ; 225 (189)         ; 190 (162)    ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor                                                                                                                               ;              ;
;                   |scfifo:dt_scfifo|                                                                                   ; 36 (0)            ; 28 (0)       ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                                                                              ;              ;
;                      |scfifo_3441:auto_generated|                                                                      ; 36 (0)            ; 28 (0)       ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated                                                                                   ;              ;
;                         |a_dpfifo_mr31:dpfifo|                                                                         ; 36 (16)           ; 28 (11)      ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo                                                              ;              ;
;                            |altsyncram_sud1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram                                      ;              ;
;                            |cntr_877:usedw_counter|                                                                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_877:usedw_counter                                       ;              ;
;                            |cntr_r6b:rd_ptr_msb|                                                                       ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_r6b:rd_ptr_msb                                          ;              ;
;                            |cntr_s6b:wr_ptr|                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_s6b:wr_ptr                                              ;              ;
;                |altpcierd_dma_prg_reg:dma_prg|                                                                         ; 54 (54)           ; 237 (237)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg                                                                                                                                     ;              ;
;                |altpcierd_read_dma_requester_128:read_requester_128|                                                   ; 677 (576)         ; 673 (597)    ; 11456             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128                                                                                                               ;              ;
;                   |altsyncram:tag_dpram|                                                                               ; 0 (0)             ; 0 (0)        ; 768               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram                                                                                          ;              ;
;                      |altsyncram_g8t1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 768               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated                                                           ;              ;
;                   |scfifo:rx_data_fifo|                                                                                ; 37 (0)            ; 28 (0)       ; 10368             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo                                                                                           ;              ;
;                      |scfifo_6441:auto_generated|                                                                      ; 37 (0)            ; 28 (0)       ; 10368             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated                                                                ;              ;
;                         |a_dpfifo_pr31:dpfifo|                                                                         ; 37 (17)           ; 28 (11)      ; 10368             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo                                           ;              ;
;                            |altsyncram_2vd1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 10368             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|altsyncram_2vd1:FIFOram                   ;              ;
;                            |cntr_877:usedw_counter|                                                                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cntr_877:usedw_counter                    ;              ;
;                            |cntr_r6b:rd_ptr_msb|                                                                       ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cntr_r6b:rd_ptr_msb                       ;              ;
;                            |cntr_s6b:wr_ptr|                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cntr_s6b:wr_ptr                           ;              ;
;                   |scfifo:tag_scfifo_first_descriptor|                                                                 ; 32 (0)            ; 24 (0)       ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor                                                                            ;              ;
;                      |scfifo_ie31:auto_generated|                                                                      ; 32 (0)            ; 24 (0)       ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated                                                 ;              ;
;                         |a_dpfifo_5631:dpfifo|                                                                         ; 32 (15)           ; 24 (10)      ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo                            ;              ;
;                            |altsyncram_eod1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram    ;              ;
;                            |cntr_777:usedw_counter|                                                                    ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_777:usedw_counter     ;              ;
;                            |cntr_q6b:rd_ptr_msb|                                                                       ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_q6b:rd_ptr_msb        ;              ;
;                            |cntr_r6b:wr_ptr|                                                                           ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_r6b:wr_ptr            ;              ;
;                   |scfifo:tag_scfifo_second_descriptor|                                                                ; 32 (0)            ; 24 (0)       ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor                                                                           ;              ;
;                      |scfifo_ie31:auto_generated|                                                                      ; 32 (0)            ; 24 (0)       ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated                                                ;              ;
;                         |a_dpfifo_5631:dpfifo|                                                                         ; 32 (15)           ; 24 (10)      ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo                           ;              ;
;                            |altsyncram_eod1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 160               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram   ;              ;
;                            |cntr_777:usedw_counter|                                                                    ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_777:usedw_counter    ;              ;
;                            |cntr_q6b:rd_ptr_msb|                                                                       ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_q6b:rd_ptr_msb       ;              ;
;                            |cntr_r6b:wr_ptr|                                                                           ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_r6b:wr_ptr           ;              ;
;             |altpcierd_dma_dt:dma_write|                                                                               ; 700 (2)           ; 764 (0)      ; 8896              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write                                                                                                                                                                  ;              ;
;                |altpcierd_dma_descriptor:descriptor|                                                                   ; 232 (196)         ; 188 (160)    ; 4800              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor                                                                                                                              ;              ;
;                   |scfifo:dt_scfifo|                                                                                   ; 36 (0)            ; 28 (0)       ; 4800              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                                                                             ;              ;
;                      |scfifo_3441:auto_generated|                                                                      ; 36 (0)            ; 28 (0)       ; 4800              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated                                                                                  ;              ;
;                         |a_dpfifo_mr31:dpfifo|                                                                         ; 36 (16)           ; 28 (11)      ; 4800              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo                                                             ;              ;
;                            |altsyncram_sud1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 4800              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram                                     ;              ;
;                            |cntr_877:usedw_counter|                                                                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_877:usedw_counter                                      ;              ;
;                            |cntr_r6b:rd_ptr_msb|                                                                       ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_r6b:rd_ptr_msb                                         ;              ;
;                            |cntr_s6b:wr_ptr|                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_s6b:wr_ptr                                             ;              ;
;                |altpcierd_dma_prg_reg:dma_prg|                                                                         ; 58 (58)           ; 237 (237)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg                                                                                                                                    ;              ;
;                |altpcierd_write_dma_requester_128:write_requester_128|                                                 ; 408 (373)         ; 339 (315)    ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128                                                                                                            ;              ;
;                   |scfifo:write_scfifo|                                                                                ; 35 (0)            ; 24 (0)       ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo                                                                                        ;              ;
;                      |scfifo_u941:auto_generated|                                                                      ; 35 (0)            ; 24 (0)       ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated                                                             ;              ;
;                         |a_dpfifo_h141:dpfifo|                                                                         ; 35 (18)           ; 24 (10)      ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo                                        ;              ;
;                            |altsyncram_qud1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram                ;              ;
;                            |cntr_777:usedw_counter|                                                                    ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_777:usedw_counter                 ;              ;
;                            |cntr_q6b:rd_ptr_msb|                                                                       ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_q6b:rd_ptr_msb                    ;              ;
;                            |cntr_r6b:wr_ptr|                                                                           ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_r6b:wr_ptr                        ;              ;
;             |altpcierd_rc_slave:altpcierd_rc_slave|                                                                    ; 314 (0)           ; 701 (0)      ; 2184              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave                                                                                                                                                       ;              ;
;                |altpcierd_reg_access:altpcierd_reg_access|                                                             ; 71 (71)           ; 207 (207)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access                                                                                                             ;              ;
;                |altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|                                                ; 243 (208)         ; 494 (467)    ; 2184              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf                                                                                                ;              ;
;                   |altshift_taps:reg_wr_addr_rtl_0|                                                                    ; 11 (0)            ; 7 (0)        ; 136               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0                                                                ;              ;
;                      |shift_taps_kns:auto_generated|                                                                   ; 11 (5)            ; 7 (3)        ; 136               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated                                  ;              ;
;                         |altsyncram_0661:altsyncram4|                                                                  ; 0 (0)             ; 0 (0)        ; 136               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|altsyncram_0661:altsyncram4      ;              ;
;                         |cntr_4mf:cntr1|                                                                               ; 2 (2)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|cntr_4mf:cntr1                   ;              ;
;                         |cntr_o5h:cntr5|                                                                               ; 4 (4)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|cntr_o5h:cntr5                   ;              ;
;                   |scfifo:tx_data_fifo|                                                                                ; 24 (0)            ; 20 (0)       ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo                                                                            ;              ;
;                      |scfifo_5e61:auto_generated|                                                                      ; 24 (2)            ; 20 (1)       ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated                                                 ;              ;
;                         |a_dpfifo_m141:dpfifo|                                                                         ; 22 (11)           ; 19 (8)       ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo                            ;              ;
;                            |altsyncram_tud1:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram    ;              ;
;                            |cntr_8l7:usedw_counter|                                                                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_8l7:usedw_counter     ;              ;
;                            |cntr_rkb:rd_ptr_msb|                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_rkb:rd_ptr_msb        ;              ;
;                            |cntr_skb:wr_ptr|                                                                           ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_skb:wr_ptr            ;              ;
;             |altsyncram:ep_dpram|                                                                                      ; 0 (0)             ; 0 (0)        ; 524288            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram                                                                                                                                                                         ;              ;
;                |altsyncram_0212:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 524288            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_0212:auto_generated                                                                                                                                          ;              ;
;          |altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|                                            ; 370 (310)         ; 479 (436)    ; 156672            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128                                                                                                                                                                    ;              ;
;             |scfifo:rx_data_fifo_128|                                                                                  ; 60 (0)            ; 43 (0)       ; 156672            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128                                                                                                                                            ;              ;
;                |scfifo_g741:auto_generated|                                                                            ; 60 (0)            ; 43 (0)       ; 156672            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated                                                                                                                 ;              ;
;                   |a_dpfifo_3v31:dpfifo|                                                                               ; 60 (28)           ; 43 (14)      ; 156672            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo                                                                                            ;              ;
;                      |altsyncram_o7e1:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 156672            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram                                                                    ;              ;
;                      |cntr_78b:wr_ptr|                                                                                 ; 11 (11)           ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr                                                                            ;              ;
;                      |cntr_j87:usedw_counter|                                                                          ; 11 (11)           ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_j87:usedw_counter                                                                     ;              ;
;                      |cntr_v6b:rd_ptr_msb|                                                                             ; 10 (10)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_v6b:rd_ptr_msb                                                                        ;              ;
;          |altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|                                            ; 351 (310)         ; 459 (431)    ; 8448              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128                                                                                                                                                                    ;              ;
;             |scfifo:tx_data_fifo_128|                                                                                  ; 41 (0)            ; 28 (0)       ; 8448              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128                                                                                                                                            ;              ;
;                |scfifo_tl61:auto_generated|                                                                            ; 41 (2)            ; 28 (1)       ; 8448              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated                                                                                                                 ;              ;
;                   |a_dpfifo_mq31:dpfifo|                                                                               ; 39 (19)           ; 27 (10)      ; 8448              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo                                                                                            ;              ;
;                      |altsyncram_uud1:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 8448              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram                                                                    ;              ;
;                      |cntr_877:usedw_counter|                                                                          ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_877:usedw_counter                                                                     ;              ;
;                      |cntr_r6b:rd_ptr_msb|                                                                             ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_r6b:rd_ptr_msb                                                                        ;              ;
;                      |cntr_s6b:wr_ptr|                                                                                 ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_s6b:wr_ptr                                                                            ;              ;
;          |altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|                                                         ; 147 (147)         ; 168 (168)    ; 320               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i                                                                                                                                                                                 ;              ;
;             |altsyncram:rx_buffer_cpl_tagram|                                                                          ; 0 (0)             ; 0 (0)        ; 320               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram                                                                                                                                                 ;              ;
;                |altsyncram_5js1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 320               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram|altsyncram_5js1:auto_generated                                                                                                                  ;              ;
;       |altpcierd_reconfig_clk_pll:reconfig_pll|                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll                                                                                                                                                                                                                                ;              ;
;          |altpll:altpll_component|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component                                                                                                                                                                                                        ;              ;
;             |altpcierd_reconfig_clk_pll_altpll:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated                                                                                                                                                       ;              ;
;       |altpcierd_tl_cfg_sample:cfgbus|                                                                                 ; 7 (7)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus                                                                                                                                                                                                                                         ;              ;
;       |pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|                                                                         ; 673 (1)           ; 453 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus                                                                                                                                                                                                                                 ;              ;
;          |altpcie_reconfig_4sgx:reconfig|                                                                              ; 487 (0)           ; 311 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig                                                                                                                                                                                                  ;              ;
;             |altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|        ; 487 (33)          ; 311 (12)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component                                                                                                ;              ;
;                |alt_cal:calibration|                                                                                   ; 421 (401)         ; 191 (179)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration                                                                            ;              ;
;                   |alt_cal_edge_detect:pd0_det|                                                                        ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det                                                ;              ;
;                   |alt_cal_edge_detect:pd180_det|                                                                      ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det                                              ;              ;
;                   |alt_cal_edge_detect:pd270_det|                                                                      ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det                                              ;              ;
;                   |alt_cal_edge_detect:pd90_det|                                                                       ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det                                               ;              ;
;                   |lpm_mux:alt_cal_mux_gen.testbus_mux|                                                                ; 16 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux                                        ;              ;
;                      |mux_foc:auto_generated|                                                                          ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated                 ;              ;
;                |altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|                                                             ; 32 (23)           ; 108 (102)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio                                                      ;              ;
;                   |lpm_compare:pre_amble_cmpr|                                                                         ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr                           ;              ;
;                      |cmpr_b0e:auto_generated|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated   ;              ;
;                   |lpm_counter:state_mc_counter|                                                                       ; 6 (0)             ; 6 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter                         ;              ;
;                      |cntr_52h:auto_generated|                                                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated ;              ;
;                   |lpm_decode:state_mc_decode|                                                                         ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode                           ;              ;
;                      |decode_b8f:auto_generated|                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode|decode_b8f:auto_generated ;              ;
;                |altpcie_reconfig_4sgx_mux_46a:dprioout_mux|                                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_mux_46a:dprioout_mux                                                     ;              ;
;          |pcie_hip_s4gx_gen2_x4_128:epmap|                                                                             ; 164 (0)           ; 116 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap                                                                                                                                                                                                 ;              ;
;             |altpcie_rs_serdes:rs_serdes|                                                                              ; 156 (156)         ; 107 (107)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes                                                                                                                                                                     ;              ;
;             |pcie_hip_s4gx_gen2_x4_128_core:wrapper|                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper                                                                                                                                                          ;              ;
;                |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                             ;              ;
;             |pcie_hip_s4gx_gen2_x4_128_serdes:serdes|                                                                  ; 8 (0)             ; 9 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes                                                                                                                                                         ;              ;
;                |pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component| ; 8 (8)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component                                                   ;              ;
;          |pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|                                                                     ; 21 (21)           ; 26 (26)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip                                                                                                                                                                                         ;              ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 141          ; 64           ; 141          ; 9024   ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 32           ; 26           ; 32           ; 26           ; 832    ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|altsyncram_2vd1:FIFOram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 162          ; 64           ; 162          ; 10368  ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160    ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160    ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 64           ; 141          ; 64           ; 141          ; 9024   ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|altsyncram_0661:altsyncram4|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 4            ; 34           ; 4            ; 34           ; 136    ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16           ; 128          ; 16           ; 128          ; 2048   ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_0212:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; True Dual Port   ; 4096         ; 128          ; 4096         ; 128          ; 524288 ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 156          ; 1024         ; 156          ; 159744 ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 64           ; 133          ; 64           ; 133          ; 8512   ; None ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram|altsyncram_5js1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; True Dual Port   ; 32           ; 10           ; 32           ; 10           ; 320    ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                    ; IP Include File                                                                                                                              ;
+--------+----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL                           ; N/A     ; N/A          ; N/A          ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll                                                                                                                    ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_reconfig_clk_pll.v ;
; Altera ; ALTGX_RECONFIG                   ; N/A     ; N/A          ; N/A          ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig                                                                                      ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_reconfig_4sgx.v                         ;
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap                                                                                     ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128.v                                                  ;
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper                                              ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_core.v                                             ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; Dec 2010     ; Licensed     ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_hip_pipen1b.v                           ;
; Altera ; ALTGX                            ; N/A     ; N/A          ; N/A          ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes                                             ; /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v                                           ;
+--------+----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state                                    ;
+------------------------------------+-----------------------------------+--------------------------------+------------------------------------+----------------------------+---------------------------------+
; Name                               ; msi_req_state.MSI_WAIT_CORE_EMPTY ; msi_req_state.MSI_WAIT_LATENCY ; msi_req_state.MSI_WAIT_LOCAL_EMPTY ; msi_req_state.MSI_MON_IDLE ; msi_req_state.MSI_WAIT_CORE_ACK ;
+------------------------------------+-----------------------------------+--------------------------------+------------------------------------+----------------------------+---------------------------------+
; msi_req_state.MSI_MON_IDLE         ; 0                                 ; 0                              ; 0                                  ; 0                          ; 0                               ;
; msi_req_state.MSI_WAIT_LOCAL_EMPTY ; 0                                 ; 0                              ; 1                                  ; 1                          ; 0                               ;
; msi_req_state.MSI_WAIT_LATENCY     ; 0                                 ; 1                              ; 0                                  ; 1                          ; 0                               ;
; msi_req_state.MSI_WAIT_CORE_EMPTY  ; 1                                 ; 0                              ; 0                                  ; 1                          ; 0                               ;
; msi_req_state.MSI_WAIT_CORE_ACK    ; 0                                 ; 0                              ; 0                                  ; 1                          ; 1                               ;
+------------------------------------+-----------------------------------+--------------------------------+------------------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx ;
+-------------------------------+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; cstate_tx.TX_SEND_DV_WAIT_ACK ; cstate_tx.TX_IDLE ; cstate_tx.TX_DV_PAYLD                                                                                                                                                                                                 ;
+-------------------------------+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cstate_tx.TX_IDLE             ; 0                             ; 0                 ; 0                                                                                                                                                                                                                     ;
; cstate_tx.TX_SEND_DV_WAIT_ACK ; 1                             ; 1                 ; 0                                                                                                                                                                                                                     ;
; cstate_tx.TX_DV_PAYLD         ; 0                             ; 1                 ; 1                                                                                                                                                                                                                     ;
+-------------------------------+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx ;
+---------------------------+---------------------------+------------------------+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; cstate_rx.RX_WAIT_END_CPL ; cstate_rx.RX_START_CPL ; cstate_rx.RX_DESC2_ACK ; cstate_rx.RX_IDLE ; cstate_rx.RX_DV_PAYLD                                                                                                                                                       ;
+---------------------------+---------------------------+------------------------+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cstate_rx.RX_IDLE         ; 0                         ; 0                      ; 0                      ; 0                 ; 0                                                                                                                                                                           ;
; cstate_rx.RX_DESC2_ACK    ; 0                         ; 0                      ; 1                      ; 1                 ; 0                                                                                                                                                                           ;
; cstate_rx.RX_START_CPL    ; 0                         ; 1                      ; 0                      ; 1                 ; 0                                                                                                                                                                           ;
; cstate_rx.RX_WAIT_END_CPL ; 1                         ; 0                      ; 0                      ; 1                 ; 0                                                                                                                                                                           ;
; cstate_rx.RX_DV_PAYLD     ; 0                         ; 0                      ; 0                      ; 1                 ; 1                                                                                                                                                                           ;
+---------------------------+---------------------------+------------------------+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_msi ;
+------------------------+---------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; cstate_msi.IDLE_MSI ; cstate_msi.MWR_REQ_MSI ; cstate_msi.START_MSI                                                                                                                                                                                                ;
+------------------------+---------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cstate_msi.IDLE_MSI    ; 0                   ; 0                      ; 0                                                                                                                                                                                                                   ;
; cstate_msi.START_MSI   ; 1                   ; 0                      ; 1                                                                                                                                                                                                                   ;
; cstate_msi.MWR_REQ_MSI ; 1                   ; 1                      ; 0                                                                                                                                                                                                                   ;
+------------------------+---------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo                                                ;
+---------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------------------------------------+
; Name                                              ; cstate_rx_data_fifo.SM_RX_DATA_FIFO_TAGRAM_UPD ; cstate_rx_data_fifo.SM_RX_DATA_FIFO_SINGLE_QWORD ; cstate_rx_data_fifo.SM_RX_DATA_FIFO_RREQ ; cstate_rx_data_fifo.SM_RX_DATA_FIFO_READ_TAGRAM_2 ; cstate_rx_data_fifo.SM_RX_DATA_FIFO_READ_TAGRAM_1 ; cstate_rx_data_fifo.SM_RX_DATA_FIFO_IDLE ;
+---------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------------------------------------+
; cstate_rx_data_fifo.SM_RX_DATA_FIFO_IDLE          ; 0                                              ; 0                                                ; 0                                        ; 0                                                 ; 0                                                 ; 0                                        ;
; cstate_rx_data_fifo.SM_RX_DATA_FIFO_READ_TAGRAM_1 ; 0                                              ; 0                                                ; 0                                        ; 0                                                 ; 1                                                 ; 1                                        ;
; cstate_rx_data_fifo.SM_RX_DATA_FIFO_READ_TAGRAM_2 ; 0                                              ; 0                                                ; 0                                        ; 1                                                 ; 0                                                 ; 1                                        ;
; cstate_rx_data_fifo.SM_RX_DATA_FIFO_RREQ          ; 0                                              ; 0                                                ; 1                                        ; 0                                                 ; 0                                                 ; 1                                        ;
; cstate_rx_data_fifo.SM_RX_DATA_FIFO_SINGLE_QWORD  ; 0                                              ; 1                                                ; 0                                        ; 0                                                 ; 0                                                 ; 1                                        ;
; cstate_rx_data_fifo.SM_RX_DATA_FIFO_TAGRAM_UPD    ; 1                                              ; 0                                                ; 0                                        ; 0                                                 ; 0                                                 ; 1                                        ;
+---------------------------------------------------+------------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx ;
+---------------------+-------------------+--------------------+--------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; cstate_rx.CPLD_DV ; cstate_rx.CPLD_ACK ; cstate_rx.CPLD_REQ ; cstate_rx.CPLD_IDLE ; cstate_rx.CPLD_LAST                                                                                                                                                              ;
+---------------------+-------------------+--------------------+--------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cstate_rx.CPLD_IDLE ; 0                 ; 0                  ; 0                  ; 0                   ; 0                                                                                                                                                                                ;
; cstate_rx.CPLD_REQ  ; 0                 ; 0                  ; 1                  ; 1                   ; 0                                                                                                                                                                                ;
; cstate_rx.CPLD_ACK  ; 0                 ; 1                  ; 0                  ; 1                   ; 0                                                                                                                                                                                ;
; cstate_rx.CPLD_DV   ; 1                 ; 0                  ; 0                  ; 1                   ; 0                                                                                                                                                                                ;
; cstate_rx.CPLD_LAST ; 0                 ; 0                  ; 0                  ; 1                   ; 1                                                                                                                                                                                ;
+---------------------+-------------------+--------------------+--------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx                                                              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+----------------+-------------------+-------------------+-------------------+--------------------+---------------------+------------------------+--------------------------+--------------------------+-------------------+
; Name                      ; cstate_tx.MWR_ACK_UPD_DT ; cstate_tx.MWR_REQ_UPD_DT ; cstate_tx.START_TX_UPD_DT ; cstate_tx.DONE ; cstate_tx.CPLD ; cstate_tx.GET_TAG ; cstate_tx.MRD_ACK ; cstate_tx.MRD_REQ ; cstate_tx.START_TX ; cstate_tx.TX_LENGTH ; cstate_tx.MAX_RREQ_UPD ; cstate_tx.DT_FIFO_RD_QW1 ; cstate_tx.DT_FIFO_RD_QW0 ; cstate_tx.DT_FIFO ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+----------------+-------------------+-------------------+-------------------+--------------------+---------------------+------------------------+--------------------------+--------------------------+-------------------+
; cstate_tx.DT_FIFO         ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 0                 ;
; cstate_tx.DT_FIFO_RD_QW0  ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 1                        ; 1                 ;
; cstate_tx.DT_FIFO_RD_QW1  ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 1                        ; 0                        ; 1                 ;
; cstate_tx.MAX_RREQ_UPD    ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 1                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.TX_LENGTH       ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 1                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.START_TX        ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 1                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.MRD_REQ         ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 1                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.MRD_ACK         ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 1                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.GET_TAG         ; 0                        ; 0                        ; 0                         ; 0              ; 0              ; 1                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.CPLD            ; 0                        ; 0                        ; 0                         ; 0              ; 1              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.DONE            ; 0                        ; 0                        ; 0                         ; 1              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.START_TX_UPD_DT ; 0                        ; 0                        ; 1                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.MWR_REQ_UPD_DT  ; 0                        ; 1                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
; cstate_tx.MWR_ACK_UPD_DT  ; 1                        ; 0                        ; 0                         ; 0              ; 0              ; 0                 ; 0                 ; 0                 ; 0                  ; 0                   ; 0                      ; 0                        ; 0                        ; 1                 ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+----------------+-------------------+-------------------+-------------------+--------------------+---------------------+------------------------+--------------------------+--------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate ;
+------------------------+----------------+------------------+-----------------+----------------------+-------------------+-------------------+-----------------+--------------------+------------------+------------------------+----------------------------------------+
; Name                   ; cstate.DONE_ST ; cstate.CPLD_DATA ; cstate.CPLD_ACK ; cstate.WAIT_FOR_CPLD ; cstate.MRD_TX_ACK ; cstate.MRD_TX_REQ ; cstate.START_TX ; cstate.IS_TX_READY ; cstate.TX_LENGTH ; cstate.IDLE_NEW_RCLAST ; cstate.IDLE_ST                         ;
+------------------------+----------------+------------------+-----------------+----------------------+-------------------+-------------------+-----------------+--------------------+------------------+------------------------+----------------------------------------+
; cstate.IDLE_ST         ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 0                                      ;
; cstate.IDLE_NEW_RCLAST ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 1                      ; 1                                      ;
; cstate.TX_LENGTH       ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 1                ; 0                      ; 1                                      ;
; cstate.IS_TX_READY     ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 1                  ; 0                ; 0                      ; 1                                      ;
; cstate.START_TX        ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 1               ; 0                  ; 0                ; 0                      ; 1                                      ;
; cstate.MRD_TX_REQ      ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 1                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                      ;
; cstate.MRD_TX_ACK      ; 0              ; 0                ; 0               ; 0                    ; 1                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                      ;
; cstate.WAIT_FOR_CPLD   ; 0              ; 0                ; 0               ; 1                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                      ;
; cstate.CPLD_ACK        ; 0              ; 0                ; 1               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                      ;
; cstate.CPLD_DATA       ; 0              ; 1                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                      ;
; cstate.DONE_ST         ; 1              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                      ;
+------------------------+----------------+------------------+-----------------+----------------------+-------------------+-------------------+-----------------+--------------------+------------------+------------------------+----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_msi ;
+------------------------+---------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; cstate_msi.IDLE_MSI ; cstate_msi.MWR_REQ_MSI ; cstate_msi.START_MSI                                                                                                                                                                                                   ;
+------------------------+---------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cstate_msi.IDLE_MSI    ; 0                   ; 0                      ; 0                                                                                                                                                                                                                      ;
; cstate_msi.START_MSI   ; 1                   ; 0                      ; 1                                                                                                                                                                                                                      ;
; cstate_msi.MWR_REQ_MSI ; 1                   ; 1                      ; 0                                                                                                                                                                                                                      ;
+------------------------+---------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate ;
+------------------------+----------------------+-----------------------+------------------------+-------------------+-------------+---------------+----------------+-----------------+------------------+-----------------------+-----------------------+-----------------------------------+
; Name                   ; cstate.MWR_DV_UPD_DT ; cstate.MWR_REQ_UPD_DT ; cstate.START_TX_UPD_DT ; cstate.TX_DONE_WS ; cstate.DONE ; cstate.MWR_DV ; cstate.MWR_REQ ; cstate.START_TX ; cstate.TX_LENGTH ; cstate.DT_FIFO_RD_QW1 ; cstate.DT_FIFO_RD_QW0 ; cstate.DT_FIFO                    ;
+------------------------+----------------------+-----------------------+------------------------+-------------------+-------------+---------------+----------------+-----------------+------------------+-----------------------+-----------------------+-----------------------------------+
; cstate.DT_FIFO         ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 0                                 ;
; cstate.DT_FIFO_RD_QW0  ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 1                     ; 1                                 ;
; cstate.DT_FIFO_RD_QW1  ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 1                     ; 0                     ; 1                                 ;
; cstate.TX_LENGTH       ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 1                ; 0                     ; 0                     ; 1                                 ;
; cstate.START_TX        ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 1               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.MWR_REQ         ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 1              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.MWR_DV          ; 0                    ; 0                     ; 0                      ; 0                 ; 0           ; 1             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.DONE            ; 0                    ; 0                     ; 0                      ; 0                 ; 1           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.TX_DONE_WS      ; 0                    ; 0                     ; 0                      ; 1                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.START_TX_UPD_DT ; 0                    ; 0                     ; 1                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.MWR_REQ_UPD_DT  ; 0                    ; 1                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
; cstate.MWR_DV_UPD_DT   ; 1                    ; 0                     ; 0                      ; 0                 ; 0           ; 0             ; 0              ; 0               ; 0                ; 0                     ; 0                     ; 1                                 ;
+------------------------+----------------------+-----------------------+------------------------+-------------------+-------------+---------------+----------------+-----------------+------------------+-----------------------+-----------------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last                                          ;
+-----------------------------+---------------------------+----------------------------+-----------------------------+------------------------+------------------+--------------------+---------------------+----------------------+-----------------------+----------------------------+----------------------------+---------------------+
; Name                        ; cstate_last.MWR_DV_UPD_DT ; cstate_last.MWR_REQ_UPD_DT ; cstate_last.START_TX_UPD_DT ; cstate_last.TX_DONE_WS ; cstate_last.DONE ; cstate_last.MWR_DV ; cstate_last.MWR_REQ ; cstate_last.START_TX ; cstate_last.TX_LENGTH ; cstate_last.DT_FIFO_RD_QW1 ; cstate_last.DT_FIFO_RD_QW0 ; cstate_last.DT_FIFO ;
+-----------------------------+---------------------------+----------------------------+-----------------------------+------------------------+------------------+--------------------+---------------------+----------------------+-----------------------+----------------------------+----------------------------+---------------------+
; cstate_last.DT_FIFO         ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 0                   ;
; cstate_last.DT_FIFO_RD_QW0  ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 1                          ; 1                   ;
; cstate_last.DT_FIFO_RD_QW1  ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 1                          ; 0                          ; 1                   ;
; cstate_last.TX_LENGTH       ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 1                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.START_TX        ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 1                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.MWR_REQ         ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 1                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.MWR_DV          ; 0                         ; 0                          ; 0                           ; 0                      ; 0                ; 1                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.DONE            ; 0                         ; 0                          ; 0                           ; 0                      ; 1                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.TX_DONE_WS      ; 0                         ; 0                          ; 0                           ; 1                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.START_TX_UPD_DT ; 0                         ; 0                          ; 1                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.MWR_REQ_UPD_DT  ; 0                         ; 1                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
; cstate_last.MWR_DV_UPD_DT   ; 1                         ; 0                          ; 0                           ; 0                      ; 0                ; 0                  ; 0                   ; 0                    ; 0                     ; 0                          ; 0                          ; 1                   ;
+-----------------------------+---------------------------+----------------------------+-----------------------------+------------------------+------------------+--------------------+---------------------+----------------------+-----------------------+----------------------------+----------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate ;
+------------------------+----------------+------------------+-----------------+----------------------+-------------------+-------------------+-----------------+--------------------+------------------+------------------------+-----------------------------------------+
; Name                   ; cstate.DONE_ST ; cstate.CPLD_DATA ; cstate.CPLD_ACK ; cstate.WAIT_FOR_CPLD ; cstate.MRD_TX_ACK ; cstate.MRD_TX_REQ ; cstate.START_TX ; cstate.IS_TX_READY ; cstate.TX_LENGTH ; cstate.IDLE_NEW_RCLAST ; cstate.IDLE_ST                          ;
+------------------------+----------------+------------------+-----------------+----------------------+-------------------+-------------------+-----------------+--------------------+------------------+------------------------+-----------------------------------------+
; cstate.IDLE_ST         ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 0                                       ;
; cstate.IDLE_NEW_RCLAST ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 1                      ; 1                                       ;
; cstate.TX_LENGTH       ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 1                ; 0                      ; 1                                       ;
; cstate.IS_TX_READY     ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 1                  ; 0                ; 0                      ; 1                                       ;
; cstate.START_TX        ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 1               ; 0                  ; 0                ; 0                      ; 1                                       ;
; cstate.MRD_TX_REQ      ; 0              ; 0                ; 0               ; 0                    ; 0                 ; 1                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                       ;
; cstate.MRD_TX_ACK      ; 0              ; 0                ; 0               ; 0                    ; 1                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                       ;
; cstate.WAIT_FOR_CPLD   ; 0              ; 0                ; 0               ; 1                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                       ;
; cstate.CPLD_ACK        ; 0              ; 0                ; 1               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                       ;
; cstate.CPLD_DATA       ; 0              ; 1                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                       ;
; cstate.DONE_ST         ; 1              ; 0                ; 0               ; 0                    ; 0                 ; 0                 ; 0               ; 0                  ; 0                ; 0                      ; 1                                       ;
+------------------------+----------------+------------------+-----------------+----------------------+-------------------+-------------------+-----------------+--------------------+------------------+------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm                                                              ;
+----------------------------------+-----------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------------+
; Name                             ; cplerr_lmi_sm.DRIVE_CPL_ERR ; cplerr_lmi_sm.WAIT_LMI_WR_AER828 ; cplerr_lmi_sm.WAIT_LMI_WR_AER824 ; cplerr_lmi_sm.WAIT_LMI_WR_AER820 ; cplerr_lmi_sm.WAIT_LMI_WR_AER81C ; cplerr_lmi_sm.IDLE ;
+----------------------------------+-----------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------------+
; cplerr_lmi_sm.IDLE               ; 0                           ; 0                                ; 0                                ; 0                                ; 0                                ; 0                  ;
; cplerr_lmi_sm.WAIT_LMI_WR_AER81C ; 0                           ; 0                                ; 0                                ; 0                                ; 1                                ; 1                  ;
; cplerr_lmi_sm.WAIT_LMI_WR_AER820 ; 0                           ; 0                                ; 0                                ; 1                                ; 0                                ; 1                  ;
; cplerr_lmi_sm.WAIT_LMI_WR_AER824 ; 0                           ; 0                                ; 1                                ; 0                                ; 0                                ; 1                  ;
; cplerr_lmi_sm.WAIT_LMI_WR_AER828 ; 0                           ; 1                                ; 0                                ; 0                                ; 0                                ; 1                  ;
; cplerr_lmi_sm.DRIVE_CPL_ERR      ; 1                           ; 0                                ; 0                                ; 0                                ; 0                                ; 1                  ;
+----------------------------------+-----------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state ;
+---------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Name                      ; ret_state.KICK_PAUSE ; ret_state.KICK_START_WR ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_WR ; ret_state.CAL_RX_RD ; ret_state.CAL_PD_WR ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE                                                                                           ;
+---------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; ret_state.IDLE            ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                                                                                                        ;
; ret_state.OFFSETS_PDEN_WR ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 1                         ; 1                                                                                                        ;
; ret_state.CAL_PD_WR       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 1                   ; 0                         ; 1                                                                                                        ;
; ret_state.CAL_RX_RD       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 1                   ; 0                   ; 0                         ; 1                                                                                                        ;
; ret_state.CAL_RX_WR       ; 0                    ; 0                       ; 0                ; 0                    ; 1                   ; 0                   ; 0                   ; 0                         ; 1                                                                                                        ;
; ret_state.DPRIO_WAIT      ; 0                    ; 0                       ; 0                ; 1                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1                                                                                                        ;
; ret_state.CH_ADV          ; 0                    ; 0                       ; 1                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1                                                                                                        ;
; ret_state.KICK_START_WR   ; 0                    ; 1                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1                                                                                                        ;
; ret_state.KICK_PAUSE      ; 1                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1                                                                                                        ;
+---------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state                                                                            ;
+-----------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.KICK_DELAY_OC ; state.KICK_PAUSE ; state.KICK_START_WR ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.KICK_START_RD ; state.CH_ADV ; state.KICK_SETWAIT ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.CAL_PD_WR ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_PD_WR       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 1               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 1                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 1               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 1                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_SETWAIT    ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 1                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 1            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_START_RD   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 1                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                   ; 0                ; 0                   ; 0                 ; 1                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 0                   ; 0                ; 0                   ; 1                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_START_WR   ; 0                   ; 0                ; 1                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_PAUSE      ; 0                   ; 1                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_DELAY_OC   ; 1                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                                                                                                                                                                        ;
+-----------------------+---------------------+----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                                                                                                                                                                           ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                                                                                                                                                                           ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                                                                                                                                                                           ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                                                                                                                                                                           ;
+-----------------------+---------------------+----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST                                                                                                            ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0                                                                                                                         ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1                                                                                                                         ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1                                                                                                                         ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1                                                                                                                         ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1                                                                                                                         ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                                                                                                         ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                                                                                                         ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                                                                                                         ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                                                                                                         ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                                                                                                         ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                                                                                                                                                       ;
+---------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                                                                                                                                                        ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                                                                                                                                                        ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 1                                                                                                                                                                        ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 0                                                                                                                                                                        ;
+---------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|done                                            ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|p0addr                                          ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[11]                                                ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[10]                                                ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[9]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[8]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[7]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[6]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[5]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[4]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[3]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[2]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[1]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|address_pres_reg[0]                                                 ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|kick_done                                       ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|powerdown_done                                  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|powerup_done                                    ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[32..63]            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|inter_regrs_cin_ffa[0]              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[0..31]             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32..63]                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0..31]                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[63]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[63]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[62]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[62]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[61]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[61]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[60]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[60]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[59]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[59]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[58]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[58]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[57]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[57]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[56]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[56]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[55]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[55]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[54]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[54]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[53]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[53]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[52]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[52]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[51]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[51]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[50]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[50]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[49]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[48]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[47]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[46]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[45]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[44]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[43]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[42]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[41]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[40]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[39]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[38]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[37]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[36]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[35]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[35]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[34]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[34]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[33]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[33]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[32]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0..31]                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[32..63]         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|inter_regrs_cin_ffa[0]           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[0..31]          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32..63]                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0..31]                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[63]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[63]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[62]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[62]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[61]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[61]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[60]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[60]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[59]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[59]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[58]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[58]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[57]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[57]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[56]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[56]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[55]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[55]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[54]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[54]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[53]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[53]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[52]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[52]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[51]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[51]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[50]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[50]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[49]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[49]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[48]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[48]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[47]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[47]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[46]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[46]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[45]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[45]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[44]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[44]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[43]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[43]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[42]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[42]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[41]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[41]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[40]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[40]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[39]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[39]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[38]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[38]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[37]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[37]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[36]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[36]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[35]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[35]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[34]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[34]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[33]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[33]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32]                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[32]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0..31]                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[71]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[71]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[73]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[73]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[72]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[72]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[129]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_sop_1                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_2ndposttap_reg[0..3]                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemp_2t_inv_reg[0]                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_pretap_reg[0..3]                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemp_0t_inv_reg[0]                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_b_reg[0..15]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[1..4,11..15]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[1..4,11..15]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_mask_reg                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|err_status_reg[0..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_num_to_read[9]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_desc_addr[0..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_addr_eplast[2..31]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|addrval_32b                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_addr_eplast[0..1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_tx_desc[5..7]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[24..28]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[29]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[30..31,56]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[57]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[58..63]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_desc_addr_4k[12]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_desc_addr[0..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[1..4,11..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_addr_eplast[0..31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr[8..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|txadd_3dw                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr[0..7]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|addrval_32b_eplast                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|addrval_32b                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[62..63]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[59..61]                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[28..31,49..52,56..58]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[26..27]                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[24..25]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_desc_addr[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[1..4,11..15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ack0_r                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_err                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[132]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[9..13]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[9..13]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_header_credit[7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_header_credit[7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[0..6]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|err_desc_reg[0..95]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|reconf_mode_sel_reg[0..2]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[4..7]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[4..7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[4..7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_soft_ctrl_r                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[24..28,30..31,56,58..63]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[24..25,28..31,49..52,56..58,62..63]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[0,2,4]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_addr_offset[0]                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tagram_data_b[0..1]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_addr_offset[1]                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[0..11]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wren_data_reg                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr|cntr_lbj:auto_generated|counter_reg_bit[0..2]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[26]                                                                   ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[27]                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[27]                                                                   ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[59]                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[59]                                                                   ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[60]                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[60]                                                                   ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[61]                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[61]                                                                   ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[29]                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[29]                                                                    ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[57]                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1]                                                                                                               ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1]                                                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[2]                                                                                                               ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[2]                                                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[3]                                                                                                               ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[7]                                                                                                                                 ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                                 ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                                 ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_do_cpl                                                                     ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_is_rdreq                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[6]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[6]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[5]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[5]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[4]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[4]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[3]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[3]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[2]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[2]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[1]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[1]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[0]                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[0]                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|maxrdreq_dw[12..15]                                                                          ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|maxrdreq_dw[11]                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[1,12..15]                                                                                     ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[0]                                                                               ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|maxpload_dw[12..15]                                                                       ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|maxpload_dw[11]                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[1,12..15]                                                                                    ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[0]                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[11..13]                                                                                                                                          ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[10]                                                                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|crst0                                                                                                                                                                  ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|srst0                                                                                                                                                     ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|crst                                                                                                                                                                   ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|srst                                                                                                                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[5..7]                                                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[4]                                                                                                                   ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[5..7]                                                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[4]                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|fixedclk_div1quad0c              ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|fixedclk_div0quad0c ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|fixedclk_div2quad0c              ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|fixedclk_div0quad0c ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|fixedclk_div3quad0c              ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|fixedclk_div0quad0c ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                                                          ; Merged with any_rstn_r                                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_stream_ready0_reg                                                                                                                                                                                               ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_stream_ready0_reg                                                                                                                                          ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[5]                                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[5]                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[6]                                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[6]                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7]                                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7]                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[8]                                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[8]                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[9]                                                                                ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[9]                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[10]                                                                               ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[10]                                                                   ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[31]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[31]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[30]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[30]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[29]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[29]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[28]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[28]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[27]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[27]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[26]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[26]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[25]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[25]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[24]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[24]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[23]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[23]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[22]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[22]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[21]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[21]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[20]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[20]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[19]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[19]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[18]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[18]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[17]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[17]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[16]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[16]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[15]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[15]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[14]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[14]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[13]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[13]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[12]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[12]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[11]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[11]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[10]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[10]                                                                                ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[9]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[9]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[8]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[8]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[7]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[7]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[6]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[6]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[5]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[5]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[4]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[4]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[3]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[3]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[2]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[2]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[1]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[1]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[0]                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[0]                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                               ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                   ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                               ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                   ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[3]                                                                                                                                                 ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[1]                                                                                                                                    ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din[1..31]                                                                                                                                                                                                           ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din[0]                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[1,6..10]                                                                                                                                                                                                        ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[0]                                                                                                                                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[1..6]                                                                                                                                                                                                        ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[0]                                                                                                                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|address[4..9]                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|address[3]                                   ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[0]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[0]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[1..4]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[3..4]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[1..2]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[2]                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[0]                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[0..1]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[0]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[1]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_data_a[4]                                                                                                                                               ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_header_credit[0]                                                                                                                           ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|maxrdreq_dw[11]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|maxpload_dw[11]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|state_mc_reg[0..1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|dprio_pulse_reg                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:write_addr_cntr|cntr_6ci:auto_generated|counter_reg_bit[0..2]     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated|counter_reg_bit[0..2]      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wr_rd_pulse_reg                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wr_addr_inc_reg                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[0]                                                                                            ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1]                                                                               ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[0]                                                                                           ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1]                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_dt_fifo_byte[0..1]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_mrd_ack_byte[0..1]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|calc_4kbnd_done_byte[0..1]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din[0]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[12..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7..10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq[2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[55]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[55]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[9..10]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0..1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0..1]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0..1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0..1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[0..1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[0..1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0..1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0..1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[2..3]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[2..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2..3]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0..1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0..1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.DT_FIFO                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.DT_FIFO_RD_QW0                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.DT_FIFO_RD_QW1                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.TX_LENGTH                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.START_TX                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.MWR_REQ                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.MWR_DV                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.TX_DONE_WS                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.START_TX_UPD_DT                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.MWR_REQ_UPD_DT                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state~2                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state~3                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state~5                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx~8                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx~4                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx~5                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_msi~6                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo~4                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo~5                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo~6                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx~4                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx~5                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~4                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~5                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~6                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~7                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~4                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~5                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~6                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~7                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_msi~6                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~4                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~5                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~6                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~7                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~2                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~3                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~4                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~5                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~4                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~5                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~6                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~7                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm~4                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm~5                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm~6                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~11                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~12                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~13                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~14                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~15                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~21                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~22                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~23                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~24                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~25                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo.SM_RX_DATA_FIFO_TAGRAM_UPD                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                         ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                                                          ; Merged with any_rstn_rr                                                                                                                                                                                                                                                                                      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER81C                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER820                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER824                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_wren                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER828                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_ack_reg                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.DRIVE_CPL_ERR                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.IDLE                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[5]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[11]                                                                                                                                                                                                             ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[4]                                                                                                                                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[4]                                                                                                                                                                                                              ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[3]                                                                                                                                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[3]                                                                                                                                                                                                              ; Merged with pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[2]                                                                                                                                                                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|address[3]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1369                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin             ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port clear   ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_addr_offset[0],                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[4],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[2],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[4],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[2],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|maxrdreq_dw[11],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[0],                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|maxpload_dw[11],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[0],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1],                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[15],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[14],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[13],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[12],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7],                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[8],                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[9],                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[55],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[55],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0],                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[1],                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0],                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[1],                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0],                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1],                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0],                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[0],                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[0],                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[1],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0],                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[1],                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[2],                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[2],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[3],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2],                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[3],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2],                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1],                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0],                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0],                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_wren,                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[5]                                                                                                                                                                                                       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|txadd_3dw                                                                     ; Stuck at VCC              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[0],                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[1],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[2],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[3],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[5],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[6],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[7],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[8],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[9],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[10]                                                            ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|state_mc_reg[1]                                                   ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|dprio_pulse_reg,                                                       ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wr_rd_pulse_reg                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[63]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[63],                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[62],                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[61]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[63] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[63],                                                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[62],                                                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[61]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER81C                                                                                                                                                                             ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER820,                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER824,                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.WAIT_LMI_WR_AER828                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[0]                                                                                                                                             ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[15],                                                                        ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[15]                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[57]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[55]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[56]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[54]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[55]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[53]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[54]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[52]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[53]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[51]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[52]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[50]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[51]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[49]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[50]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[48]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[49]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[47]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[48]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[46]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[47]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[45]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[46]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[44]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[45]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[43]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[44]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[42]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[43]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[41]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[42]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[40]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[41]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[39]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[40]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[38]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[39]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[37]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[38]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[36]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[37]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[35]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[36]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[34]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[35]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[33]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[34]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[32]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[62] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[60]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[61] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[59]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[60] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[58]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[59] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[57]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[58] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[56]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[57] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[55]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[56] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[54]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[55] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[53]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[54] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[52]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[53] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[51]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[52] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[50]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[51] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[49]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[50] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[48]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[49] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[47]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[48] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[46]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[47] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[45]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[46] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[44]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[45] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[43]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[44] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[42]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[43] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[41]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[42] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[40]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[41] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[39]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[40] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[38]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[39] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[37]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[38] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[36]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[37] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[35]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[36] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[34]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[35] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[33]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[34] ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[32]                                                                                             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[71]                                                                                                                                                                              ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[71]                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[73]                                                                                                                                                                              ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[73]                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[72]                                                                                                                                                                              ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[72]                                                                                                                                                                                  ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[129]                                                                                                                         ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_sop_1                                                                                                                                   ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[62]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[60]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[24]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[24]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[25]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[25]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[26]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[26]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[27]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[27]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[28]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[28]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[30]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[30]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[31]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[31]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[56]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[56]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[58]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[58]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[59]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[59]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[60]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[60]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[61]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[61]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[62]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[62]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_data_eplast[63]                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|read_dma_status_reg[63]                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr[11]                                                              ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[11]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[61]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[59]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[63]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[63]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[62]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[62]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[58]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[58]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[57]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[57]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[56]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[56]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[52]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[52]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[51]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[51]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[50]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[50]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[49]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[49]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[31]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[31]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[30]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[30]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[29]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[29]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[28]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[28]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[25]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[25]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_data_eplast[24]                                                            ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|write_dma_status_reg[24]                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_err                                                                                                                                ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[132]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[0]                                                                                                                                                                                               ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|err_desc_reg[95]                                                                                                                                                                                             ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_ack_reg                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|err_desc_reg[64]                                                                                                                                                                                             ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[60]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[58]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wren_data_reg                                                     ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wr_addr_inc_reg                                                        ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[59]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[57]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[58]    ; Lost Fanouts              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[56]                                                                                              ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.DRIVE_CPL_ERR                                                                                                                                                                                  ; Stuck at GND              ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm.IDLE                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5070  ;
; Number of registers using Synchronous Clear  ; 1500  ;
; Number of registers using Synchronous Load   ; 816   ;
; Number of registers using Asynchronous Clear ; 1684  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1779  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|srst                                                                                                                                                                                   ; 4       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_stream_ready0_reg                                                                                                                                              ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                                                    ; 7       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|srst0                                                                                                                                                                                  ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|srst                                                                                                                                                                                                                               ; 23      ;
; altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_cycle                                                                                                                                                                                                                                                    ; 4       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_cycle_r                                                                                                                                                                                                                                                  ; 3       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                                                          ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                          ; 106     ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init                                                                                                                               ; 362     ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_count_length_dqword_zero                                                                                                                                   ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                    ; 238     ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                     ; 238     ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[0]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[1]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[3]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[2]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[10]                                                                                                                                                                                                                                                             ; 3       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[11]                                                                                                                                                                                                                                                             ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[12]                                                                                                                                                                                                                                                             ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[13]                                                                                                                                                                                                                                                             ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[15]                                                                                                                                                                                                                                                             ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[14]                                                                                                                                                                                                                                                             ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[4]                                                                                                                                                                                                                                                              ; 3       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[5]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[6]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[7]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[9]                                                                                                                                                                                                                                                              ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]                                                                                                                                                                                                                                                              ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                          ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                                                 ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                                          ; 10      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                                                ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|l2_exit_r                                                                                                                                                                              ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|dlup_exit_r                                                                                                                                                                            ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|hotrst_exit_r                                                                                                                                                                          ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|rx_req_reg                                                                                                   ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init_shift                                                                                                                         ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|init                                                                                                                              ; 132     ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                                   ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                                   ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|init_shift                                                                                                                        ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|dffe6                           ; 34      ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|addr_ends_on128bit_bound                                                                                  ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|last_addr_ended_on128bit_bound                                                                            ; 2       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|cntr_o5h:cntr5|counter_reg_bit1 ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det|alt_edge_det_ff1                             ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det|alt_edge_det_ff1                            ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1                            ; 1       ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det|alt_edge_det_ff1                              ; 1       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_addr_eplast[35]                                    ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_dt_fifo_byte[12]                           ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_dt_fifo_byte[2]                            ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[10]                                                    ;
; 3:1                ; 13 bits   ; 26 ALUTs      ; 0 ALUTs              ; 26 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[6]                                                     ;
; 3:1                ; 12 bits   ; 24 ALUTs      ; 12 ALUTs             ; 12 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|address_reg[11]                                    ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_addr_eplast[35]                                 ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[2]                                                    ;
; 3:1                ; 13 bits   ; 26 ALUTs      ; 0 ALUTs              ; 26 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[11]                                                   ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|rx_tag[1]                                             ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_length_ow_minus_one_reg[1]                      ;
; 3:1                ; 14 bits   ; 28 ALUTs      ; 0 ALUTs              ; 28 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tagram_data_b[6]                                      ;
; 3:1                ; 12 bits   ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|address[7]                                            ;
; 3:1                ; 12 bits   ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_3dw[3]                             ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                   ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|count_eop_in_rxfifo[0]                                                                                     ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[22]                                                             ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_mrd_ack_byte[11]                           ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_mrd_ack_byte[2]                            ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_cnt_second_descriptor[4]                       ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 3 ALUTs              ; 3 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_cnt_second_descriptor[3]                       ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_cnt_first_descriptor[4]                        ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[19]                                                            ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_desc_addr[53]                                                      ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_desc_addr[53]                                                     ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_payload_reg                                                                                         ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[10]                                                             ;
; 3:1                ; 12 bits   ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_desc_addr_4k[7]                                    ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[31]                                                            ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|calc_4kbnd_done_byte[9]                            ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|calc_4kbnd_done_byte[4]                            ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[24]                                                             ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[12]                                                            ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_address_b[3]                                                                                                     ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[21]                                                            ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[2]                                                              ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 3 ALUTs              ; 3 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable|ltssm_cnt_cycles[1]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_read_count[9]                      ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 14 ALUTs             ; 14 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_addr_offset[3]                                 ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_desc_addr[32]                                      ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]                                                        ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[8]                                                        ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr[54]                                   ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0]                                                       ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[7]                                                       ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 0 ALUTs              ; 28 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[8]                                                 ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1]                                                 ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cdt_length_dw[0]                                   ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 0 ALUTs              ; 28 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[4]                                                ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1]                                                ;
; 3:1                ; 64 bits   ; 128 ALUTs     ; 128 ALUTs            ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_data0[120]                                                                                              ;
; 4:1                ; 64 bits   ; 128 ALUTs     ; 128 ALUTs            ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_data0[56]                                                                                               ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|dt_ep_last[6]                                         ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|dt_ep_last[8]                                      ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tagram_data_b[18]                                     ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_length_dw[5]                                       ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_length_dw[9]                                    ;
; 5:1                ; 32 bits   ; 96 ALUTs      ; 64 ALUTs             ; 32 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_rddata[26]                                                          ;
; 5:1                ; 32 bits   ; 96 ALUTs      ; 64 ALUTs             ; 32 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_rddata[31]                                                         ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_read_count[7]                      ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_0[2]            ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[0]                                                       ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[5]                                                       ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[0]                                                      ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[8]                                                      ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0]                                                    ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[8]                                                    ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0]                                                   ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[5]                                                   ;
; 5:1                ; 16 bits   ; 48 ALUTs      ; 16 ALUTs             ; 32 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cdt_length_dw_tx[0]                                   ;
; 5:1                ; 24 bits   ; 72 ALUTs      ; 0 ALUTs              ; 72 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|performance_counter[3]                                ;
; 5:1                ; 24 bits   ; 72 ALUTs      ; 0 ALUTs              ; 72 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|performance_counter[15]                            ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_be0[3]                                                                                                  ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 9 ALUTs              ; 3 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_requester_dmawr                                                                                                              ;
; 5:1                ; 33 bits   ; 99 ALUTs      ; 66 ALUTs             ; 33 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[87]                                                                                               ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[32]                                                                                               ;
; 5:1                ; 25 bits   ; 75 ALUTs      ; 50 ALUTs             ; 25 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[79]                                                                                               ;
; 8:1                ; 9 bits    ; 45 ALUTs      ; 18 ALUTs             ; 27 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|num_dw_to_read[7]                      ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[8]                                                                                               ;
; 6:1                ; 11 bits   ; 44 ALUTs      ; 0 ALUTs              ; 44 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[9]                                                                                               ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[6]                                                                                             ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 10 ALUTs             ; 10 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[0]                                                                                             ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_count_length_dword[6]                                                                               ;
; 6:1                ; 6 bits    ; 24 ALUTs      ; 12 ALUTs             ; 12 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|maxrdreq_dw[10]                                       ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 15 ALUTs             ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|maxrdreq_dw[4]                                        ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 15 ALUTs             ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_tx_desc[2]                                     ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|dprio_save[5]      ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr[11]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|address[0]         ;
; 7:1                ; 32 bits   ; 128 ALUTs     ; 64 ALUTs             ; 64 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[6]                                                                                                ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_be0[5]                                                                                                  ;
; 7:1                ; 6 bits    ; 24 ALUTs      ; 12 ALUTs             ; 12 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|maxpload_dw[9]                                     ;
; 7:1                ; 5 bits    ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|maxpload_dw[3]                                     ;
; 64:1               ; 3 bits    ; 126 ALUTs     ; 12 ALUTs             ; 114 ALUTs              ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|reg_rd_data[31]                                     ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[67]                                                                                               ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[69]                                                                                               ;
; 7:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_be0[10]                                                                                                 ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|reg_rd_data[25]                                     ;
; 256:1              ; 4 bits    ; 680 ALUTs     ; 28 ALUTs             ; 652 ALUTs              ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|reg_rd_data[20]                                     ;
; 256:1              ; 20 bits   ; 3400 ALUTs    ; 80 ALUTs             ; 3320 ALUTs             ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access|reg_rd_data[9]                                      ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 8 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|dataout[15]        ;
; 8:1                ; 17 bits   ; 85 ALUTs      ; 17 ALUTs             ; 68 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|delay_oc_count[10] ;
; 32:1               ; 7 bits    ; 147 ALUTs     ; 28 ALUTs             ; 119 ALUTs              ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_length_ow[2]                                    ;
; 9:1                ; 6 bits    ; 36 ALUTs      ; 18 ALUTs             ; 18 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|counter[4]         ;
; 9:1                ; 7 bits    ; 42 ALUTs      ; 21 ALUTs             ; 21 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_count_length_dqword[2]                                                                              ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|counter[2]         ;
; 12:1               ; 19 bits   ; 152 ALUTs     ; 38 ALUTs             ; 114 ALUTs              ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[19]                                                                                           ;
; 11:1               ; 27 bits   ; 189 ALUTs     ; 162 ALUTs            ; 27 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[62]                                                                                               ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 12 ALUTs             ; 2 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|dataout[13]        ;
; 11:1               ; 3 bits    ; 21 ALUTs      ; 18 ALUTs             ; 3 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|dataout[0]         ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|dataout[5]         ;
; 17:1               ; 3 bits    ; 33 ALUTs      ; 18 ALUTs             ; 15 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|dataout[10]        ;
; 19:1               ; 2 bits    ; 24 ALUTs      ; 10 ALUTs             ; 14 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_channel[0] ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[13]                                                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 ALUTs      ; 40 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                          ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|nstate                                                                ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|nstate                                                               ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_dw_addroffeset[0]                                                                                   ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_length[8]                                                                                           ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_tx_length[9]                                                                                        ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|Mux148                                                                                                     ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_n[34]                                 ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_data0[93]                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_data0[51]                                                                                                                        ;
; 4:1                ; 88 bits   ; 176 ALUTs     ; 176 ALUTs            ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_data0[7]                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd0_l          ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd90_l         ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd180_l        ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd270_l        ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_rx_lr_l        ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 9 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[74]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_be0                                                                                                     ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_stream_data_dw_count[0]                                                                                 ;
; 5:1                ; 9 bits    ; 27 ALUTs      ; 27 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_stream_data_dw_count[7]                                                                                 ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd0            ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd90           ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd180          ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_pd270          ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 10 ALUTs             ; 10 ALUTs               ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|cal_rx_lr          ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_wr_data                            ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state              ;
; 7:1                ; 10 bits   ; 40 ALUTs      ; 40 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[98]                                                                                                                        ;
; 7:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[32]                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 24 ALUTs             ; 16 ALUTs               ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_channel    ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|Selector2                                             ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 16 ALUTs             ; 4 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state              ;
; 17:1               ; 2 bits    ; 22 ALUTs      ; 16 ALUTs             ; 6 ALUTs                ; No         ; |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                                                                               ;
+--------------------------+--------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                                                                                                                 ;
+--------------------------+--------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                                                                                                                                ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                                                                                                                                ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                                                                                                                                 ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                                                                                                                                 ;
; POWER_UP_LEVEL    ; LOW   ; -    ; data_valid_reg                                                                                                                                                                                                      ;
; POWER_UP_LEVEL    ; LOW   ; -    ; dprio_pulse_reg                                                                                                                                                                                                     ;
; POWER_UP_LEVEL    ; LOW   ; -    ; reconf_mode_sel_reg[2]                                                                                                                                                                                              ;
; POWER_UP_LEVEL    ; LOW   ; -    ; reconf_mode_sel_reg[1]                                                                                                                                                                                              ;
; POWER_UP_LEVEL    ; LOW   ; -    ; reconf_mode_sel_reg[0]                                                                                                                                                                                              ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_eqctrl_reg[0]                                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_eqctrl_reg[1]                                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_eqctrl_reg[2]                                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_eqctrl_reg[3]                                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_equalizer_dcgain_reg[0]                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_equalizer_dcgain_reg[1]                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; rx_equalizer_dcgain_reg[2]                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL    ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemp_0t_inv_reg[0]                                                                                                                                                                                             ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemp_2t_inv_reg[0]                                                                                                                                                                                             ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_1stposttap_reg[0]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_1stposttap_reg[1]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_1stposttap_reg[2]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_1stposttap_reg[3]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_1stposttap_reg[4]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_2ndposttap_reg[0]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_2ndposttap_reg[1]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_2ndposttap_reg[2]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_2ndposttap_reg[3]                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_pretap_reg[0]                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_pretap_reg[1]                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_pretap_reg[2]                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_preemphasisctrl_pretap_reg[3]                                                                                                                                                                                    ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_vodctrl_reg[0]                                                                                                                                                                                                   ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_vodctrl_reg[1]                                                                                                                                                                                                   ;
; POWER_UP_LEVEL    ; LOW   ; -    ; tx_vodctrl_reg[2]                                                                                                                                                                                                   ;
; POWER_UP_LEVEL    ; LOW   ; -    ; wr_addr_inc_reg                                                                                                                                                                                                     ;
; POWER_UP_LEVEL    ; LOW   ; -    ; wr_rd_pulse_reg                                                                                                                                                                                                     ;
; POWER_UP_LEVEL    ; LOW   ; -    ; wren_data_reg                                                                                                                                                                                                       ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration ;
+-------------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value                    ; From ; To                                                                                                                                                                                                                   ;
+-------------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE   ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON                       ; -    ; done                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; done                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON                       ; -    ; powerup_done                                                                                                                                                                                                         ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; powerup_done                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON                       ; -    ; kick_done                                                                                                                                                                                                            ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; kick_done                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON                       ; -    ; powerdown_done                                                                                                                                                                                                       ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; powerdown_done                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON                       ; -    ; p0addr                                                                                                                                                                                                               ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; p0addr                                                                                                                                                                                                               ;
+-------------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det ;
+-----------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                                                                                                                                                  ;
+-----------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det ;
+-----------------+--------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------+--------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                                                                                                                                                   ;
+-----------------+--------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                                                                                                                                                    ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                                                                                                                                                    ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                                                                                          ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                                                   ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                                                   ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                                                        ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                                                                                             ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                                                                                             ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                                                                                                    ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram|altsyncram_5js1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_0212:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|altsyncram_2vd1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|altsyncram_0661:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_kns:auto_generated|cntr_o5h:cntr5 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                              ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                                    ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; pcie_qsys                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B0               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B5               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; enable_gen2_core                    ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; use_crc_forwarding                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_function_msi_support         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; flow_control_timeout_count          ; 200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_clk_enable                      ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; RH_NUM                              ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; RX_BUF                              ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_hip_x1_loopback              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ecrc_gen                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; l01_entry_latency                   ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; msix_pba_bir                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ei_delay_powerdown_count            ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TL_SELECTION                        ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; maximum_current                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; p_pcie_use_pcie_reconfig            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; class_code                          ; 327680                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; bridge_port_vga_enable              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; ssvid                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_adapter_half_rate_mode       ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar1_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_vendor_id                 ; 4334                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; sameclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; msix_table_offset                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; eie_before_nfts_count               ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; retry_buffer_memory_settings        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_size_mask                      ; 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; surprise_down_error_support         ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; credit_buffer_allocation_aux        ; BALANCED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String          ;
; enable_rx0buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar3_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_reordering                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_COMMON_CLOCK_MODE                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; extend_tag_field                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_divider                    ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_x8_clk_stealing     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; flow_control_update_count           ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pme_state_enable                    ; 00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unsigned Binary ;
; port_link_number                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ssid                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 2047                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; CB_P2A_AVALON_ADDR_B1               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; bar_io_window_size                  ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; gen2_sameclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; max_payload_size                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; vc_arbitration                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_snoop_packet                ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; vc0_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; AST_LITE                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; expansion_base_address_register     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msi_function_count                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; single_rx_detect                    ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; slot_number                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_buffer_checking           ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; deemphasis_enable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; device_number                       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_lane_rate_mode                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; subsystem_device_id                 ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_cdc                          ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar_prefetchable                    ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_ecc                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; fc_init_timer                       ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; base_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; register_pipe_signals               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_source                     ; PLL_FIXED_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; no_command_completed                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; msix_table_size                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_msi_64bit_addressing         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; port_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx1buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar2_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_limit                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_function_msix_support        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; millisecond_cycle_count             ; 250000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; enable_msi_masking                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; endpoint_l0_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; lpm_type                            ; stratixiv_hssi_pcie_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String          ;
; diffclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; indicator                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_l1_aspm                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; low_priority_vc                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_size_mask                      ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; lane_mask                           ; 11110000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; bar2_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ch0_pclk_out                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_FIXED_TABLE         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; enable_ecrc_check                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_pcie_hip_type                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; bar2_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_link_x2_support             ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bridge_port_ssid_support            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx0buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; dll_active_report_support           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_PCIE_MODE                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vendor_id                           ; 4334                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; msix_table_bir                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_address                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_AVALON_S_ADDR_WIDTH              ; 21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; advanced_errors                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx1buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; vc1_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_tl                           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc_enable                           ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; completion_timeout                  ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; hot_plug_support                    ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; disable_cdc_clk_ppm                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; no_soft_reset                       ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; enable_slot_register                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; revision_id                         ; 17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String          ;
; max_link_width                      ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_id                           ; 16963                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bar4_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_completion_timeout_disable   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; skp_os_schedule_count               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_clk_enable                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; RXM_DATA_WIDTH                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TXS_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 15    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DATA_WIDTH     ; 255   ; Signed Integer                                                                                                                                                                                                                                                          ;
; RTRY_RAM_TYPE  ; AUTO  ; String                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 255                  ; Signed Integer                                                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 255                  ; Signed Integer                                                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_j3l1      ; Untyped                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;
+----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_address             ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; port_address               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; base_address               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; implement_address_checking ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; true  ; String                                                                                                                                                                                                                                                     ;
; BYP_PATCH                     ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; true  ; String                                                                                                                                                                                                                                                     ;
; BYP_PATCH                     ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                                                                                                                                                                          ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE    ; String                                                                                                                                                                                                                                                        ;
; lpm_type              ; alt_cal  ; String                                                                                                                                                                                                                                                        ;
; lpm_hint              ; UNUSED   ; String                                                                                                                                                                                                                                                        ;
; number_of_channels    ; 8        ; Signed Integer                                                                                                                                                                                                                                                ;
; channel_address_width ; 3        ; Signed Integer                                                                                                                                                                                                                                                ;
; sample_length         ; 01100100 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; IDLE                  ; 00000    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CH_WAIT               ; 00001    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; TESTBUS_SET           ; 00010    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; OFFSETS_PDEN_RD       ; 00011    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; OFFSETS_PDEN_WR       ; 00100    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CAL_PD_WR             ; 00101    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CAL_RX_RD             ; 00110    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CAL_RX_WR             ; 00111    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; DPRIO_WAIT            ; 01000    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; SAMPLE_TB             ; 01001    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; TEST_INPUT            ; 01010    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CH_ADV                ; 01100    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; DPRIO_READ            ; 01110    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; DPRIO_WRITE           ; 01111    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; KICK_SETWAIT          ; 01011    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; KICK_START_RD         ; 01101    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; KICK_START_WR         ; 10000    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; KICK_PAUSE            ; 10001    ; Unsigned Binary                                                                                                                                                                                                                                               ;
; KICK_DELAY_OC         ; 10010    ; Unsigned Binary                                                                                                                                                                                                                                               ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                          ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; cmpr_b0e   ; Untyped                                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                              ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                                                                             ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                               ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; cmpr_n3e   ; Untyped                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                   ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                                                                       ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                         ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cmpr_1md   ; Untyped                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                             ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                               ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_52h    ; Untyped                                                                                                                                                                                                                                                                                                      ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                                                                        ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; LPM_DECODES            ; 8          ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; decode_b8f ; Untyped                                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                              ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_kgb ; Untyped                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub10 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_kgb ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub11 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_kgb ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_kgb ; Untyped                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6 ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                     ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 4          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_2md   ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr7 ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                     ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 4          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_2md   ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr8 ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                     ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 4          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_2md   ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9 ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                     ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 4          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_55d   ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_MODULUS            ; 8           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_lbj    ; Untyped                                                                                                                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                   ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_MODULUS            ; 6           ; Signed Integer                                                                                                                                                                                                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; cntr_6ci    ; Untyped                                                                                                                                                                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:write_addr_cntr ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                    ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                           ;
; LPM_MODULUS            ; 6           ; Signed Integer                                                                                                                                                                                                                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                           ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                                                                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                                ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                           ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                           ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; cntr_6ci    ; Untyped                                                                                                                                                                                                                                                           ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:chl_addr_decode ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                              ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                                                                                                                                                                                    ;
; LPM_DECODES            ; 8          ; Signed Integer                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; decode_b8f ; Untyped                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:reconf_mode_dec ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                                                              ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                                                                                                                                                                                    ;
; LPM_DECODES            ; 8          ; Signed Integer                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; decode_b8f ; Untyped                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component ;
+-------------------------------+----------------------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                        ; Type                                                                                  ;
+-------------------------------+----------------------------------------------+---------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                                       ; Untyped                                                                               ;
; PLL_TYPE                      ; AUTO                                         ; Untyped                                                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpcierd_reconfig_clk_pll ; Untyped                                                                               ;
; QUALIFY_CONF_DONE             ; OFF                                          ; Untyped                                                                               ;
; COMPENSATE_CLOCK              ; CLK0                                         ; Untyped                                                                               ;
; SCAN_CHAIN                    ; LONG                                         ; Untyped                                                                               ;
; PRIMARY_CLOCK                 ; INCLK0                                       ; Untyped                                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 10000                                        ; Signed Integer                                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                                            ; Untyped                                                                               ;
; GATE_LOCK_SIGNAL              ; NO                                           ; Untyped                                                                               ;
; GATE_LOCK_COUNTER             ; 0                                            ; Untyped                                                                               ;
; LOCK_HIGH                     ; 1                                            ; Untyped                                                                               ;
; LOCK_LOW                      ; 1                                            ; Untyped                                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                                            ; Untyped                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                            ; Untyped                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                          ; Untyped                                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                          ; Untyped                                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                          ; Untyped                                                                               ;
; SKIP_VCO                      ; OFF                                          ; Untyped                                                                               ;
; SWITCH_OVER_COUNTER           ; 0                                            ; Untyped                                                                               ;
; SWITCH_OVER_TYPE              ; AUTO                                         ; Untyped                                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                                      ; Untyped                                                                               ;
; BANDWIDTH                     ; 0                                            ; Untyped                                                                               ;
; BANDWIDTH_TYPE                ; AUTO                                         ; Untyped                                                                               ;
; SPREAD_FREQUENCY              ; 0                                            ; Untyped                                                                               ;
; DOWN_SPREAD                   ; 0                                            ; Untyped                                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                          ; Untyped                                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                          ; Untyped                                                                               ;
; CLK9_MULTIPLY_BY              ; 0                                            ; Untyped                                                                               ;
; CLK8_MULTIPLY_BY              ; 0                                            ; Untyped                                                                               ;
; CLK7_MULTIPLY_BY              ; 0                                            ; Untyped                                                                               ;
; CLK6_MULTIPLY_BY              ; 0                                            ; Untyped                                                                               ;
; CLK5_MULTIPLY_BY              ; 1                                            ; Untyped                                                                               ;
; CLK4_MULTIPLY_BY              ; 1                                            ; Untyped                                                                               ;
; CLK3_MULTIPLY_BY              ; 1                                            ; Untyped                                                                               ;
; CLK2_MULTIPLY_BY              ; 1                                            ; Untyped                                                                               ;
; CLK1_MULTIPLY_BY              ; 5                                            ; Signed Integer                                                                        ;
; CLK0_MULTIPLY_BY              ; 1                                            ; Signed Integer                                                                        ;
; CLK9_DIVIDE_BY                ; 0                                            ; Untyped                                                                               ;
; CLK8_DIVIDE_BY                ; 0                                            ; Untyped                                                                               ;
; CLK7_DIVIDE_BY                ; 0                                            ; Untyped                                                                               ;
; CLK6_DIVIDE_BY                ; 0                                            ; Untyped                                                                               ;
; CLK5_DIVIDE_BY                ; 1                                            ; Untyped                                                                               ;
; CLK4_DIVIDE_BY                ; 1                                            ; Untyped                                                                               ;
; CLK3_DIVIDE_BY                ; 1                                            ; Untyped                                                                               ;
; CLK2_DIVIDE_BY                ; 1                                            ; Untyped                                                                               ;
; CLK1_DIVIDE_BY                ; 4                                            ; Signed Integer                                                                        ;
; CLK0_DIVIDE_BY                ; 2                                            ; Signed Integer                                                                        ;
; CLK9_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK8_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK7_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK6_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK5_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK4_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK3_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK2_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK1_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                                            ; Untyped                                                                               ;
; CLK5_TIME_DELAY               ; 0                                            ; Untyped                                                                               ;
; CLK4_TIME_DELAY               ; 0                                            ; Untyped                                                                               ;
; CLK3_TIME_DELAY               ; 0                                            ; Untyped                                                                               ;
; CLK2_TIME_DELAY               ; 0                                            ; Untyped                                                                               ;
; CLK1_TIME_DELAY               ; 0                                            ; Untyped                                                                               ;
; CLK0_TIME_DELAY               ; 0                                            ; Untyped                                                                               ;
; CLK9_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK8_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK7_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK6_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK5_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK4_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK3_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK2_DUTY_CYCLE               ; 50                                           ; Untyped                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                                           ; Signed Integer                                                                        ;
; CLK0_DUTY_CYCLE               ; 50                                           ; Signed Integer                                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                                               ;
; LOCK_WINDOW_UI                ;  0.05                                        ; Untyped                                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                       ; Untyped                                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                       ; Untyped                                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                       ; Untyped                                                                               ;
; DPA_MULTIPLY_BY               ; 0                                            ; Untyped                                                                               ;
; DPA_DIVIDE_BY                 ; 1                                            ; Untyped                                                                               ;
; DPA_DIVIDER                   ; 0                                            ; Untyped                                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                            ; Untyped                                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                            ; Untyped                                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                            ; Untyped                                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                            ; Untyped                                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                                            ; Untyped                                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                                            ; Untyped                                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                                            ; Untyped                                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                                            ; Untyped                                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                            ; Untyped                                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                            ; Untyped                                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                            ; Untyped                                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                            ; Untyped                                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                                            ; Untyped                                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                                            ; Untyped                                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                                            ; Untyped                                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                                            ; Untyped                                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                                           ; Untyped                                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                                           ; Untyped                                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                                           ; Untyped                                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                                           ; Untyped                                                                               ;
; VCO_MULTIPLY_BY               ; 0                                            ; Untyped                                                                               ;
; VCO_DIVIDE_BY                 ; 0                                            ; Untyped                                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                            ; Untyped                                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                            ; Untyped                                                                               ;
; VCO_MIN                       ; 0                                            ; Untyped                                                                               ;
; VCO_MAX                       ; 0                                            ; Untyped                                                                               ;
; VCO_CENTER                    ; 0                                            ; Untyped                                                                               ;
; PFD_MIN                       ; 0                                            ; Untyped                                                                               ;
; PFD_MAX                       ; 0                                            ; Untyped                                                                               ;
; M_INITIAL                     ; 0                                            ; Untyped                                                                               ;
; M                             ; 0                                            ; Untyped                                                                               ;
; N                             ; 1                                            ; Untyped                                                                               ;
; M2                            ; 1                                            ; Untyped                                                                               ;
; N2                            ; 1                                            ; Untyped                                                                               ;
; SS                            ; 1                                            ; Untyped                                                                               ;
; C0_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C1_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C2_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C3_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C4_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C5_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C6_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C7_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C8_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C9_HIGH                       ; 0                                            ; Untyped                                                                               ;
; C0_LOW                        ; 0                                            ; Untyped                                                                               ;
; C1_LOW                        ; 0                                            ; Untyped                                                                               ;
; C2_LOW                        ; 0                                            ; Untyped                                                                               ;
; C3_LOW                        ; 0                                            ; Untyped                                                                               ;
; C4_LOW                        ; 0                                            ; Untyped                                                                               ;
; C5_LOW                        ; 0                                            ; Untyped                                                                               ;
; C6_LOW                        ; 0                                            ; Untyped                                                                               ;
; C7_LOW                        ; 0                                            ; Untyped                                                                               ;
; C8_LOW                        ; 0                                            ; Untyped                                                                               ;
; C9_LOW                        ; 0                                            ; Untyped                                                                               ;
; C0_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C1_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C2_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C3_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C4_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C5_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C6_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C7_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C8_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C9_INITIAL                    ; 0                                            ; Untyped                                                                               ;
; C0_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C1_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C2_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C3_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C4_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C5_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C6_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C7_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C8_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C9_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; C0_PH                         ; 0                                            ; Untyped                                                                               ;
; C1_PH                         ; 0                                            ; Untyped                                                                               ;
; C2_PH                         ; 0                                            ; Untyped                                                                               ;
; C3_PH                         ; 0                                            ; Untyped                                                                               ;
; C4_PH                         ; 0                                            ; Untyped                                                                               ;
; C5_PH                         ; 0                                            ; Untyped                                                                               ;
; C6_PH                         ; 0                                            ; Untyped                                                                               ;
; C7_PH                         ; 0                                            ; Untyped                                                                               ;
; C8_PH                         ; 0                                            ; Untyped                                                                               ;
; C9_PH                         ; 0                                            ; Untyped                                                                               ;
; L0_HIGH                       ; 1                                            ; Untyped                                                                               ;
; L1_HIGH                       ; 1                                            ; Untyped                                                                               ;
; G0_HIGH                       ; 1                                            ; Untyped                                                                               ;
; G1_HIGH                       ; 1                                            ; Untyped                                                                               ;
; G2_HIGH                       ; 1                                            ; Untyped                                                                               ;
; G3_HIGH                       ; 1                                            ; Untyped                                                                               ;
; E0_HIGH                       ; 1                                            ; Untyped                                                                               ;
; E1_HIGH                       ; 1                                            ; Untyped                                                                               ;
; E2_HIGH                       ; 1                                            ; Untyped                                                                               ;
; E3_HIGH                       ; 1                                            ; Untyped                                                                               ;
; L0_LOW                        ; 1                                            ; Untyped                                                                               ;
; L1_LOW                        ; 1                                            ; Untyped                                                                               ;
; G0_LOW                        ; 1                                            ; Untyped                                                                               ;
; G1_LOW                        ; 1                                            ; Untyped                                                                               ;
; G2_LOW                        ; 1                                            ; Untyped                                                                               ;
; G3_LOW                        ; 1                                            ; Untyped                                                                               ;
; E0_LOW                        ; 1                                            ; Untyped                                                                               ;
; E1_LOW                        ; 1                                            ; Untyped                                                                               ;
; E2_LOW                        ; 1                                            ; Untyped                                                                               ;
; E3_LOW                        ; 1                                            ; Untyped                                                                               ;
; L0_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; L1_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; G0_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; G1_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; G2_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; G3_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; E0_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; E1_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; E2_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; E3_INITIAL                    ; 1                                            ; Untyped                                                                               ;
; L0_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; L1_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; G0_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; G1_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; G2_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; G3_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; E0_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; E1_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; E2_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; E3_MODE                       ; BYPASS                                       ; Untyped                                                                               ;
; L0_PH                         ; 0                                            ; Untyped                                                                               ;
; L1_PH                         ; 0                                            ; Untyped                                                                               ;
; G0_PH                         ; 0                                            ; Untyped                                                                               ;
; G1_PH                         ; 0                                            ; Untyped                                                                               ;
; G2_PH                         ; 0                                            ; Untyped                                                                               ;
; G3_PH                         ; 0                                            ; Untyped                                                                               ;
; E0_PH                         ; 0                                            ; Untyped                                                                               ;
; E1_PH                         ; 0                                            ; Untyped                                                                               ;
; E2_PH                         ; 0                                            ; Untyped                                                                               ;
; E3_PH                         ; 0                                            ; Untyped                                                                               ;
; M_PH                          ; 0                                            ; Untyped                                                                               ;
; C1_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C2_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C3_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C4_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C5_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C6_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C7_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C8_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; C9_USE_CASC_IN                ; OFF                                          ; Untyped                                                                               ;
; CLK0_COUNTER                  ; G0                                           ; Untyped                                                                               ;
; CLK1_COUNTER                  ; G0                                           ; Untyped                                                                               ;
; CLK2_COUNTER                  ; G0                                           ; Untyped                                                                               ;
; CLK3_COUNTER                  ; G0                                           ; Untyped                                                                               ;
; CLK4_COUNTER                  ; G0                                           ; Untyped                                                                               ;
; CLK5_COUNTER                  ; G0                                           ; Untyped                                                                               ;
; CLK6_COUNTER                  ; E0                                           ; Untyped                                                                               ;
; CLK7_COUNTER                  ; E1                                           ; Untyped                                                                               ;
; CLK8_COUNTER                  ; E2                                           ; Untyped                                                                               ;
; CLK9_COUNTER                  ; E3                                           ; Untyped                                                                               ;
; L0_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; L1_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; G0_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; G1_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; G2_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; G3_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; E0_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; E1_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; E2_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; E3_TIME_DELAY                 ; 0                                            ; Untyped                                                                               ;
; M_TIME_DELAY                  ; 0                                            ; Untyped                                                                               ;
; N_TIME_DELAY                  ; 0                                            ; Untyped                                                                               ;
; EXTCLK3_COUNTER               ; E3                                           ; Untyped                                                                               ;
; EXTCLK2_COUNTER               ; E2                                           ; Untyped                                                                               ;
; EXTCLK1_COUNTER               ; E1                                           ; Untyped                                                                               ;
; EXTCLK0_COUNTER               ; E0                                           ; Untyped                                                                               ;
; ENABLE0_COUNTER               ; L0                                           ; Untyped                                                                               ;
; ENABLE1_COUNTER               ; L0                                           ; Untyped                                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                                            ; Untyped                                                                               ;
; LOOP_FILTER_R                 ;  1.000000                                    ; Untyped                                                                               ;
; LOOP_FILTER_C                 ; 5                                            ; Untyped                                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                         ; Untyped                                                                               ;
; LOOP_FILTER_R_BITS            ; 9999                                         ; Untyped                                                                               ;
; LOOP_FILTER_C_BITS            ; 9999                                         ; Untyped                                                                               ;
; VCO_POST_SCALE                ; 0                                            ; Untyped                                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                            ; Untyped                                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                            ; Untyped                                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                            ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV                                   ; Untyped                                                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK0                     ; PORT_USED                                    ; Untyped                                                                               ;
; PORT_CLK1                     ; PORT_USED                                    ; Untyped                                                                               ;
; PORT_CLK2                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK3                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK4                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK5                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK6                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK7                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK8                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLK9                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_INCLK1                   ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_INCLK0                   ; PORT_USED                                    ; Untyped                                                                               ;
; PORT_FBIN                     ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_PLLENA                   ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_ARESET                   ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_PFDENA                   ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_LOCKED                   ; PORT_USED                                    ; Untyped                                                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_FBOUT                    ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                                  ; Untyped                                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                            ; Untyped                                                                               ;
; M_TEST_SOURCE                 ; 5                                            ; Untyped                                                                               ;
; C0_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C1_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C2_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C3_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C4_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C5_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C6_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C7_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C8_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; C9_TEST_SOURCE                ; 5                                            ; Untyped                                                                               ;
; CBXI_PARAMETER                ; altpcierd_reconfig_clk_pll_altpll            ; Untyped                                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                         ; Untyped                                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                            ; Untyped                                                                               ;
; WIDTH_CLOCK                   ; 10                                           ; Signed Integer                                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                            ; Untyped                                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                          ; Untyped                                                                               ;
; DEVICE_FAMILY                 ; Stratix IV                                   ; Untyped                                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                       ; Untyped                                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                          ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS             ; ON                                           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                                          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                                           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                          ; IGNORE_CASCADE                                                                        ;
+-------------------------------+----------------------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; HIP_SV         ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app ;
+------------------------+---------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------+
; AVALON_WADDR           ; 12            ; Signed Integer                                                                                 ;
; AVALON_WDATA           ; 128           ; Signed Integer                                                                                 ;
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                 ;
; MAX_PAYLOAD_SIZE_BYTE  ; 256           ; Signed Integer                                                                                 ;
; BOARD_DEMO             ; 1             ; Signed Integer                                                                                 ;
; TL_SELECTION           ; 7             ; Signed Integer                                                                                 ;
; CLK_250_APP            ; 0             ; Signed Integer                                                                                 ;
; ECRC_FORWARD_CHECK     ; 0             ; Signed Integer                                                                                 ;
; ECRC_FORWARD_GENER     ; 0             ; Signed Integer                                                                                 ;
; CHECK_RX_BUFFER_CPL    ; 1             ; Signed Integer                                                                                 ;
; CHECK_BUS_MASTER_ENA   ; 1             ; Signed Integer                                                                                 ;
; AVALON_ST_128          ; 1             ; Signed Integer                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                         ;
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                 ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                 ;
; USE_MSI                ; 1             ; Signed Integer                                                                                 ;
; USE_DMAWRITE           ; 1             ; Signed Integer                                                                                 ;
; USE_DMAREAD            ; 1             ; Signed Integer                                                                                 ;
; USE_RCSLAVE            ; 0             ; Signed Integer                                                                                 ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_NUMTAG          ; 32    ; Signed Integer                                                                                                                                                ;
; CHECK_RX_BUFFER_CPL ; 1     ; Signed Integer                                                                                                                                                ;
; CPLD_64K_BOUNDARY   ; 1     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                         ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                         ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5js1      ; Untyped                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX_PIPE_REQ    ; 0     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128 ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX_PIPE_REQ        ; 0     ; Signed Integer                                                                                                                                                              ;
; ECRC_FORWARD_GENER ; 0     ; Signed Integer                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                           ;
; lpm_width               ; 133         ; Signed Integer                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 32          ; Signed Integer                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_tl61 ; Untyped                                                                                                                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128 ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ECRC_FORWARD_CHECK ; 0     ; Signed Integer                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                           ;
; lpm_width               ; 156         ; Signed Integer                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                                                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_g741 ; Untyped                                                                                                                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                   ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------+
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                         ;
; AVALON_WADDR           ; 12            ; Signed Integer                                                                                                                         ;
; CHECK_BUS_MASTER_ENA   ; 1             ; Signed Integer                                                                                                                         ;
; AVALON_WDATA           ; 128           ; Signed Integer                                                                                                                         ;
; MAX_PAYLOAD_SIZE_BYTE  ; 256           ; Signed Integer                                                                                                                         ;
; BOARD_DEMO             ; 1             ; Signed Integer                                                                                                                         ;
; TL_SELECTION           ; 7             ; Signed Integer                                                                                                                         ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                         ;
; CLK_250_APP            ; 0             ; Signed Integer                                                                                                                         ;
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                         ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                         ;
; USE_MSI                ; 1             ; Signed Integer                                                                                                                         ;
; USE_DMAWRITE           ; 1             ; Signed Integer                                                                                                                         ;
; USE_DMAREAD            ; 1             ; Signed Integer                                                                                                                         ;
; AVALON_ST_128          ; 1             ; Signed Integer                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                 ;
; CDMA_AST_RXWS_LATENCY  ; 2             ; Signed Integer                                                                                                                         ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                              ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DIRECTION              ; 1             ; Signed Integer                                                                                                                                                    ;
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                                                    ;
; FIFO_WIDTHU            ; 6             ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH             ; 64            ; Signed Integer                                                                                                                                                    ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                                                    ;
; RC_SLAVE_USETAG        ; 0             ; Signed Integer                                                                                                                                                    ;
; USE_DMAWRITE           ; 1             ; Signed Integer                                                                                                                                                    ;
; USE_DMAREAD            ; 1             ; Signed Integer                                                                                                                                                    ;
; MAX_PAYLOAD            ; 256           ; Signed Integer                                                                                                                                                    ;
; AVALON_WADDR           ; 12            ; Signed Integer                                                                                                                                                    ;
; AVALON_WDATA           ; 128           ; Signed Integer                                                                                                                                                    ;
; AVALON_ST_128          ; 1             ; Signed Integer                                                                                                                                                    ;
; BOARD_DEMO             ; 1             ; Signed Integer                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                            ;
; USE_MSI                ; 1             ; Signed Integer                                                                                                                                                    ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                                                    ;
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                                                    ;
; TL_SELECTION           ; 7             ; Signed Integer                                                                                                                                                    ;
; DISPLAY_SM             ; 1             ; Signed Integer                                                                                                                                                    ;
; DT_EP_ADDR_SPEC        ; 0             ; Signed Integer                                                                                                                                                    ;
; AVALON_BYTE_WIDTH      ; 16            ; Signed Integer                                                                                                                                                    ;
; CDMA_AST_RXWS_LATENCY  ; 2             ; Signed Integer                                                                                                                                                    ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RC_64BITS_ADDR ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; AVALON_ST_128  ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                  ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                                                                                        ;
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                                                                                        ;
; DIRECTION              ; 1             ; Signed Integer                                                                                                                                                                                        ;
; FIFO_DEPTH             ; 64            ; Signed Integer                                                                                                                                                                                        ;
; FIFO_WIDTHU            ; 6             ; Signed Integer                                                                                                                                                                                        ;
; FIFO_WIDTH             ; 128           ; Signed Integer                                                                                                                                                                                        ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                                                                                        ;
; AVALON_ST_128          ; 1             ; Signed Integer                                                                                                                                                                                        ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                ;
; CDMA_AST_RXWS_LATENCY  ; 2             ; Signed Integer                                                                                                                                                                                        ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Signed Integer                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 2           ; Signed Integer                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_dog ; Untyped                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; lpm_width               ; 141         ; Signed Integer                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_3441 ; Untyped                                                                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128 ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                    ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_PAYLOAD            ; 256           ; Signed Integer                                                                                                                                                                                                          ;
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                                                                                                          ;
; FIFO_WIDTH             ; 128           ; Signed Integer                                                                                                                                                                                                          ;
; AVALON_WADDR           ; 12            ; Signed Integer                                                                                                                                                                                                          ;
; AVALON_WDATA           ; 128           ; Signed Integer                                                                                                                                                                                                          ;
; BOARD_DEMO             ; 1             ; Signed Integer                                                                                                                                                                                                          ;
; USE_MSI                ; 1             ; Signed Integer                                                                                                                                                                                                          ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                                                                                                          ;
; DMA_QWORD_ALIGN        ; 0             ; Signed Integer                                                                                                                                                                                                          ;
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                                  ;
; TL_SELECTION           ; 7             ; Signed Integer                                                                                                                                                                                                          ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                                                                                                          ;
; DT_EP_ADDR_SPEC        ; 0             ; Signed Integer                                                                                                                                                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Signed Integer                                                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 2           ; Signed Integer                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_dog ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Signed Integer                                                                                                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 2           ; Signed Integer                                                                                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_1sg ; Untyped                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                               ;
; lpm_width               ; 128         ; Signed Integer                                                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_u941 ; Untyped                                                                                                                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 128                  ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 128                  ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 16                   ; Signed Integer                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 16                   ; Signed Integer                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0212      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                             ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DIRECTION              ; 0             ; Signed Integer                                                                                                                                                   ;
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                                                   ;
; FIFO_WIDTHU            ; 6             ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH             ; 64            ; Signed Integer                                                                                                                                                   ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                                                   ;
; RC_SLAVE_USETAG        ; 0             ; Signed Integer                                                                                                                                                   ;
; USE_DMAWRITE           ; 1             ; Signed Integer                                                                                                                                                   ;
; USE_DMAREAD            ; 1             ; Signed Integer                                                                                                                                                   ;
; MAX_PAYLOAD            ; 256           ; Signed Integer                                                                                                                                                   ;
; AVALON_WADDR           ; 12            ; Signed Integer                                                                                                                                                   ;
; AVALON_WDATA           ; 128           ; Signed Integer                                                                                                                                                   ;
; AVALON_ST_128          ; 1             ; Signed Integer                                                                                                                                                   ;
; BOARD_DEMO             ; 1             ; Signed Integer                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                           ;
; USE_MSI                ; 1             ; Signed Integer                                                                                                                                                   ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                                                   ;
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                                                   ;
; TL_SELECTION           ; 0             ; Signed Integer                                                                                                                                                   ;
; DISPLAY_SM             ; 1             ; Signed Integer                                                                                                                                                   ;
; DT_EP_ADDR_SPEC        ; 0             ; Signed Integer                                                                                                                                                   ;
; AVALON_BYTE_WIDTH      ; 16            ; Signed Integer                                                                                                                                                   ;
; CDMA_AST_RXWS_LATENCY  ; 2             ; Signed Integer                                                                                                                                                   ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RC_64BITS_ADDR ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; AVALON_ST_128  ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                                                                                       ;
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                                                                                       ;
; DIRECTION              ; 0             ; Signed Integer                                                                                                                                                                                       ;
; FIFO_DEPTH             ; 64            ; Signed Integer                                                                                                                                                                                       ;
; FIFO_WIDTHU            ; 6             ; Signed Integer                                                                                                                                                                                       ;
; FIFO_WIDTH             ; 128           ; Signed Integer                                                                                                                                                                                       ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                                                                                       ;
; AVALON_ST_128          ; 1             ; Signed Integer                                                                                                                                                                                       ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                               ;
; CDMA_AST_RXWS_LATENCY  ; 2             ; Signed Integer                                                                                                                                                                                       ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                       ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 2           ; Signed Integer                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_dog ; Untyped                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; lpm_width               ; 141         ; Signed Integer                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3441 ; Untyped                                                                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_NUMTAG             ; 32            ; Signed Integer                                                                                                                                                                                                       ;
; RC_SLAVE_USETAG        ; 0             ; Signed Integer                                                                                                                                                                                                       ;
; FIFO_WIDTH             ; 128           ; Signed Integer                                                                                                                                                                                                       ;
; TXCRED_WIDTH           ; 36            ; Signed Integer                                                                                                                                                                                                       ;
; AVALON_WADDR           ; 12            ; Signed Integer                                                                                                                                                                                                       ;
; AVALON_WDATA           ; 128           ; Signed Integer                                                                                                                                                                                                       ;
; BOARD_DEMO             ; 1             ; Signed Integer                                                                                                                                                                                                       ;
; USE_MSI                ; 1             ; Signed Integer                                                                                                                                                                                                       ;
; USE_CREDIT_CTRL        ; 0             ; Signed Integer                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                               ;
; RC_64BITS_ADDR         ; 0             ; Signed Integer                                                                                                                                                                                                       ;
; AVALON_BYTE_WIDTH      ; 16            ; Signed Integer                                                                                                                                                                                                       ;
; DT_EP_ADDR_SPEC        ; 0             ; Signed Integer                                                                                                                                                                                                       ;
; CDMA_AST_RXWS_LATENCY  ; 2             ; Signed Integer                                                                                                                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                       ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 2           ; Signed Integer                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_dog ; Untyped                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Signed Integer                                                                                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                                                              ;
; LPM_PIPELINE           ; 2           ; Signed Integer                                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_1sg ; Untyped                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; lpm_width               ; 5           ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 30          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ie31 ; Untyped                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; lpm_width               ; 5           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_NUMWORDS            ; 30          ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_ie31 ; Untyped                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                ;
; WIDTH_A                            ; 26                   ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WIDTH_B                            ; 26                   ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_g8t1      ; Untyped                                                                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; lpm_width               ; 162         ; Signed Integer                                                                                                                                                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_6441 ; Untyped                                                                                                                                                                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVALON_WDATA      ; 128   ; Signed Integer                                                                                                                                                                            ;
; AVALON_WADDR      ; 12    ; Signed Integer                                                                                                                                                                            ;
; AVALON_ST_128     ; 1     ; Signed Integer                                                                                                                                                                            ;
; AVALON_BYTE_WIDTH ; 16    ; Signed Integer                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVALON_ST_128   ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; AVALON_WDATA    ; 128   ; Signed Integer                                                                                                                                                                                                                                     ;
; AVALON_BE_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; MEM_ADDR_WIDTH  ; 12    ; Signed Integer                                                                                                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; lpm_width               ; 128         ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 10          ; Signed Integer                                                                                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_5e61 ; Untyped                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                           ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                                        ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH          ; 34             ; Untyped                                                                                                                                                                                                                                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_kns ; Untyped                                                                                                                                                                                                                                                                        ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 255                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 255                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram                                                                                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram                                                                                                                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 26                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 26                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                       ;
; Entity Instance               ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                       ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 9                                                                                                                                                                                                                                                    ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128                                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 133                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128                                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 156                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 141                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo              ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 128                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 141                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 5                                                                                                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 30                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 5                                                                                                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 30                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 162                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 128                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 34                                                                                                                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_desc[119..106] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; tx_desc[95..80]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; tx_desc[127]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma_sm_rx_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dt_fifo_q_4K_bound ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; tx_ready_other_dma     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; tx_have_creds          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; tx_desc[119..106]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; tx_desc[95..80]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; tx_desc[127]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; requester_mrdmwr_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; descriptor_mrd_cycle   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; init                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; dma_sm                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; read_address           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; read                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; read_wait              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; tx_desc[119..106]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tx_desc[95..80]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tx_desc[127]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tx_have_creds          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; requester_mrdmwr_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; descriptor_mrd_cycle   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; init                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dma_sm                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; write_byteena          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_be                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_data             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; write_address          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; write                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; write_wait             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; tx_mask0 ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                       ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_ecrc_check_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; app_msi_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app"              ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; aer_msi_num               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfg_tcvcmap               ; Input  ; Info     ; Stuck at GND                                                                        ;
; ko_cpl_spc_vc0[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ko_cpl_spc_vc0[6..4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ko_cpl_spc_vc0[19..17]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ko_cpl_spc_vc0[13..7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ko_cpl_spc_vc0[3..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; msi_stream_data0          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; msi_stream_ready0         ; Input  ; Info     ; Stuck at GND                                                                        ;
; msi_stream_valid0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pm_data                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_stream_data0_0[71..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_stream_data0_1[74..73] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_stream_data0_1[71..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_stream_mask0           ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk"          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cplerr_lmi_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus"                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cfg_io_bas  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_np_bas  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_pr_bas  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_tcvcmap ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_io_lim  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cfg_np_lim  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cfg_pr_lim  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; data_valid               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; logical_channel_address  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; read                     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; reconfig_fromgxb[33..17] ; Input  ; Info     ; Stuck at GND                                                                                               ;
; rx_eqctrl                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; rx_eqctrl_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; rx_eqdcgain              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; rx_eqdcgain_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; tx_preemp_0t             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; tx_preemp_0t_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; tx_preemp_1t             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; tx_preemp_1t_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; tx_preemp_2t             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; tx_preemp_2t_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; tx_vodctrl               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; tx_vodctrl_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; write_all                ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                          ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; hpg_ctrler          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; rx_fifo_empty0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; rx_fifo_full0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; tx_fifo_full0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; tx_fifo_rdptr0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; tx_fifo_wrptr0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; derr_cor_ext_rcv0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; derr_cor_ext_rpl    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; derr_rpl            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; ko_cpl_spc_vc0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; npd_alloc_1cred_vc0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; npd_cred_vio_vc0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; nph_alloc_1cred_vc0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; nph_cred_vio_vc0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; r2c_err0            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; rc_rx_digitalreset  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; reset_status        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; suc_spd_neg         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------+
; lane_act   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; lmi_dout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; ltssm      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; pm_auxpwr  ; Input  ; Info     ; Stuck at GND                                                                              ;
; pm_data    ; Input  ; Info     ; Stuck at GND                                                                              ;
; pm_event   ; Input  ; Info     ; Stuck at GND                                                                              ;
; rx_st_err0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core"                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; lane_width_code    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; local_rstn         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; phy_sel_code       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pipe_mode          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; powerdown_ext      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ref_clk_sel_code   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rxpolarity0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rxpolarity1_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rxpolarity2_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rxpolarity3_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; test_in[39..33]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[31..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[2..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; test_in[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[3]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; txcompl0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txcompl1_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txcompl2_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txcompl3_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdata0_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdata1_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdata2_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdata3_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdatak0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdatak1_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdatak2_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdatak3_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdetectrx_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txelecidle0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txelecidle1_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txelecidle2_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txelecidle3_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pclk_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clk250_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clk500_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcie_reconfig_busy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rate_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rc_pll_locked      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpcierd_compliance_test:pcie_compliance_test_enable" ;
+--------------------------+-------+----------+-------------------------------------+
; Port                     ; Type  ; Severity ; Details                             ;
+--------------------------+-------+----------+-------------------------------------+
; req_compliance_soft_ctrl ; Input ; Info     ; Stuck at GND                        ;
+--------------------------+-------+----------+-------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:54     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 20 16:00:59 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_hip_s4gx_gen2_x4_128_example_chaining_top -c pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128.v
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128
Info: Found 1 design units, including 1 entities, in source file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_core.v
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128_core
Warning: Using design file pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_example_chaining_top" for the top level hierarchy
Warning: Using design file altpcierd_compliance_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_compliance_test
Info: Elaborating entity "altpcierd_compliance_test" for hierarchy "altpcierd_compliance_test:pcie_compliance_test_enable"
Warning: Using design file pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core"
Warning: Using design file pcie_hip_s4gx_gen2_x4_128_plus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128_plus
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_plus" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus"
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap"
Warning: Using design file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa
    Info: Found entity 2: pcie_hip_s4gx_gen2_x4_128_serdes
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_serdes" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes"
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component"
Warning (10034): Output port "rx_patterndetect" at pcie_hip_s4gx_gen2_x4_128_serdes.v(116) has no driver
Warning (10034): Output port "rx_syncstatus" at pcie_hip_s4gx_gen2_x4_128_serdes.v(119) has no driver
Warning: Using design file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcie_rs_serdes
Info: Elaborating entity "altpcie_rs_serdes" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes"
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_core" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper"
Info: Found 4 design units, including 4 entities, in source file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_hip_pipen1b.v
    Info: Found entity 1: altpcie_hip_pipen1b
    Info: Found entity 2: alt4gxb_reset_controller
    Info: Found entity 3: altpcie_txcred_patch
    Info: Found entity 4: altpcie_pcie_reconfig_bridge
Info: Elaborating entity "altpcie_hip_pipen1b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"
Info: Found 56 design units, including 56 entities, in source file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/pciexp_dcram.v
    Info: Found entity 1: pciexp_dcram
    Info: Found entity 2: altpciexpav_app
    Info: Found entity 3: altpciexpav_tlbp_app
    Info: Found entity 4: altpciexpav_lite_app
    Info: Found entity 5: altpciexpav_tlbp_intfc
    Info: Found entity 6: altpciexpav_a2p_addrtrans
    Info: Found entity 7: altpciexpav_a2p_fixtrans
    Info: Found entity 8: altpciexpav_a2p_vartrans
    Info: Found entity 9: altpciexpav_fifo
    Info: Found entity 10: altpciexpav_clksync
    Info: Found entity 11: altpciexpav_cr_avalon
    Info: Found entity 12: altpciexpav_cr_interrupt
    Info: Found entity 13: altpciexpav_cr_mailbox
    Info: Found entity 14: altpciexpav_p2a_addrtrans
    Info: Found entity 15: altpciexpav_rxavl_cntrl
    Info: Found entity 16: altpciexpav_rxavl_resp
    Info: Found entity 17: altpciexpav_rx_cntrl
    Info: Found entity 18: altpciexpav_tx_cntrl
    Info: Found entity 19: altpciexpav_txavl_cntrl
    Info: Found entity 20: altpciexpav_txresp_cntrl
    Info: Found entity 21: altpciexpav_rxcpl_cntrl
    Info: Found entity 22: altpciexpav_control_register
    Info: Found entity 23: altpciexpav_rx
    Info: Found entity 24: altpciexpav_tx
    Info: Found entity 25: altpciexpav_stif_app
    Info: Found entity 26: altpciexpav_stif_a2p_addrtrans
    Info: Found entity 27: altpciexpav_stif_a2p_fixtrans
    Info: Found entity 28: altpciexpav_stif_a2p_vartrans
    Info: Found entity 29: altpciexpav_stif_control_register
    Info: Found entity 30: altpciexpav_stif_cr_avalon
    Info: Found entity 31: altpciexpav_stif_cr_interrupt
    Info: Found entity 32: altpciexpav_stif_cr_mailbox
    Info: Found entity 33: altpciexpav_stif_p2a_addrtrans
    Info: Found entity 34: altpciexpav_stif_reg_fifo
    Info: Found entity 35: altpciexpav_stif_rx
    Info: Found entity 36: altpciexpav_stif_rx_cntrl
    Info: Found entity 37: altpciexpav_stif_rx_resp
    Info: Found entity 38: altpciexpav_stif_tx
    Info: Found entity 39: altpciexpav_stif_tx_cntrl
    Info: Found entity 40: altpciexpav_stif_txavl_cntrl
    Info: Found entity 41: altpciexpav_stif_txresp_cntrl
    Info: Found entity 42: alt2gxb_reset_controller
    Info: Found entity 43: pciexp125_rxfilter
    Info: Found entity 44: altpcierd_hcab_fifo_lkahd
    Info: Found entity 45: altpcierd_hcab_fifo
    Info: Found entity 46: altpcierd_hcab_msibridge
    Info: Found entity 47: altpcierd_hcab_npbypassctl
    Info: Found entity 48: altpcierd_hcab_rxbridge
    Info: Found entity 49: altpcierd_hcab_rx
    Info: Found entity 50: altpcierd_hcab_sideband
    Info: Found entity 51: altpcierd_hcab_txbridge
    Info: Found entity 52: altpcierd_hcab_txbridge_withbypass
    Info: Found entity 53: altpcierd_hcab_txcred
    Info: Found entity 54: altpcierd_hcab_tx_pktordering
    Info: Found entity 55: altpcierd_hcab_tx
    Info: Found entity 56: altpcierd_hcab_top
Info: Elaborating entity "pciexp_dcram" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix GX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "255"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "width_b" = "255"
    Info: Parameter "widthad_b" = "15"
    Info: Parameter "numwords_b" = "32768"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j3l1.tdf
    Info: Found entity 1: altsyncram_j3l1
Info: Elaborating entity "altsyncram_j3l1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf
    Info: Found entity 1: decode_gpa
Info: Elaborating entity "decode_gpa" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_gpa:decode2"
Info: Found 1 design units, including 1 entities, in source file db/decode_95a.tdf
    Info: Found entity 1: decode_95a
Info: Elaborating entity "decode_95a" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_95a:rden_decode_b"
Info: Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info: Found entity 1: mux_4nb
Info: Elaborating entity "mux_4nb" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|mux_4nb:mux3"
Info: Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
Info: Elaborating entity "altpcie_txcred_patch" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0"
Warning: Using design file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_reconfig_4sgx.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: altpcie_reconfig_4sgx_alt_dprio_2vj
    Info: Found entity 2: altpcie_reconfig_4sgx_mux_c6a
    Info: Found entity 3: altpcie_reconfig_4sgx_mux_46a
    Info: Found entity 4: altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1
    Info: Found entity 5: altpcie_reconfig_4sgx
Info: Elaborating entity "altpcie_reconfig_4sgx" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig"
Info: Elaborating entity "altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component"
Warning (10858): Verilog HDL warning at altpcie_reconfig_4sgx.v(646): object is_global_clk_div_mode used but never assigned
Warning (10030): Net "is_global_clk_div_mode" at altpcie_reconfig_4sgx.v(646) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "alt_cal" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration" with the following parameter:
    Info: Parameter "channel_address_width" = "3"
    Info: Parameter "number_of_channels" = "8"
    Info: Parameter "sim_model_mode" = "FALSE"
    Info: Parameter "lpm_type" = "alt_cal"
Info: Elaborating entity "lpm_mux" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux", which is child of megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration"
Info: Found 1 design units, including 1 entities, in source file db/mux_foc.tdf
    Info: Found entity 1: mux_foc
Info: Elaborating entity "mux_foc" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated"
Info: Elaborating entity "alt_cal_edge_detect" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det", which is child of megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration"
Info: Elaborating entity "altpcie_reconfig_4sgx_alt_dprio_2vj" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr" with the following parameter:
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_b0e.tdf
    Info: Found entity 1: cmpr_b0e
Info: Elaborating entity "cmpr_b0e" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter:
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_n3e.tdf
    Info: Found entity 1: cmpr_n3e
Info: Elaborating entity "cmpr_n3e" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_n3e:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr" with the following parameter:
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_1md.tdf
    Info: Found entity 1: cmpr_1md
Info: Elaborating entity "cmpr_1md" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr|cmpr_1md:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter" with the following parameter:
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_52h.tdf
    Info: Found entity 1: cntr_52h
Info: Elaborating entity "cntr_52h" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated"
Info: Elaborating entity "lpm_decode" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode" with the following parameter:
    Info: Parameter "lpm_decodes" = "8"
    Info: Parameter "lpm_width" = "3"
    Info: Parameter "lpm_type" = "lpm_decode"
Info: Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf
    Info: Found entity 1: decode_b8f
Info: Elaborating entity "decode_b8f" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode|decode_b8f:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1" with the following parameter:
    Info: Parameter "lpm_width" = "4"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kgb.tdf
    Info: Found entity 1: add_sub_kgb
Info: Elaborating entity "add_sub_kgb" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1|add_sub_kgb:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6" with the following parameter:
    Info: Parameter "lpm_width" = "4"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2md.tdf
    Info: Found entity 1: cmpr_2md
Info: Elaborating entity "cmpr_2md" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6|cmpr_2md:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9" with the following parameter:
    Info: Parameter "lpm_width" = "4"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_55d.tdf
    Info: Found entity 1: cmpr_55d
Info: Elaborating entity "cmpr_55d" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9|cmpr_55d:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr" with the following parameter:
    Info: Parameter "lpm_modulus" = "8"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "3"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_lbj.tdf
    Info: Found entity 1: cntr_lbj
Info: Elaborating entity "cntr_lbj" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr|cntr_lbj:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr" with the following parameter:
    Info: Parameter "lpm_modulus" = "6"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "3"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf
    Info: Found entity 1: cntr_6ci
Info: Elaborating entity "cntr_6ci" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info: Found entity 1: cmpr_mdc
Info: Elaborating entity "cmpr_mdc" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated|cmpr_mdc:cmpr1"
Info: Elaborating entity "altpcie_reconfig_4sgx_mux_c6a" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_mux_c6a:aeq_ch_done_mux"
Info: Elaborating entity "altpcie_reconfig_4sgx_mux_46a" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_mux_46a:dprioout_mux"
Warning: Using design file pcie_hip_s4gx_gen2_x4_128_rs_hip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pcie_hip_s4gx_gen2_x4_128_rs_hip
Info: Elaborating entity "pcie_hip_s4gx_gen2_x4_128_rs_hip" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip"
Warning: Using design file altpcierd_reconfig_clk_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_reconfig_clk_pll
Info: Elaborating entity "altpcierd_reconfig_clk_pll" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll"
Info: Elaborating entity "altpll" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "4"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "5"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "10000"
    Info: Parameter "intended_device_family" = "Stratix IV"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpcierd_reconfig_clk_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_fbout" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clk6" = "PORT_UNUSED"
    Info: Parameter "port_clk7" = "PORT_UNUSED"
    Info: Parameter "port_clk8" = "PORT_UNUSED"
    Info: Parameter "port_clk9" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "using_fbmimicbidir_port" = "OFF"
    Info: Parameter "width_clock" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altpcierd_reconfig_clk_pll_altpll.v
    Info: Found entity 1: altpcierd_reconfig_clk_pll_altpll
Info: Elaborating entity "altpcierd_reconfig_clk_pll_altpll" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated"
Warning: Using design file altpcierd_tl_cfg_sample.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_tl_cfg_sample
Info: Elaborating entity "altpcierd_tl_cfg_sample" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus"
Warning: Using design file altpcierd_cplerr_lmi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_cplerr_lmi
Info: Elaborating entity "altpcierd_cplerr_lmi" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk"
Warning: Using design file altpcierd_example_app_chaining.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: altpcierd_example_app_chaining
    Info: Found entity 2: altpcierd_tx_req_reg
Warning (10222): Verilog HDL Parameter Declaration warning at altpcierd_example_app_chaining.v(591): Parameter Declaration in module "altpcierd_example_app_chaining" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at altpcierd_example_app_chaining.v(592): Parameter Declaration in module "altpcierd_example_app_chaining" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at altpcierd_example_app_chaining.v(593): Parameter Declaration in module "altpcierd_example_app_chaining" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at altpcierd_example_app_chaining.v(594): Parameter Declaration in module "altpcierd_example_app_chaining" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at altpcierd_example_app_chaining.v(595): Parameter Declaration in module "altpcierd_example_app_chaining" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info: Elaborating entity "altpcierd_example_app_chaining" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app"
Warning: Using design file altpcierd_cpld_rx_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_cpld_rx_buffer
Info: Elaborating entity "altpcierd_cpld_rx_buffer" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_b" = "10"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5js1.tdf
    Info: Found entity 1: altsyncram_5js1
Info: Elaborating entity "altsyncram_5js1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram|altsyncram_5js1:auto_generated"
Warning: Using design file altpcierd_cdma_ast_msi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_cdma_ast_msi
Info: Elaborating entity "altpcierd_cdma_ast_msi" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i"
Info: Elaborating entity "altpcierd_tx_req_reg" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg"
Warning: Using design file altpcierd_cdma_ast_tx_128.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_cdma_ast_tx_128
Info: Elaborating entity "altpcierd_cdma_ast_tx_128" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128"
Warning (10858): Verilog HDL warning at altpcierd_cdma_ast_tx_128.v(69): object tx_stream_valid0_ecrc used but never assigned
Warning (10858): Verilog HDL warning at altpcierd_cdma_ast_tx_128.v(116): object user_rd_req used but never assigned
Warning (10858): Verilog HDL warning at altpcierd_cdma_ast_tx_128.v(118): object ecrc_stream_data0_0 used but never assigned
Warning (10858): Verilog HDL warning at altpcierd_cdma_ast_tx_128.v(119): object ecrc_stream_data0_1 used but never assigned
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Stratix IV"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "almost_full_value" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "133"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tl61.tdf
    Info: Found entity 1: scfifo_tl61
Info: Elaborating entity "scfifo_tl61" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_mq31.tdf
    Info: Found entity 1: a_dpfifo_mq31
Info: Elaborating entity "a_dpfifo_mq31" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uud1.tdf
    Info: Found entity 1: altsyncram_uud1
Info: Elaborating entity "altsyncram_uud1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_gp8.tdf
    Info: Found entity 1: cmpr_gp8
Info: Elaborating entity "cmpr_gp8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cmpr_gp8:almost_full_comparer"
Info: Elaborating entity "cmpr_gp8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cmpr_gp8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_r6b.tdf
    Info: Found entity 1: cntr_r6b
Info: Elaborating entity "cntr_r6b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_r6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_877.tdf
    Info: Found entity 1: cntr_877
Info: Elaborating entity "cntr_877" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_877:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_s6b.tdf
    Info: Found entity 1: cntr_s6b
Info: Elaborating entity "cntr_s6b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_s6b:wr_ptr"
Warning: Using design file altpcierd_cdma_ast_rx_128.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_cdma_ast_rx_128
Info: Elaborating entity "altpcierd_cdma_ast_rx_128" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128"
Warning (10858): Verilog HDL warning at altpcierd_cdma_ast_rx_128.v(79): object rx_stream_valid0_ecrc used but never assigned
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Stratix IV"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "156"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_g741.tdf
    Info: Found entity 1: scfifo_g741
Info: Elaborating entity "scfifo_g741" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v31.tdf
    Info: Found entity 1: a_dpfifo_3v31
Info: Elaborating entity "a_dpfifo_3v31" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o7e1.tdf
    Info: Found entity 1: altsyncram_o7e1
Info: Elaborating entity "altsyncram_o7e1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rq8.tdf
    Info: Found entity 1: cmpr_rq8
Info: Elaborating entity "cmpr_rq8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cmpr_rq8:almost_full_comparer"
Info: Elaborating entity "cmpr_rq8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cmpr_rq8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_v6b.tdf
    Info: Found entity 1: cntr_v6b
Info: Elaborating entity "cntr_v6b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_v6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_j87.tdf
    Info: Found entity 1: cntr_j87
Info: Elaborating entity "cntr_j87" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_j87:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_78b.tdf
    Info: Found entity 1: cntr_78b
Info: Elaborating entity "cntr_78b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr"
Warning: Using design file altpcierd_cdma_app_icm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_cdma_app_icm
Info: Elaborating entity "altpcierd_cdma_app_icm" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb"
Warning: Using design file altpcierd_dma_dt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_dma_dt
Info: Elaborating entity "altpcierd_dma_dt" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write"
Warning: Using design file altpcierd_dma_prg_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_dma_prg_reg
Info: Elaborating entity "altpcierd_dma_prg_reg" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg"
Warning: Using design file altpcierd_dma_descriptor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_dma_descriptor
Info: Elaborating entity "altpcierd_dma_descriptor" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor"
Info: Elaborating entity "lpm_add_sub" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_pipeline" = "2"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "64"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_dog.tdf
    Info: Found entity 1: add_sub_dog
Info: Elaborating entity "add_sub_dog" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "141"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_3441.tdf
    Info: Found entity 1: scfifo_3441
Info: Elaborating entity "scfifo_3441" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_mr31.tdf
    Info: Found entity 1: a_dpfifo_mr31
Info: Elaborating entity "a_dpfifo_mr31" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sud1.tdf
    Info: Found entity 1: altsyncram_sud1
Info: Elaborating entity "altsyncram_sud1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram"
Warning: Using design file altpcierd_write_dma_requester_128.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_write_dma_requester_128
Info: Elaborating entity "altpcierd_write_dma_requester_128" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128"
Info: Elaborating entity "lpm_add_sub" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info: Parameter "lpm_pipeline" = "2"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "64"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_1sg.tdf
    Info: Found entity 1: add_sub_1sg
Info: Elaborating entity "add_sub_1sg" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "128"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_u941.tdf
    Info: Found entity 1: scfifo_u941
Info: Elaborating entity "scfifo_u941" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h141.tdf
    Info: Found entity 1: a_dpfifo_h141
Info: Elaborating entity "a_dpfifo_h141" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qud1.tdf
    Info: Found entity 1: altsyncram_qud1
Info: Elaborating entity "altsyncram_qud1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_fp8.tdf
    Info: Found entity 1: cmpr_fp8
Info: Elaborating entity "cmpr_fp8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cmpr_fp8:almost_full_comparer"
Info: Elaborating entity "cmpr_fp8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cmpr_fp8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf
    Info: Found entity 1: cntr_q6b
Info: Elaborating entity "cntr_q6b" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_q6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_777.tdf
    Info: Found entity 1: cntr_777
Info: Elaborating entity "cntr_777" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_777:usedw_counter"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "widthad_b" = "12"
    Info: Parameter "width_a" = "128"
    Info: Parameter "width_b" = "128"
    Info: Parameter "width_byteena_a" = "16"
    Info: Parameter "width_byteena_b" = "16"
    Info: Parameter "byteena_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0212.tdf
    Info: Found entity 1: altsyncram_0212
Info: Elaborating entity "altsyncram_0212" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_0212:auto_generated"
Info: Elaborating entity "altpcierd_dma_dt" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read"
Info: Elaborating entity "altpcierd_dma_descriptor" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor"
Warning: Using design file altpcierd_read_dma_requester_128.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_read_dma_requester_128
Info: Elaborating entity "altpcierd_read_dma_requester_128" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128"
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_numwords" = "30"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ie31.tdf
    Info: Found entity 1: scfifo_ie31
Info: Elaborating entity "scfifo_ie31" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_5631.tdf
    Info: Found entity 1: a_dpfifo_5631
Info: Elaborating entity "a_dpfifo_5631" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eod1.tdf
    Info: Found entity 1: altsyncram_eod1
Info: Elaborating entity "altsyncram_eod1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram"
Info: Elaborating entity "cmpr_fp8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cmpr_fp8:almost_full_comparer"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "width_a" = "26"
    Info: Parameter "width_b" = "26"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g8t1.tdf
    Info: Found entity 1: altsyncram_g8t1
Info: Elaborating entity "altsyncram_g8t1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "162"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_6441.tdf
    Info: Found entity 1: scfifo_6441
Info: Elaborating entity "scfifo_6441" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_pr31.tdf
    Info: Found entity 1: a_dpfifo_pr31
Info: Elaborating entity "a_dpfifo_pr31" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2vd1.tdf
    Info: Found entity 1: altsyncram_2vd1
Info: Elaborating entity "altsyncram_2vd1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|altsyncram_2vd1:FIFOram"
Warning: Using design file altpcierd_rc_slave.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_rc_slave
Info: Elaborating entity "altpcierd_rc_slave" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave"
Warning: Using design file altpcierd_rxtx_downstream_intf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_rxtx_downstream_intf
Info: Elaborating entity "altpcierd_rxtx_downstream_intf" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf"
Info: Elaborating entity "scfifo" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo"
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "128"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "almost_full_value" = "10"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_5e61.tdf
    Info: Found entity 1: scfifo_5e61
Info: Elaborating entity "scfifo_5e61" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_m141.tdf
    Info: Found entity 1: a_dpfifo_m141
Info: Elaborating entity "a_dpfifo_m141" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tud1.tdf
    Info: Found entity 1: altsyncram_tud1
Info: Elaborating entity "altsyncram_tud1" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf
    Info: Found entity 1: cmpr_ep8
Info: Elaborating entity "cmpr_ep8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cmpr_ep8:almost_full_comparer"
Info: Elaborating entity "cmpr_ep8" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cmpr_ep8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf
    Info: Found entity 1: cntr_rkb
Info: Elaborating entity "cntr_rkb" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_rkb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf
    Info: Found entity 1: cntr_8l7
Info: Elaborating entity "cntr_8l7" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_8l7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf
    Info: Found entity 1: cntr_skb
Info: Elaborating entity "cntr_skb" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_skb:wr_ptr"
Warning: Using design file altpcierd_reg_access.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcierd_reg_access
Info: Elaborating entity "altpcierd_reg_access" for hierarchy "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_req" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[31]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[30]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[29]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[28]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[27]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[26]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[25]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[24]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[23]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[22]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[21]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[20]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[19]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[18]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[17]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[16]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[15]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[14]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[13]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[12]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[11]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[10]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[9]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[8]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[7]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[6]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[5]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[4]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[3]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[2]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[1]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_wr_data[0]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_addr[2]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_addr[1]" is missing source, defaulting to GND
    Warning (12110): Net "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|ctl_addr[0]" is missing source, defaulting to GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[33]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[64]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[65]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[66]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[67]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[68]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[69]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[70]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[71]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[72]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[73]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[74]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[75]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[76]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[77]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[78]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[79]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[128]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[129]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[130]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[131]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[132]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[133]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[134]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[135]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[136]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[137]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[138]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[139]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[140]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[64]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[65]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[66]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[67]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[68]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[69]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[70]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[71]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[72]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[73]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[74]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[75]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[76]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[77]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[78]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[79]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram|q_b[135]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram|q_b[137]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram|q_b[138]"
        Warning (14320): Synthesized away node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram|q_b[129]"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w0_n0_mux_dataout~synth
    Warning: Found clock multiplexer pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w1_n0_mux_dataout~synth
    Warning: Found clock multiplexer pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w2_n0_mux_dataout~synth
    Warning: Found clock multiplexer pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w3_n0_mux_dataout~synth
Info: Timing-Driven Synthesis is running
Warning: Flipped 1 bits in user-encoded state machine |pcie_hip_s4gx_gen2_x4_128_example_chaining_top|pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_wr_addr[3]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 34
        Info: Parameter POWER_UP_STATE set to DONT_CARE
Info: Elaborated megafunction instantiation "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0"
Info: Instantiated megafunction "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "34"
    Info: Parameter "POWER_UP_STATE" = "DONT_CARE"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_kns.tdf
    Info: Found entity 1: shift_taps_kns
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0661.tdf
    Info: Found entity 1: altsyncram_0661
Info: Found 1 design units, including 1 entities, in source file db/cntr_4mf.tdf
    Info: Found entity 1: cntr_4mf
Info: Found 1 design units, including 1 entities, in source file db/cntr_o5h.tdf
    Info: Found entity 1: cntr_o5h
Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 571 registers lost all their fanouts during netlist optimizations. The first 571 are displayed below.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|inter_regrs_cin_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|inter_regrs_cin_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated|add_sub_cell_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dt_base_rc[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|inter_regrs_cin_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated|add_sub_cell_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[71]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[71]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[73]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[73]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[72]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[72]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d[129]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_sop_1" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_2ndposttap_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_2ndposttap_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_2ndposttap_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_2ndposttap_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemp_2t_inv_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_pretap_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_pretap_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_pretap_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemphasisctrl_pretap_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|tx_preemp_0t_inv_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[7]" lost all its fanouts during netlist optimizations.
    Info: Register "altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_soft_ctrl_r" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_addr_offset[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tagram_data_b[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tagram_data_b[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|tx_tag_addr_offset[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|tx_desc_addr_4k_4dw[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wren_data_reg" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|wr_addr_inc_reg" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_dt_fifo_byte[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_dt_fifo_byte[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_mrd_ack_byte[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|calc_4kbnd_mrd_ack_byte[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|calc_4kbnd_done_byte[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|calc_4kbnd_done_byte[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.DT_FIFO" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.DT_FIFO_RD_QW0" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.DT_FIFO_RD_QW1" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.TX_LENGTH" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.START_TX" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.MWR_REQ" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.MWR_DV" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.TX_DONE_WS" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.START_TX_UPD_DT" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last.MWR_REQ_UPD_DT" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|msi_req_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx~8" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_msi~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx_data_fifo~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_rx~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|cstate_tx~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_msi~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~2" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~3" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|cstate_last~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cplerr_lmi_sm~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|ret_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~21" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~22" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~23" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~24" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~25" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_ack_reg" lost all its fanouts during netlist optimizations.
Info: Starting physical synthesis optimizations for speed
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_cal
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info: Entity alt_cal_edge_detect
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
Info: Reading SDC File: '../../pcie_hip_s4gx_gen2_x4_128.sdc'
Info: Reading SDC File: 'pcie_hip_s4gx_gen2_x4_128_example.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock} -divide_by 4 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0]}
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[0] }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 20 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    0.400 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0]
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0]
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0]
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0]
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0]
    Info:    2.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0]
    Info:    0.400 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]
    Info:    0.400 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]
    Info:    0.400 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]
    Info:    0.400 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]
    Info:    0.400 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]
    Info:    8.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout
    Info:   20.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]
    Info:    8.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]
    Info:   10.000  free_100MHz
    Info:   10.000       refclk
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:19
Info: Generated suppressed messages file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|pll1"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cal_blk0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3"
    Info: Adding node "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0"
Warning: Ignored 129 Virtual Pin logic option assignments
    Warning: Ignored Virtual Pin assignment to "txelecidle2_ext".
    Warning: Ignored Virtual Pin assignment to "rxvalid1_ext".
    Warning: Ignored Virtual Pin assignment to "txcompl3_ext".
    Warning: Ignored Virtual Pin assignment to "rxelecidle1_ext".
    Warning: Ignored Virtual Pin assignment to "tx_st_eop0".
    Warning: Ignored Virtual Pin assignment to "rx_st_ready0".
    Warning: Ignored Virtual Pin assignment to "lmi_rden".
    Warning: Ignored Virtual Pin assignment to "rxdata3_ext".
    Warning: Ignored Virtual Pin assignment to "rx_fifo_full0".
    Warning: Ignored Virtual Pin assignment to "hpg_ctrler".
    Warning: Ignored Virtual Pin assignment to "rate_ext".
    Warning: Ignored Virtual Pin assignment to "crst".
    Warning: Ignored Virtual Pin assignment to "app_msi_tc".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_sts".
    Warning: Ignored Virtual Pin assignment to "txelecidle3_ext".
    Warning: Ignored Virtual Pin assignment to "rxvalid2_ext".
    Warning: Ignored Virtual Pin assignment to "txdatak0_ext".
    Warning: Ignored Virtual Pin assignment to "rxelecidle2_ext".
    Warning: Ignored Virtual Pin assignment to "phystatus_ext".
    Warning: Ignored Virtual Pin assignment to "rx_st_sop0".
    Warning: Ignored Virtual Pin assignment to "lmi_wren".
    Warning: Ignored Virtual Pin assignment to "rxstatus0_ext".
    Warning: Ignored Virtual Pin assignment to "rx_st_bardec0".
    Warning: Ignored Virtual Pin assignment to "ko_cpl_spc_vc0".
    Warning: Ignored Virtual Pin assignment to "derr_cor_ext_rcv0".
    Warning: Ignored Virtual Pin assignment to "busy_altgxb_reconfig".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_sts_wr".
    Warning: Ignored Virtual Pin assignment to "rxvalid3_ext".
    Warning: Ignored Virtual Pin assignment to "txdatak1_ext".
    Warning: Ignored Virtual Pin assignment to "rxelecidle3_ext".
    Warning: Ignored Virtual Pin assignment to "pld_clk".
    Warning: Ignored Virtual Pin assignment to "rx_st_valid0".
    Warning: Ignored Virtual Pin assignment to "ltssm".
    Warning: Ignored Virtual Pin assignment to "rxstatus1_ext".
    Warning: Ignored Virtual Pin assignment to "rx_st_be0".
    Warning: Ignored Virtual Pin assignment to "l2_exit".
    Warning: Ignored Virtual Pin assignment to "derr_cor_ext_rpl".
    Warning: Ignored Virtual Pin assignment to "tx_st_err0".
    Warning: Ignored Virtual Pin assignment to "cal_blk_clk".
    Warning: Ignored Virtual Pin assignment to "tx_cred0".
    Warning: Ignored Virtual Pin assignment to "srst".
    Warning: Ignored Virtual Pin assignment to "rc_pll_locked".
    Warning: Ignored Virtual Pin assignment to "rxpolarity0_ext".
    Warning: Ignored Virtual Pin assignment to "pll_powerdown".
    Warning: Ignored Virtual Pin assignment to "rxdatak0_ext".
    Warning: Ignored Virtual Pin assignment to "npd_alloc_1cred_vc0".
    Warning: Ignored Virtual Pin assignment to "rxstatus2_ext".
    Warning: Ignored Virtual Pin assignment to "lane_act".
    Warning: Ignored Virtual Pin assignment to "derr_rpl".
    Warning: Ignored Virtual Pin assignment to "tx_st_ready0".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_empty0".
    Warning: Ignored Virtual Pin assignment to "suc_spd_neg".
    Warning: Ignored Virtual Pin assignment to "rc_rx_digitalreset".
    Warning: Ignored Virtual Pin assignment to "rxpolarity1_ext".
    Warning: Ignored Virtual Pin assignment to "pm_auxpwr".
    Warning: Ignored Virtual Pin assignment to "rxdatak1_ext".
    Warning: Ignored Virtual Pin assignment to "npd_cred_vio_vc0".
    Warning: Ignored Virtual Pin assignment to "rxstatus3_ext".
    Warning: Ignored Virtual Pin assignment to "lmi_ack".
    Warning: Ignored Virtual Pin assignment to "powerdown_ext".
    Warning: Ignored Virtual Pin assignment to "txdatak2_ext".
    Warning: Ignored Virtual Pin assignment to "dlup_exit".
    Warning: Ignored Virtual Pin assignment to "tx_st_sop0".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_full0".
    Warning: Ignored Virtual Pin assignment to "rx_st_data0".
    Warning: Ignored Virtual Pin assignment to "test_out".
    Warning: Ignored Virtual Pin assignment to "reconfig_clk".
    Warning: Ignored Virtual Pin assignment to "rxpolarity2_ext".
    Warning: Ignored Virtual Pin assignment to "pm_data".
    Warning: Ignored Virtual Pin assignment to "clk250_out".
    Warning: Ignored Virtual Pin assignment to "nph_alloc_1cred_vc0".
    Warning: Ignored Virtual Pin assignment to "app_int_ack".
    Warning: Ignored Virtual Pin assignment to "test_in".
    Warning: Ignored Virtual Pin assignment to "lmi_addr".
    Warning: Ignored Virtual Pin assignment to "rxdata0_ext".
    Warning: Ignored Virtual Pin assignment to "txdatak3_ext".
    Warning: Ignored Virtual Pin assignment to "tx_st_valid0".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_rdptr0".
    Warning: Ignored Virtual Pin assignment to "rx_st_empty0".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_add".
    Warning: Ignored Virtual Pin assignment to "reconfig_fromgxb".
    Warning: Ignored Virtual Pin assignment to "rxpolarity3_ext".
    Warning: Ignored Virtual Pin assignment to "pm_event".
    Warning: Ignored Virtual Pin assignment to "clk500_out".
    Warning: Ignored Virtual Pin assignment to "nph_cred_vio_vc0".
    Warning: Ignored Virtual Pin assignment to "app_int_sts".
    Warning: Ignored Virtual Pin assignment to "txdata0_ext".
    Warning: Ignored Virtual Pin assignment to "lmi_din".
    Warning: Ignored Virtual Pin assignment to "rxdata1_ext".
    Warning: Ignored Virtual Pin assignment to "txdetectrx_ext".
    Warning: Ignored Virtual Pin assignment to "txcompl0_ext".
    Warning: Ignored Virtual Pin assignment to "rxdatak2_ext".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_wrptr0".
    Warning: Ignored Virtual Pin assignment to "rx_st_eop0".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_ctl".
    Warning: Ignored Virtual Pin assignment to "reconfig_togxb".
    Warning: Ignored Virtual Pin assignment to "fixedclk_serdes".
    Warning: Ignored Virtual Pin assignment to "pme_to_cr".
    Warning: Ignored Virtual Pin assignment to "core_clk_out".
    Warning: Ignored Virtual Pin assignment to "pclk_in".
    Warning: Ignored Virtual Pin assignment to "app_msi_ack".
    Warning: Ignored Virtual Pin assignment to "txdata1_ext".
    Warning: Ignored Virtual Pin assignment to "rxdata2_ext".
    Warning: Ignored Virtual Pin assignment to "txelecidle0_ext".
    Warning: Ignored Virtual Pin assignment to "txcompl1_ext".
    Warning: Ignored Virtual Pin assignment to "rxdatak3_ext".
    Warning: Ignored Virtual Pin assignment to "tx_st_data0".
    Warning: Ignored Virtual Pin assignment to "rx_st_err0".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_ctl_wr".
    Warning: Ignored Virtual Pin assignment to "reset_status".
    Warning: Ignored Virtual Pin assignment to "gxb_powerdown".
    Warning: Ignored Virtual Pin assignment to "pme_to_sr".
    Warning: Ignored Virtual Pin assignment to "cpl_err".
    Warning: Ignored Virtual Pin assignment to "pex_msi_num".
    Warning: Ignored Virtual Pin assignment to "app_msi_num".
    Warning: Ignored Virtual Pin assignment to "txdata2_ext".
    Warning: Ignored Virtual Pin assignment to "txelecidle1_ext".
    Warning: Ignored Virtual Pin assignment to "rxvalid0_ext".
    Warning: Ignored Virtual Pin assignment to "txcompl2_ext".
    Warning: Ignored Virtual Pin assignment to "rxelecidle0_ext".
    Warning: Ignored Virtual Pin assignment to "tx_st_empty0".
    Warning: Ignored Virtual Pin assignment to "rx_st_mask0".
    Warning: Ignored Virtual Pin assignment to "lmi_dout".
    Warning: Ignored Virtual Pin assignment to "rx_fifo_empty0".
    Warning: Ignored Virtual Pin assignment to "hotrst_exit".
    Warning: Ignored Virtual Pin assignment to "r2c_err0".
    Warning: Ignored Virtual Pin assignment to "cpl_pending".
    Warning: Ignored Virtual Pin assignment to "app_msi_req".
    Warning: Ignored Virtual Pin assignment to "txdata3_ext".
Warning: Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "usr_sw[1]"
    Warning (15610): No output dependent on input pin "usr_sw[2]"
    Warning (15610): No output dependent on input pin "usr_sw[3]"
    Warning (15610): No output dependent on input pin "usr_sw[4]"
    Warning (15610): No output dependent on input pin "usr_sw[5]"
    Warning (15610): No output dependent on input pin "usr_sw[6]"
    Warning (15610): No output dependent on input pin "usr_sw[7]"
Info: Implemented 8029 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 12 output pins
    Info: Implemented 6926 logic cells
    Info: Implemented 1048 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 374 warnings
    Info: Peak virtual memory: 569 megabytes
    Info: Processing ended: Wed Apr 20 16:03:26 2011
    Info: Elapsed time: 00:02:27
    Info: Total CPU time (on all processors): 00:02:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.map.smsg.


