==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.457 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.59 seconds. Elapsed time: 34.22 seconds; current allocated memory: 245.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:364:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:378:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:379:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_320_5> at cnn.cpp:320:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:321:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_6' (cnn.cpp:321:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_7' (cnn.cpp:322:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.55 seconds. Elapsed time: 22.61 seconds; current allocated memory: 247.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 249.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 252.406 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 278.582 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_183_3'(cnn.cpp:183:25) and 'VITIS_LOOP_184_4'(cnn.cpp:184:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 361.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 363.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 365.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 365.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 366.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 366.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' (loop 'VITIS_LOOP_320_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:331->cnn.cpp:406) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 371.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 371.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 372.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln331) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:317->cnn.cpp:406) with incoming values : ('add_ln317', cnn.cpp:317->cnn.cpp:406) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln331_4', cnn.cpp:331->cnn.cpp:406) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln331', cnn.cpp:331->cnn.cpp:406) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 374.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 374.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 377.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 379.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 387.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 393.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 403.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 407.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 413.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 419.379 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 434.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.6 seconds. CPU system time: 1.34 seconds. Elapsed time: 66.65 seconds; current allocated memory: 191.855 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.73 seconds. CPU system time: 1.1 seconds. Elapsed time: 248.1 seconds; current allocated memory: 5.672 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
WARNING: [HLS 207-5566] unexpected pragma argument ';', expects identifier (cnn.cpp:334:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:381:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:395:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:396:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:381:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_7' (cnn.cpp:333:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:381:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.05 seconds; current allocated memory: 298.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 298.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.664 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 328.828 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 411.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 413.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 415.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:343->cnn.cpp:423) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 421.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 423.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln343) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328->cnn.cpp:423) with incoming values : ('add_ln328', cnn.cpp:328->cnn.cpp:423) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln343_4', cnn.cpp:343->cnn.cpp:423) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln343', cnn.cpp:343->cnn.cpp:423) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 425.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 425.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 428.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 429.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 433.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 435.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 443.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 453.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 457.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 463.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 469.586 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 484.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.73 seconds. CPU system time: 1.41 seconds. Elapsed time: 19.88 seconds; current allocated memory: 190.105 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.49 seconds. CPU system time: 0.66 seconds. Elapsed time: 18.89 seconds; current allocated memory: 5.621 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:396:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:397:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.05 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.586 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 329.902 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 422.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 427.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 439.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 444.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 446.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 455.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 473.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.598 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 481.727 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 496.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.54 seconds. CPU system time: 1.39 seconds. Elapsed time: 20.18 seconds; current allocated memory: 202.699 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.25 seconds. CPU system time: 0.66 seconds. Elapsed time: 18.66 seconds; current allocated memory: 5.660 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:382:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:396:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:397:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:382:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.55 seconds. Elapsed time: 8 seconds; current allocated memory: 298.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 302.609 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 328.777 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 411.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 413.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 415.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:344->cnn.cpp:424) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 421.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 422.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln344) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328->cnn.cpp:424) with incoming values : ('add_ln328', cnn.cpp:328->cnn.cpp:424) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln344_4', cnn.cpp:344->cnn.cpp:424) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln344', cnn.cpp:344->cnn.cpp:424) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 425.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 428.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 429.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 433.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 435.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 443.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 453.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 457.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 463.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 469.359 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 484.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.54 seconds. CPU system time: 1.35 seconds. Elapsed time: 19.66 seconds; current allocated memory: 190.074 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.26 seconds. CPU system time: 0.61 seconds. Elapsed time: 18.63 seconds; current allocated memory: 5.535 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.13 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:396:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:397:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.04 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.586 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 329.859 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 422.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 424.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 439.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 444.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 446.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 455.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 466.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 473.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 481.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 496.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.52 seconds. CPU system time: 1.41 seconds. Elapsed time: 20.18 seconds; current allocated memory: 202.684 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.18 seconds. CPU system time: 0.65 seconds. Elapsed time: 18.57 seconds; current allocated memory: 5.656 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_6' (cnn.cpp:333:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_333_6' (cnn.cpp:333:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_7' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_7' (cnn.cpp:336:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:399:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:400:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.06 seconds; current allocated memory: 298.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.605 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 330.117 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 422.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 426.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 440.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 444.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 446.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 455.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 473.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 478.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 481.734 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 497.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.44 seconds. CPU system time: 1.44 seconds. Elapsed time: 20.13 seconds; current allocated memory: 202.785 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.15 seconds. CPU system time: 0.71 seconds. Elapsed time: 18.63 seconds; current allocated memory: 5.676 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_338_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:338:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_5' (cnn.cpp:333:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_6' (cnn.cpp:335:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_338_7' (cnn.cpp:338:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:401:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:402:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.04 seconds. CPU system time: 0.84 seconds. Elapsed time: 24.66 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 328.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 336.391 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.07 seconds; current allocated memory: 419.672 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.41 seconds; current allocated memory: 525.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 528.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 532.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 533.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('h_write_ln329', cnn.cpp:329) of constant 0 on local variable 'h', cnn.cpp:329 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:329 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:349) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:349) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:349) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:348) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 251.66 seconds. CPU system time: 0.15 seconds. Elapsed time: 251.82 seconds; current allocated memory: 709.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 30.82 seconds; current allocated memory: 750.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.53 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln349', cnn.cpp:349) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 763.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 764.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 767.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.15 seconds; current allocated memory: 835.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.3 seconds. CPU system time: 0.43 seconds. Elapsed time: 13.83 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.01 seconds. CPU system time: 0.12 seconds. Elapsed time: 10.13 seconds; current allocated memory: 1.310 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 364.1 seconds. CPU system time: 2.84 seconds. Elapsed time: 367.86 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.68 seconds. CPU system time: 0.75 seconds. Elapsed time: 32.18 seconds; current allocated memory: 16.992 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.02 seconds; current allocated memory: 296.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.47 seconds. CPU system time: 0.91 seconds. Elapsed time: 24.45 seconds; current allocated memory: 310.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 328.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 336.379 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.03 seconds; current allocated memory: 419.531 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.26 seconds; current allocated memory: 525.652 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 528.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 532.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 533.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('h_write_ln329', cnn.cpp:329) of constant 0 on local variable 'h', cnn.cpp:329 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:329 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:350) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:350) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:350) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:349) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 249.09 seconds. CPU system time: 0.14 seconds. Elapsed time: 249.23 seconds; current allocated memory: 756.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.99 seconds. CPU system time: 0.1 seconds. Elapsed time: 30.2 seconds; current allocated memory: 796.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.59 seconds; current allocated memory: 800.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 800.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln350) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln350', cnn.cpp:350) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln350', cnn.cpp:350) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 800.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 801.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 801.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 801.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 802.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 804.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 806.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 810.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 811.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 814.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.74 seconds; current allocated memory: 882.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.05 seconds. CPU system time: 0.46 seconds. Elapsed time: 13.77 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.71 seconds. CPU system time: 0.23 seconds. Elapsed time: 9.98 seconds; current allocated memory: 1.350 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 358.82 seconds. CPU system time: 2.92 seconds. Elapsed time: 363.64 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.24 seconds. CPU system time: 1.09 seconds. Elapsed time: 38.28 seconds; current allocated memory: 16.977 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,443 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,767 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,769 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,935 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,885 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,889 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,903 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,992 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.26 seconds. CPU system time: 0.83 seconds. Elapsed time: 24.37 seconds; current allocated memory: 310.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.926 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 328.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 336.406 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:43)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.92 seconds; current allocated memory: 419.824 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.01 seconds; current allocated memory: 524.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 528.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 532.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 534.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 534.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 534.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_8', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_27', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_178', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_218', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 14, Depth = 68, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('h_write_ln329', cnn.cpp:329) of constant 0 on local variable 'h', cnn.cpp:329 [77]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:329 [82]  (0.000 ns)
	'add' operation 15 bit ('empty_32', cnn.cpp:350) [408]  (0.765 ns)
	'sub' operation 16 bit ('empty_34', cnn.cpp:350) [412]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:350) [414]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:349) on array 'output_0' [667]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 245.6 seconds. CPU system time: 0.1 seconds. Elapsed time: 245.71 seconds; current allocated memory: 734.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.86 seconds. CPU system time: 0.1 seconds. Elapsed time: 30.06 seconds; current allocated memory: 777.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.59 seconds; current allocated memory: 781.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 781.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 781.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 781.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln350) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [63]  (0.000 ns)
	'add' operation 14 bit of DSP[75] ('add_ln350', cnn.cpp:350) [73]  (2.396 ns)
	'mul' operation 19 bit of DSP[75] ('mul_ln350', cnn.cpp:350) [75]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 781.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 782.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 782.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 783.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 785.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 787.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 791.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 792.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 796.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_4' is 41248 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.84 seconds; current allocated memory: 867.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.2 seconds. CPU system time: 0.52 seconds. Elapsed time: 15 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 10.46 seconds; current allocated memory: 1.336 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 357.58 seconds. CPU system time: 2.86 seconds. Elapsed time: 362.28 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.55 seconds. CPU system time: 0.68 seconds. Elapsed time: 32 seconds; current allocated memory: 16.883 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.03 seconds; current allocated memory: 296.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 151,355 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56,734 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,841 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,198 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,248 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,756 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,758 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,924 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,874 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,878 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,872 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,872 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,872 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,892 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,982 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn' partially with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 133.72 seconds. CPU system time: 2.79 seconds. Elapsed time: 139.58 seconds; current allocated memory: 349.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 349.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.47 seconds; current allocated memory: 397.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.79 seconds; current allocated memory: 429.824 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:25)...22400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.11 seconds; current allocated memory: 607.727 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 53.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 54 seconds; current allocated memory: 802.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.21 seconds; current allocated memory: 802.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 802.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 802.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 802.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 808.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 808.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 808.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 810.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 810.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 810.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 810.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_4', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_32', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_50', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 151,355 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56,734 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,841 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,198 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 129,612 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,503 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,505 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,671 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,620 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,624 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,618 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,618 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,618 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,638 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,728 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn' partially with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 164.92 seconds. CPU system time: 2.98 seconds. Elapsed time: 169.77 seconds; current allocated memory: 349.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 349.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.2 seconds; current allocated memory: 397.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 35.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 35.78 seconds; current allocated memory: 459.359 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:25)...22400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 62.97 seconds. CPU system time: 0.11 seconds. Elapsed time: 63.07 seconds; current allocated memory: 716.102 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 721.56 seconds. CPU system time: 0.15 seconds. Elapsed time: 721.74 seconds; current allocated memory: 931.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 38.24 seconds; current allocated memory: 934.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 934.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 934.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 934.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 944.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 944.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 944.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 944.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 949.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 151,355 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56,734 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,841 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,198 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71,382 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,708 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,710 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,876 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,821 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,825 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,819 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,819 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,819 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,839 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,929 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn' partially with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 167.16 seconds. CPU system time: 3.43 seconds. Elapsed time: 175.37 seconds; current allocated memory: 401.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 401.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.6 seconds; current allocated memory: 449.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.8 seconds; current allocated memory: 471.664 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:25)...22400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.15 seconds; current allocated memory: 657.641 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 52.6 seconds. CPU system time: 0.12 seconds. Elapsed time: 52.71 seconds; current allocated memory: 854.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.21 seconds; current allocated memory: 854.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 854.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 854.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 854.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 859.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 859.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 859.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 859.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 860.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 860.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 860.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 860.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_16', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_33', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.48 seconds. CPU system time: 0.99 seconds. Elapsed time: 30.96 seconds; current allocated memory: 323.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 323.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 333.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 349.145 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.93 seconds; current allocated memory: 424.320 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.09 seconds; current allocated memory: 538.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 541.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 541.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 541.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 545.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 546.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('h_write_ln329', cnn.cpp:329) of constant 0 on local variable 'h', cnn.cpp:329 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:329 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:350) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:350) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:350) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:349) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 247.16 seconds. CPU system time: 0.14 seconds. Elapsed time: 247.33 seconds; current allocated memory: 722.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.84 seconds. CPU system time: 0.14 seconds. Elapsed time: 30.09 seconds; current allocated memory: 762.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.64 seconds; current allocated memory: 774.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 774.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln350) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln350', cnn.cpp:350) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln350', cnn.cpp:350) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 774.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 774.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 774.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 777.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 780.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.46 seconds; current allocated memory: 848.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.11 seconds. CPU system time: 0.49 seconds. Elapsed time: 13.87 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.01 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.14 seconds; current allocated memory: 1.305 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 364.6 seconds. CPU system time: 3.09 seconds. Elapsed time: 368.77 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 31.53 seconds. CPU system time: 0.7 seconds. Elapsed time: 31 seconds; current allocated memory: 16.930 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.36 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.93 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41,798 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,952 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,954 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,119 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,003 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,007 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,001 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,001 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,001 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,021 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,109 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 20 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (cnn.cpp:404:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.11 seconds. CPU system time: 1 seconds. Elapsed time: 30.54 seconds; current allocated memory: 323.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 323.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 333.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 352.953 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:34)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.98 seconds; current allocated memory: 437.109 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.23 seconds; current allocated memory: 536.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 541.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 541.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 544.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 544.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,640 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,937 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,939 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,104 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,160 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 19 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (cnn.cpp:404:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.79 seconds. CPU system time: 0.94 seconds. Elapsed time: 30.93 seconds; current allocated memory: 323.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 323.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 333.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 353.016 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:34)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.1 seconds; current allocated memory: 437.328 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.32 seconds; current allocated memory: 536.992 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 542.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 545.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_17'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 549.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.09 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,601 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,782 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,784 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,900 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,904 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,898 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,898 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,898 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,918 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,007 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 6 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.02 seconds. CPU system time: 0.91 seconds. Elapsed time: 30.92 seconds; current allocated memory: 323.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 323.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 341.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 349.227 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.93 seconds; current allocated memory: 432.695 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.2 seconds; current allocated memory: 537.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.02 seconds; current allocated memory: 540.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 540.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 544.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 544.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 544.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 546.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 546.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.07 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,443 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,767 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,769 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,935 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,885 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,889 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,903 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,992 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_5' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_6' (cnn.cpp:336:31) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.22 seconds. CPU system time: 0.94 seconds. Elapsed time: 31.03 seconds; current allocated memory: 323.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 323.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 341.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 349.207 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:43)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.99 seconds; current allocated memory: 432.711 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.52 seconds; current allocated memory: 537.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 541.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 541.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 547.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_8', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_27', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_178', cnn.cpp:350) on array 'input_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_218', cnn.cpp:350) on array 'input_1' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 14, Depth = 68, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('h_write_ln329', cnn.cpp:329) of constant 0 on local variable 'h', cnn.cpp:329 [77]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:329 [82]  (0.000 ns)
	'add' operation 15 bit ('empty_32', cnn.cpp:350) [408]  (0.765 ns)
	'sub' operation 16 bit ('empty_34', cnn.cpp:350) [412]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:350) [414]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:349) on array 'output_0' [667]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 242.83 seconds. CPU system time: 0.11 seconds. Elapsed time: 242.95 seconds; current allocated memory: 747.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.8 seconds. CPU system time: 0.1 seconds. Elapsed time: 30 seconds; current allocated memory: 790.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.56 seconds; current allocated memory: 801.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln350) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [63]  (0.000 ns)
	'add' operation 14 bit of DSP[75] ('add_ln350', cnn.cpp:350) [73]  (2.396 ns)
	'mul' operation 19 bit of DSP[75] ('mul_ln350', cnn.cpp:350) [75]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 801.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 801.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 801.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 803.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 805.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 809.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_4' is 41248 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.28 seconds; current allocated memory: 879.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.86 seconds. CPU system time: 0.51 seconds. Elapsed time: 14.63 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.21 seconds; current allocated memory: 1.337 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 361.16 seconds. CPU system time: 2.81 seconds. Elapsed time: 365.4 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 31.08 seconds. CPU system time: 0.73 seconds. Elapsed time: 30.58 seconds; current allocated memory: 16.906 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.06 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,395,972 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,217 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,219 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,384 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,392 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,396 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,390 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,950 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,950 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,970 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,058 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_340_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:340:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_5' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_340_6' (cnn.cpp:340:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.04 seconds; current allocated memory: 296.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,263 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,901 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,676 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,491 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 150,109 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,580 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,582 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,747 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,755 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,759 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,753 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,313 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,313 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,333 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,424 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:343:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 312.254 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.45 seconds. CPU system time: 0.56 seconds. Elapsed time: 5 seconds; current allocated memory: 314.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,263 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,901 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,676 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,491 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 150,109 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,580 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,582 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,747 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,755 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,759 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,753 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,313 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,313 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,333 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,424 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:343:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_6' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 297.219 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.09 seconds; current allocated memory: 299.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,043 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 910 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 711 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 526 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,978 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,066 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,068 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,233 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,941 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,945 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,939 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,499 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,499 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,519 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,613 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_340_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:340:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_340_7' (cnn.cpp:340:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_8' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_8' (cnn.cpp:343:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:409:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:410:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:411:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.14 seconds. CPU system time: 0.84 seconds. Elapsed time: 73.4 seconds; current allocated memory: 299.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 668.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 669.02 seconds; current allocated memory: 323.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 16.17 seconds; current allocated memory: 364.656 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...784 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 880.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 880.57 seconds; current allocated memory: 446.410 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1111.08 seconds. CPU system time: 0.13 seconds. Elapsed time: 1111.21 seconds; current allocated memory: 600.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.254 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.21 seconds; current allocated memory: 296.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,746 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,835 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,837 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,002 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,710 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,714 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,708 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,268 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,268 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,288 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,379 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_340_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:340:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_340_6' (cnn.cpp:340:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_7' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_8' (cnn.cpp:343:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:409:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:410:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:411:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.38 seconds. CPU system time: 0.77 seconds. Elapsed time: 73.4 seconds; current allocated memory: 317.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 317.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 679.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 679.48 seconds; current allocated memory: 342.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.09 seconds; current allocated memory: 382.668 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...784 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 895.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 895.76 seconds; current allocated memory: 464.422 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2795.54 seconds. CPU system time: 1.58 seconds. Elapsed time: 2800.44 seconds; current allocated memory: 314.117 MB.
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:410:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:411:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:412:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 109.65 seconds. CPU system time: 0.75 seconds. Elapsed time: 113.39 seconds; current allocated memory: 298.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 679.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 679.85 seconds; current allocated memory: 322.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.74 seconds; current allocated memory: 363.781 MB.
ERROR: [XFORM 203-1] bitcode didn't read correctly.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1580.44 seconds. CPU system time: 1.38 seconds. Elapsed time: 1584.82 seconds; current allocated memory: 131.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.293 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,746 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,835 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,837 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,002 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,710 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,714 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,708 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,268 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,268 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,288 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,379 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_340_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:340:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_340_6' (cnn.cpp:340:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_7' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:410:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:411:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:412:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 106.66 seconds. CPU system time: 0.79 seconds. Elapsed time: 108.09 seconds; current allocated memory: 301.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 784.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 784.86 seconds; current allocated memory: 325.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.05 seconds; current allocated memory: 369.105 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 880.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 881.07 seconds; current allocated memory: 450.918 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_330_5'(cnn.cpp:330:27) and 'VITIS_LOOP_336_6'(cnn.cpp:336:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_5' (cnn.cpp:330:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2976.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 2976.67 seconds; current allocated memory: 884.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.03 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_340_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:340:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_340_6' (cnn.cpp:340:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_7' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:410:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:411:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.02 seconds; current allocated memory: 298.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.539 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 329.812 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_330_4'(cnn.cpp:330:27) and 'VITIS_LOOP_335_5'(cnn.cpp:335:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_330_4'(cnn.cpp:330:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 422.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 424.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 424.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 426.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 435.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 435.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 435.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 435.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 435.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 444.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 446.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 448.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 455.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 466.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 473.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 481.707 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 499.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.2 seconds. CPU system time: 1.4 seconds. Elapsed time: 19.88 seconds; current allocated memory: 205.613 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.94 seconds. CPU system time: 0.6 seconds. Elapsed time: 18.34 seconds; current allocated memory: 4.547 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,400 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,237 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,239 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,404 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,086 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,863 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,164 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,724 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,724 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,744 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,835 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,047 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,892 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,894 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,059 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,741 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,518 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,875 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,435 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,435 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,455 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,546 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.08 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,820 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,331 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,451 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,465 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,556 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_6' (cnn.cpp:333:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_7' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:398:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:399:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:400:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.07 seconds; current allocated memory: 298.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 300.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 304.285 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 330.742 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 424.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 429.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 429.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 429.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 429.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 430.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 430.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 439.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 439.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 439.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 439.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 439.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 439.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 439.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 439.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 439.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 440.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 444.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 446.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 450.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 452.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 456.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' is 13263 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 464.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 478.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 484.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 490.508 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 494.070 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 512.637 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.76 seconds. CPU system time: 1.37 seconds. Elapsed time: 21.18 seconds; current allocated memory: 218.328 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.34 seconds. CPU system time: 0.68 seconds. Elapsed time: 18.81 seconds; current allocated memory: 4.961 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:410:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:411:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:412:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 105.66 seconds. CPU system time: 0.81 seconds. Elapsed time: 108.08 seconds; current allocated memory: 298.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 679.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 679.84 seconds; current allocated memory: 322.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.56 seconds; current allocated memory: 363.742 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 781.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 781.55 seconds; current allocated memory: 444.898 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_330_4'(cnn.cpp:330:27) and 'VITIS_LOOP_335_5'(cnn.cpp:335:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2777.17 seconds. CPU system time: 0.17 seconds. Elapsed time: 2777.42 seconds; current allocated memory: 806.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.16 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,336 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,056 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,058 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,224 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,174 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,178 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,172 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,192 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,280 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_5' (cnn.cpp:332:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_6' (cnn.cpp:333:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_7' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:398:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:399:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:400:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.27 seconds. CPU system time: 0.78 seconds. Elapsed time: 24.8 seconds; current allocated memory: 310.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 329.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 337.441 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.09 seconds; current allocated memory: 420.371 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.56 seconds; current allocated memory: 526.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 534.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 534.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 534.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 534.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 536.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 536.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 536.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 536.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_40', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.08 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,336 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,056 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,058 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,224 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,174 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,178 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,172 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,192 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,280 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_5' (cnn.cpp:332:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_6' (cnn.cpp:333:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_7' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:398:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:399:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:400:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.96 seconds. CPU system time: 0.9 seconds. Elapsed time: 24.66 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 329.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 337.445 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.05 seconds; current allocated memory: 420.363 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.47 seconds; current allocated memory: 526.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 534.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 534.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 534.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 536.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 536.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 536.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 536.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_40', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_125', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_210', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_27', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_178', cnn.cpp:345) on array 'input_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_218', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 14, Depth = 69, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.017 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('i1_write_ln328', cnn.cpp:328) of constant 0 on local variable 'i1', cnn.cpp:328 [53]  (0.387 ns)
	'load' operation 5 bit ('i1_load', cnn.cpp:328) on local variable 'i1', cnn.cpp:328 [63]  (0.000 ns)
	'add' operation 5 bit ('add_ln328', cnn.cpp:328) [64]  (0.707 ns)
	'select' operation 5 bit ('select_ln328_1', cnn.cpp:328) [69]  (0.278 ns)
	'getelementptr' operation 12 bit ('weight_0_0_addr', cnn.cpp:345) [79]  (0.000 ns)
	'load' operation 32 bit ('weight_0_0_load', cnn.cpp:345) on array 'weight_0_0' [104]  (1.645 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 195.73 seconds. CPU system time: 0.12 seconds. Elapsed time: 195.85 seconds; current allocated memory: 748.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 30.11 seconds; current allocated memory: 780.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 791.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 791.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 791.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 791.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 791.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 791.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 791.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 791.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 791.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 791.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 795.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 797.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 800.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' is 46336 from HDL expression: ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.74 seconds; current allocated memory: 871.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.77 seconds. CPU system time: 0.5 seconds. Elapsed time: 14.38 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.43 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.54 seconds; current allocated memory: 1.346 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 331.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 309.28 seconds. CPU system time: 2.76 seconds. Elapsed time: 313 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.12 seconds. CPU system time: 0.77 seconds. Elapsed time: 31.67 seconds; current allocated memory: 14.852 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.44 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.94 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,154 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,008 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,010 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,176 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,121 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,125 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,139 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,227 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_5' (cnn.cpp:332:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_6' (cnn.cpp:333:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_7' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:398:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:399:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:400:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.35 seconds. CPU system time: 0.81 seconds. Elapsed time: 24.33 seconds; current allocated memory: 310.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 329.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 337.398 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.02 seconds; current allocated memory: 420.262 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.54 seconds; current allocated memory: 526.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 534.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 534.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 534.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 534.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 534.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 535.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 535.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 535.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 535.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_60', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_145', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_230', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:345) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 81, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.017 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('i1_write_ln328', cnn.cpp:328) of constant 0 on local variable 'i1', cnn.cpp:328 [52]  (0.387 ns)
	'load' operation 5 bit ('i1_load', cnn.cpp:328) on local variable 'i1', cnn.cpp:328 [62]  (0.000 ns)
	'add' operation 5 bit ('add_ln328', cnn.cpp:328) [63]  (0.707 ns)
	'select' operation 5 bit ('select_ln328_1', cnn.cpp:328) [68]  (0.278 ns)
	'getelementptr' operation 12 bit ('weight_0_0_addr', cnn.cpp:345) [78]  (0.000 ns)
	'load' operation 32 bit ('weight_0_0_load', cnn.cpp:345) on array 'weight_0_0' [103]  (1.645 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 220.05 seconds. CPU system time: 0.14 seconds. Elapsed time: 220.2 seconds; current allocated memory: 748.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 30.54 seconds; current allocated memory: 778.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.6 seconds; current allocated memory: 789.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 789.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 789.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 789.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 789.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 793.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 794.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 797.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' is 36256 from HDL expression: ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.81 seconds; current allocated memory: 865.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.08 seconds. CPU system time: 0.44 seconds. Elapsed time: 13.79 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.76 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.9 seconds; current allocated memory: 1.339 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 331.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 331.68 seconds. CPU system time: 2.77 seconds. Elapsed time: 336.2 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 34.87 seconds. CPU system time: 0.72 seconds. Elapsed time: 34.38 seconds; current allocated memory: 15.023 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'factor' (cnn.cpp:331:16)
WARNING: [HLS 207-1555] extra tokens at end of '#pragma unroll' - ignored (cnn.cpp:331:23)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.83 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.01 seconds; current allocated memory: 0.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.13 seconds; current allocated memory: 296.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,040 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,743 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,429 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,378 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,382 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,376 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,376 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,376 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,396 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_6' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_7' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (cnn.cpp:401:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:402:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.07 seconds; current allocated memory: 298.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 300.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 304.223 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 330.789 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 423.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 428.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 428.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 428.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 428.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 428.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 428.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 428.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 428.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' (loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'): Unable to schedule 'store' operation 0 bit ('input_2_addr_1_write_ln83', cnn.cpp:83) of variable 'bitcast_ln76_1', cnn.cpp:76 on array 'input_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 429.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 429.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_0_load_1', cnn.cpp:346) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_0_load_3', cnn.cpp:346) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_0_load_24', cnn.cpp:346) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_0_load_20', cnn.cpp:346) on array 'input_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 56, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 437.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 437.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 437.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 437.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 437.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 437.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 438.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 443.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 445.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 449.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 451.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 454.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 459.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 470.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 473.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 477.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 483.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 486.629 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 504.836 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.72 seconds. CPU system time: 1.43 seconds. Elapsed time: 22.32 seconds; current allocated memory: 210.527 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.66 seconds. CPU system time: 0.66 seconds. Elapsed time: 19.11 seconds; current allocated memory: 7.391 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,676 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33,885 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,024 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,026 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,192 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,141 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,145 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,139 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,139 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,139 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,159 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,247 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_5' (cnn.cpp:333:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_6' (cnn.cpp:335:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_7' (cnn.cpp:337:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:404:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 56.93 seconds. CPU system time: 0.85 seconds. Elapsed time: 59.67 seconds; current allocated memory: 311.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 311.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.4 seconds; current allocated memory: 332.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.13 seconds; current allocated memory: 368.949 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 24.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 24.09 seconds; current allocated memory: 459.301 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 125.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 125.37 seconds; current allocated memory: 584.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.42 seconds; current allocated memory: 594.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 594.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 594.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 594.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 594.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 594.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 594.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 594.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' (loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'): Unable to schedule 'store' operation 0 bit ('input_2_addr_1_write_ln83', cnn.cpp:83) of variable 'bitcast_ln76_1', cnn.cpp:76 on array 'input_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 595.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 595.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 595.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 595.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_1', cnn.cpp:347) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_3_load_1120', cnn.cpp:347) on array 'input_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_1130', cnn.cpp:347) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.531 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.51 seconds. Elapsed time: 5 seconds; current allocated memory: 274.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 151,376 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,589 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,377 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,192 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 128,614 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,427 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,429 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,595 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,541 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,545 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,539 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,539 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,539 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,559 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,660 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_338_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:338:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn' partially with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_5' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.46 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.02 seconds; current allocated memory: 296.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_5' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.64 seconds. CPU system time: 0.84 seconds. Elapsed time: 24.51 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 328.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 336.426 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.97 seconds; current allocated memory: 415.801 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.33 seconds; current allocated memory: 525.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 528.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 528.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 532.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 533.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 533.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_330_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_330_4' consists of the following:
	'store' operation 0 bit ('h_write_ln330', cnn.cpp:330) of constant 0 on local variable 'h', cnn.cpp:330 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:330 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:349) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:349) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:349) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:348) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 243.55 seconds. CPU system time: 0.14 seconds. Elapsed time: 243.69 seconds; current allocated memory: 709.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 30.04 seconds; current allocated memory: 750.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:329) with incoming values : ('add_ln329', cnn.cpp:329) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln349', cnn.cpp:349) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 763.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 764.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_330_4' pipeline 'VITIS_LOOP_330_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_330_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_330_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.33 seconds; current allocated memory: 835.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.01 seconds. CPU system time: 0.39 seconds. Elapsed time: 13.51 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.9 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.99 seconds; current allocated memory: 1.304 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 354.08 seconds. CPU system time: 2.59 seconds. Elapsed time: 357.86 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 30.91 seconds. CPU system time: 0.75 seconds. Elapsed time: 30.43 seconds; current allocated memory: 16.980 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.37 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.9 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_5' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.16 seconds. CPU system time: 0.87 seconds. Elapsed time: 24.42 seconds; current allocated memory: 310.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 328.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 336.922 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.04 seconds; current allocated memory: 411.570 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.4 seconds; current allocated memory: 525.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 528.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 532.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_330_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_330_4' consists of the following:
	'store' operation 0 bit ('h_write_ln330', cnn.cpp:330) of constant 0 on local variable 'h', cnn.cpp:330 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:330 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:349) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:349) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:349) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:348) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 252.24 seconds. CPU system time: 0.14 seconds. Elapsed time: 252.39 seconds; current allocated memory: 709.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.77 seconds. CPU system time: 0.12 seconds. Elapsed time: 30.99 seconds; current allocated memory: 750.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.73 seconds; current allocated memory: 753.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 753.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 753.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 753.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:329) with incoming values : ('add_ln329', cnn.cpp:329) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln349', cnn.cpp:349) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 753.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 754.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 754.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 755.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 755.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 757.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 759.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 763.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 764.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_330_4' pipeline 'VITIS_LOOP_330_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_330_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_330_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.02 seconds; current allocated memory: 835.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.42 seconds. CPU system time: 0.45 seconds. Elapsed time: 14.13 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.35 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.49 seconds; current allocated memory: 1.307 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 365 seconds. CPU system time: 2.89 seconds. Elapsed time: 369.86 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 33.51 seconds. CPU system time: 0.74 seconds. Elapsed time: 33.03 seconds; current allocated memory: 16.980 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.16 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_5' (cnn.cpp:335:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.06 seconds. CPU system time: 1.02 seconds. Elapsed time: 24.73 seconds; current allocated memory: 310.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 328.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 336.926 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.09 seconds; current allocated memory: 419.570 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.77 seconds; current allocated memory: 525.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 528.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 532.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 532.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 533.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_330_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_330_4' consists of the following:
	'store' operation 0 bit ('h_write_ln330', cnn.cpp:330) of constant 0 on local variable 'h', cnn.cpp:330 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:330 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:349) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:349) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:349) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:348) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 253.6 seconds. CPU system time: 0.14 seconds. Elapsed time: 253.74 seconds; current allocated memory: 709.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.76 seconds. CPU system time: 0.09 seconds. Elapsed time: 30.94 seconds; current allocated memory: 750.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.72 seconds; current allocated memory: 761.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 761.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:329) with incoming values : ('add_ln329', cnn.cpp:329) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln349', cnn.cpp:349) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 761.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 761.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 763.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 764.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 767.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_330_4' pipeline 'VITIS_LOOP_330_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_330_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_330_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.68 seconds; current allocated memory: 835.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.36 seconds. CPU system time: 0.45 seconds. Elapsed time: 14.09 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.27 seconds; current allocated memory: 1.304 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 367.38 seconds. CPU system time: 3.05 seconds. Elapsed time: 371.64 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 33.02 seconds. CPU system time: 0.69 seconds. Elapsed time: 32.48 seconds; current allocated memory: 22.121 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.14 seconds; current allocated memory: 296.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76,085 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,870 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,443 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,800 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,634 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,048 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,050 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,216 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,161 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,179 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,269 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 50.58 seconds. CPU system time: 1.28 seconds. Elapsed time: 56.49 seconds; current allocated memory: 324.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 324.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 349.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 365.367 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:25)...11200 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.84 seconds; current allocated memory: 468.262 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19.83 seconds. CPU system time: 0.12 seconds. Elapsed time: 19.95 seconds; current allocated memory: 619.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 623.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 623.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 623.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 623.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 629.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 629.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 629.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 629.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 629.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 629.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 630.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 630.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_16', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_33', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_50', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.15 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76,085 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,870 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,443 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,800 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,634 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,048 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,050 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,216 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,161 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,179 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,269 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.531 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.25 seconds; current allocated memory: 274.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76,085 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,870 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,443 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,800 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76,305 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,888 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,890 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,056 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,017 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,021 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,015 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,015 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,015 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,035 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,124 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:403:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1514.28 seconds. CPU system time: 40.54 seconds. Elapsed time: 1558.13 seconds; current allocated memory: 324.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 324.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 25.4 seconds. CPU system time: 0.16 seconds. Elapsed time: 25.57 seconds; current allocated memory: 451.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 72.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 72.54 seconds; current allocated memory: 560.668 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:25)...89600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 61.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 61.86 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1073.9 seconds. CPU system time: 0.54 seconds. Elapsed time: 1074.48 seconds; current allocated memory: 1.873 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.09 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76,085 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,870 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,443 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,800 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92,948 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,318 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,486 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,448 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,452 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,446 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,446 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,446 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,466 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,555 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.21 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,679 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,955 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,957 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,123 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,085 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,089 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,083 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,083 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,083 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,103 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,191 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.25 seconds; current allocated memory: 296.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,410 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,806 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,808 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,974 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,982 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,986 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,980 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,980 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,980 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,000 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,088 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_7' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (cnn.cpp:402:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:404:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.72 seconds. CPU system time: 0.89 seconds. Elapsed time: 29.84 seconds; current allocated memory: 310.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 329.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 337.168 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:34)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.35 seconds; current allocated memory: 420.422 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_330_4'(cnn.cpp:330:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 20.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 20.66 seconds; current allocated memory: 539.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 547.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 547.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln139', cnn.cpp:139) of variable 'bitcast_ln131_1', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln141', cnn.cpp:141) of variable 'bitcast_ln131_3', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln143', cnn.cpp:143) of variable 'bitcast_ln131_5', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln145', cnn.cpp:145) of variable 'bitcast_ln131_7', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln151', cnn.cpp:151) of variable 'bitcast_ln131_13', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 547.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' (loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'): Unable to schedule 'store' operation 0 bit ('input_addr_1_write_ln83', cnn.cpp:83) of variable 'bitcast_ln76_1', cnn.cpp:76 on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 548.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,395,972 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,217 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,219 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,384 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,392 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,396 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,390 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,950 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,950 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,970 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,058 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_337_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:337:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_6' (cnn.cpp:337:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.15 seconds; current allocated memory: 296.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81,218 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,110 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,112 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,277 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,910 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,914 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,908 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,468 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,468 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,488 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,579 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:342:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (cnn.cpp:342:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.08 seconds; current allocated memory: 296.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,066 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,283 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,451 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,439 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,443 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,437 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,437 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,437 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,457 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,548 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:342:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (cnn.cpp:342:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_8' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:409:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:410:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:411:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.5 seconds. CPU system time: 0.62 seconds. Elapsed time: 13.08 seconds; current allocated memory: 298.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 303.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 314.949 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...196 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.93 seconds; current allocated memory: 344.969 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_332_4'(cnn.cpp:332:27) and 'VITIS_LOOP_335_5'(cnn.cpp:335:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_332_4'(cnn.cpp:332:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_4' (cnn.cpp:332:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.92 seconds; current allocated memory: 441.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 446.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 446.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 446.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 459.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 459.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 459.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 459.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [32]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:64) on local variable 'indvar' [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', cnn.cpp:64) [48]  (0.706 ns)
	'select' operation 8 bit ('select_ln63_1', cnn.cpp:63) [50]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln63', cnn.cpp:63) [52]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 459.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 459.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 459.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 459.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.31 seconds; current allocated memory: 486.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0 seconds. Elapsed time: 2.63 seconds; current allocated memory: 486.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 486.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 486.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 486.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' is 9856 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 490.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 10304 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 507.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 510.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 514.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' pipeline 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' is 94489 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_113_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 549.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_8_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.28 seconds; current allocated memory: 582.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 595.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 14061 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 616.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 640.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 655.027 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.52 seconds; current allocated memory: 686.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49.14 seconds. CPU system time: 1.73 seconds. Elapsed time: 55.87 seconds; current allocated memory: 392.688 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.18 seconds. CPU system time: 0.69 seconds. Elapsed time: 20.66 seconds; current allocated memory: 6.430 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,970 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,393 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,395 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,560 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,132 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,136 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,130 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,690 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,690 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,710 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,801 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:342:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (cnn.cpp:342:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.05 seconds; current allocated memory: 296.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,066 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,283 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,451 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,439 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,443 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,437 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,437 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,437 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,457 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,548 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:342:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (cnn.cpp:342:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_8' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:409:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:410:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:411:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.43 seconds. CPU system time: 0.58 seconds. Elapsed time: 8 seconds; current allocated memory: 298.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 303.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 314.922 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...196 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.96 seconds; current allocated memory: 344.965 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_332_4'(cnn.cpp:332:27) and 'VITIS_LOOP_335_5'(cnn.cpp:335:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_332_4'(cnn.cpp:332:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_4' (cnn.cpp:332:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.8 seconds; current allocated memory: 441.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 446.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 446.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 459.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 459.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 459.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 459.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [32]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:64) on local variable 'indvar' [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', cnn.cpp:64) [48]  (0.706 ns)
	'select' operation 8 bit ('select_ln63_1', cnn.cpp:63) [50]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln63', cnn.cpp:63) [52]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 459.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 459.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 459.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 459.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.23 seconds; current allocated memory: 486.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.64 seconds; current allocated memory: 486.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 486.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 486.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 486.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 486.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' is 9856 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 490.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 10304 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 507.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 510.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 514.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' pipeline 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' is 94489 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_113_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 549.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_8_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 582.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 595.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 14061 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 616.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 640.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 654.977 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.53 seconds; current allocated memory: 687.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 48.9 seconds. CPU system time: 1.59 seconds. Elapsed time: 50.51 seconds; current allocated memory: 393.309 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.99 seconds. CPU system time: 0.65 seconds. Elapsed time: 20.46 seconds; current allocated memory: 5.711 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.06 seconds; current allocated memory: 296.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,703 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,973 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,716 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,531 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,893 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,259 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,261 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,427 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,416 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,420 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,414 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,414 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,414 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,434 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,525 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:342:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 32 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (cnn.cpp:342:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_8' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:409:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:410:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:411:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.13 seconds. CPU system time: 0.66 seconds. Elapsed time: 18.86 seconds; current allocated memory: 300.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.36 seconds; current allocated memory: 306.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 321.297 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...1568 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.48 seconds; current allocated memory: 358.371 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_332_4'(cnn.cpp:332:27) and 'VITIS_LOOP_335_5'(cnn.cpp:335:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_332_4'(cnn.cpp:332:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_4' (cnn.cpp:332:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.62 seconds; current allocated memory: 469.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 476.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 476.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 476.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 476.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 488.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 488.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 488.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 488.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81,218 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,110 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,112 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,277 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,910 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,914 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,908 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,468 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,468 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,488 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,579 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:342:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (cnn.cpp:342:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.06 seconds; current allocated memory: 274.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,099 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,858 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,388 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,556 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,311 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,315 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,309 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,329 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,420 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:344:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_346_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:346:20)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:29) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (cnn.cpp:341:29) in function 'cnn' completely with a factor of 4 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_341_6' (cnn.cpp:341:29) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_7' (cnn.cpp:344:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_8' (cnn.cpp:346:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:411:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:412:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:413:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_335_5> at cnn.cpp:335:27 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.93 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.61 seconds; current allocated memory: 276.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 279.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 286.535 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...196 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.83 seconds; current allocated memory: 318.988 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_332_4'(cnn.cpp:332:27) and 'VITIS_LOOP_335_5'(cnn.cpp:335:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_332_4'(cnn.cpp:332:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_332_4' (cnn.cpp:332:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.5 seconds; current allocated memory: 416.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 421.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 421.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 421.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 421.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 421.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 421.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 427.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 55, loop 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 25.26 seconds; current allocated memory: 456.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 456.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 456.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 456.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 456.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 456.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 458.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 462.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 472.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' pipeline 'VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5' is 18364 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 493.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 531.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 531.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 534.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 543.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 547.734 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.41 seconds; current allocated memory: 578.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 54.05 seconds. CPU system time: 1.66 seconds. Elapsed time: 58.02 seconds; current allocated memory: 306.469 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.78 seconds. CPU system time: 1.02 seconds. Elapsed time: 26.47 seconds; current allocated memory: 4.305 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,906 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,677 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,753 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,890 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,892 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,058 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,680 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,684 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,678 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,678 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,678 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,698 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,790 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:29) in function 'cnn' partially with a factor of 16 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_6' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_7' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.13 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97,898 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,091 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,093 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,259 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,023 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,027 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,021 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,021 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,021 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,041 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,129 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_6' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_7' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:406:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:407:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:408:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 40.68 seconds. CPU system time: 0.89 seconds. Elapsed time: 44.74 seconds; current allocated memory: 311.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 311.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 23.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 23.46 seconds; current allocated memory: 332.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.01 seconds; current allocated memory: 364.113 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:19)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 33.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.69 seconds; current allocated memory: 458.699 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_330_4'(cnn.cpp:330:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 204.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 204.72 seconds; current allocated memory: 584.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.79 seconds; current allocated memory: 594.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 594.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 594.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 594.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 594.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 594.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 594.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 594.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 20 on dimension 3. (cnn.cpp:406:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:407:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:408:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 54.93 seconds. CPU system time: 0.7 seconds. Elapsed time: 58.57 seconds; current allocated memory: 299.504 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.504 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 15.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.2 seconds; current allocated memory: 320.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 22.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 22.1 seconds; current allocated memory: 375.523 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:27)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 135.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 135.25 seconds; current allocated memory: 449.703 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_330_4'(cnn.cpp:330:27) and 'VITIS_LOOP_336_5'(cnn.cpp:336:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_330_4'(cnn.cpp:330:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_4' (cnn.cpp:330:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 727.67 seconds. CPU system time: 0.14 seconds. Elapsed time: 727.84 seconds; current allocated memory: 601.199 MB.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_10'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 601.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 601.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 601.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 601.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_3_VITIS_LOOP_330_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_329_3_VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_0_load_80', cnn.cpp:352) on array 'input_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 312.254 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.13 seconds; current allocated memory: 314.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97,898 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,091 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,093 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,259 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,023 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,027 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,021 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,021 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,021 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,041 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,129 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_6' (cnn.cpp:339:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_7' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:406:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:407:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:408:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 40.57 seconds. CPU system time: 0.84 seconds. Elapsed time: 44.76 seconds; current allocated memory: 329.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 329.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 20.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 20.95 seconds; current allocated memory: 350.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.75 seconds. CPU system time: 0 seconds. Elapsed time: 8.75 seconds; current allocated memory: 382.117 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:19)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 31.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 31.4 seconds; current allocated memory: 476.691 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_330_4'(cnn.cpp:330:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 194.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 194.2 seconds; current allocated memory: 602.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.66 seconds; current allocated memory: 612.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 612.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 612.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 612.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 612.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 612.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 612.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 612.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_10'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 619.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 619.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 619.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 619.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_3_VITIS_LOOP_330_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' (loop 'VITIS_LOOP_329_3_VITIS_LOOP_330_4'): Unable to schedule 'load' operation 32 bit ('input_0_0_load_80', cnn.cpp:352) on array 'input_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.254 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.09 seconds; current allocated memory: 296.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,395,972 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,217 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,219 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,384 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,392 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,396 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,390 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,950 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,950 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,970 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,058 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:339:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:341:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_5' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_6' (cnn.cpp:339:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_7' (cnn.cpp:341:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:406:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:407:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:408:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 65.63 seconds. CPU system time: 1.05 seconds. Elapsed time: 69.84 seconds; current allocated memory: 311.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 311.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 502.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 502.88 seconds; current allocated memory: 340.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 14.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.31 seconds; current allocated memory: 386.078 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:43)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 649.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 650.05 seconds; current allocated memory: 495.898 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_3'(cnn.cpp:329:25) and 'VITIS_LOOP_330_4'(cnn.cpp:330:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_329_3'(cnn.cpp:329:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_3' (cnn.cpp:329:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 701 seconds. CPU system time: 0.07 seconds. Elapsed time: 701.07 seconds; current allocated memory: 656.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.105 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,636 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,702 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,102 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,917 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 102,667 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,850 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,852 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46,017 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,700 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,704 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,698 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,258 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,258 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,278 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,367 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_438_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:438:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_440_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:440:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_442_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:442:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_435_4' (cnn.cpp:435:29) in function 'cnn' partially with a factor of 2 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_438_5' (cnn.cpp:438:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:401:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.17 seconds. CPU system time: 0.71 seconds. Elapsed time: 7.88 seconds; current allocated memory: 296.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,243 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,058 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,482 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,058 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,226 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,234 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,238 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,252 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,340 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_438_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:438:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_440_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:440:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_442_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:442:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_438_5' (cnn.cpp:438:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_440_6' (cnn.cpp:440:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_442_7' (cnn.cpp:442:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:507:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:509:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.2 seconds. CPU system time: 0.87 seconds. Elapsed time: 20.32 seconds; current allocated memory: 299.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 303.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 310.688 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:403:43)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.45 seconds; current allocated memory: 346.184 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_429_3'(cnn.cpp:429:27) and 'VITIS_LOOP_435_4'(cnn.cpp:435:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_418_2'(cnn.cpp:418:23) and 'VITIS_LOOP_429_3'(cnn.cpp:429:27) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_429_3' (cnn.cpp:429:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_418_2' (cnn.cpp:418:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_403_1' (cnn.cpp:403:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.37 seconds; current allocated memory: 445.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 450.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 450.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 450.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln139', cnn.cpp:139) of variable 'bitcast_ln131_1', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln141', cnn.cpp:141) of variable 'bitcast_ln131_3', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln143', cnn.cpp:143) of variable 'bitcast_ln131_5', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln145', cnn.cpp:145) of variable 'bitcast_ln131_7', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' (loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln151', cnn.cpp:151) of variable 'bitcast_ln131_13', cnn.cpp:131 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 452.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 452.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 456.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 456.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFOINFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,243 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,058 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,775 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,850 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,852 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,018 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,026 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,030 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,024 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,024 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,252 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,340 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_438_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:438:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_440_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:440:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_442_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:442:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_438_5' (cnn.cpp:438:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_440_6' (cnn.cpp:440:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.13 seconds. CPU system time: 0.69 seconds. Elapsed time: 7.81 seconds; current allocated memory: 296.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,132 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,391 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,496 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,248 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,063 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 176,664 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,951 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,953 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,119 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,127 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,116 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,110 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,110 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,110 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,130 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,218 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_442_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:442:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_443_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:443:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_450_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:450:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_452_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:452:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_454_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:454:20)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.21 seconds. CPU system time: 0.75 seconds. Elapsed time: 7.95 seconds; current allocated memory: 296.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,132 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,251 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,466 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,269 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,084 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 176,664 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,951 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,953 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,119 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,127 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,116 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,110 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,110 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,110 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,130 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,218 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_450_7' (cnn.cpp:450:31) in function 'cnn' completely with a factor of 16 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_452_8' (cnn.cpp:452:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_454_9' (cnn.cpp:454:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_442_5' (cnn.cpp:442:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_443_6' (cnn.cpp:443:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_450_7' (cnn.cpp:450:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_452_8' (cnn.cpp:452:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_454_9' (cnn.cpp:454:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:519:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Cyclic partitioning with factor 16 on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:521:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 71.87 seconds. CPU system time: 1.02 seconds. Elapsed time: 75.46 seconds; current allocated memory: 299.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 190.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 190.43 seconds; current allocated memory: 320.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.19 seconds; current allocated memory: 351.355 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:403:32)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 203.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 203.58 seconds; current allocated memory: 426.449 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_429_3'(cnn.cpp:429:27) and 'VITIS_LOOP_435_4'(cnn.cpp:435:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_418_2'(cnn.cpp:418:23) and 'VITIS_LOOP_429_3'(cnn.cpp:429:27) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_429_3' (cnn.cpp:429:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_418_2' (cnn.cpp:418:23) in function 'cnn' the outer loop is not a perfect loop.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_442_7' (cnn.cpp:442:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:507:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:509:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 522.87 seconds. CPU system time: 0.89 seconds. Elapsed time: 524.53 seconds; current allocated memory: 299.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 96.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 96.12 seconds; current allocated memory: 313.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.66 seconds; current allocated memory: 340.641 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:403:29)...784 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 62.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 62.7 seconds; current allocated memory: 400.551 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_429_3'(cnn.cpp:429:27) and 'VITIS_LOOP_435_4'(cnn.cpp:435:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_418_2'(cnn.cpp:418:23) and 'VITIS_LOOP_429_3'(cnn.cpp:429:27) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_429_3' (cnn.cpp:429:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_418_2' (cnn.cpp:418:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_403_1' (cnn.cpp:403:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 822.13 seconds. CPU system time: 0.12 seconds. Elapsed time: 822.28 seconds; current allocated memory: 577.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.29 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.04 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,443 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,767 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,769 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,935 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,885 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,889 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,883 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,903 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,992 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_897_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:897:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_897_5' (cnn.cpp:897:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:966:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 39.77 seconds. CPU system time: 1.11 seconds. Elapsed time: 41.47 seconds; current allocated memory: 310.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.97 seconds; current allocated memory: 328.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 336.988 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:43)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.23 seconds; current allocated memory: 420.047 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_752_3'(cnn.cpp:752:25) and 'VITIS_LOOP_753_4'(cnn.cpp:753:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 15.18 seconds; current allocated memory: 525.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 528.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 528.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 532.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 532.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 534.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 534.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_893_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_893_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_4' (loop 'VITIS_LOOP_893_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:913) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_4' (loop 'VITIS_LOOP_893_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:913) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_4' (loop 'VITIS_LOOP_893_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_8', cnn.cpp:913) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.28 seconds. CPU system time: 0.74 seconds. Elapsed time: 8.02 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,927 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,040 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,208 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,158 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,162 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,176 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,267 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:966:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.79 seconds. CPU system time: 0.75 seconds. Elapsed time: 9.45 seconds; current allocated memory: 298.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 300.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 303.746 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 330.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_752_3'(cnn.cpp:752:25) and 'VITIS_LOOP_753_4'(cnn.cpp:753:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 423.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 425.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 427.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 429.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 429.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 429.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 429.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:892) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 56, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 437.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 437.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 437.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 437.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 437.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 438.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 441.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 442.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 447.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 448.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 452.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' is 7345 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 459.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 474.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 475.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 479.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 484.098 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 487.395 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.02 seconds; current allocated memory: 514.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.79 seconds. CPU system time: 1.92 seconds. Elapsed time: 30.65 seconds; current allocated memory: 219.855 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 33.66 seconds. CPU system time: 0.99 seconds. Elapsed time: 32.94 seconds; current allocated memory: 4.359 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.28 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.01 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,820 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,331 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,451 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,465 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,556 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:966:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.47 seconds; current allocated memory: 298.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 304.285 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 330.742 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 424.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 428.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 428.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 428.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 428.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 430.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 430.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 430.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 430.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 438.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 438.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 438.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 438.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 438.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 438.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 438.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 438.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 438.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 438.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 440.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 444.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 446.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 450.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 452.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 456.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' is 13263 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 464.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 478.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 479.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 484.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 490.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 493.977 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.09 seconds; current allocated memory: 521.559 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.89 seconds. CPU system time: 1.82 seconds. Elapsed time: 31.5 seconds; current allocated memory: 227.250 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 34.7 seconds. CPU system time: 0.98 seconds. Elapsed time: 33.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_4' (loop 'VITIS_LOOP_893_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_27', cnn.cpp:913) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_4' (loop 'VITIS_LOOP_893_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_178', cnn.cpp:913) on array 'input_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_4' (loop 'VITIS_LOOP_893_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_218', cnn.cpp:913) on array 'input_1' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 14, Depth = 68, loop 'VITIS_LOOP_893_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_893_4' consists of the following:
	'store' operation 0 bit ('h_write_ln893', cnn.cpp:893) of constant 0 on local variable 'h', cnn.cpp:893 [77]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:893 [82]  (0.000 ns)
	'add' operation 15 bit ('empty_32', cnn.cpp:913) [408]  (0.765 ns)
	'sub' operation 16 bit ('empty_34', cnn.cpp:913) [412]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:913) [414]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:912) on array 'output_0' [667]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 444.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 444.92 seconds; current allocated memory: 735.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 51.84 seconds. CPU system time: 0.15 seconds. Elapsed time: 52 seconds; current allocated memory: 777.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.19 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.33 seconds; current allocated memory: 788.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 788.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln913) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:892) with incoming values : ('add_ln892', cnn.cpp:892) [63]  (0.000 ns)
	'add' operation 14 bit of DSP[75] ('add_ln913', cnn.cpp:913) [73]  (2.396 ns)
	'mul' operation 19 bit of DSP[75] ('mul_ln913', cnn.cpp:913) [75]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 788.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 788.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 788.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 791.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 793.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 797.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_893_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_893_4' pipeline 'VITIS_LOOP_893_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_893_4' is 41248 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_893_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 16.11 seconds; current allocated memory: 867.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.74 seconds. CPU system time: 0.62 seconds. Elapsed time: 23.45 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.37 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 16.77 seconds. CPU system time: 0.12 seconds. Elapsed time: 16.89 seconds; current allocated memory: 1.338 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 638.32 seconds. CPU system time: 3.77 seconds. Elapsed time: 642.83 seconds; current allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 54.39 seconds. CPU system time: 1.03 seconds. Elapsed time: 53.83 seconds; current allocated memory: 25.188 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.22 seconds. CPU system time: 0.68 seconds. Elapsed time: 7.9 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,820 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,331 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,451 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,465 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,556 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:966:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.14 seconds. CPU system time: 0.68 seconds. Elapsed time: 9.51 seconds; current allocated memory: 298.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 300.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 304.289 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 330.746 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.69 seconds; current allocated memory: 424.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 428.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 428.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 428.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 428.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 428.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 430.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 430.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 430.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 430.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 439.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 439.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 439.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 439.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 439.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 439.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 439.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 439.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 440.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 444.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 446.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 450.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 452.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 456.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' is 13263 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 464.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 478.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 479.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 484.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 490.480 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 493.988 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.88 seconds; current allocated memory: 521.551 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.66 seconds. CPU system time: 1.75 seconds. Elapsed time: 31.12 seconds; current allocated memory: 227.242 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.55 seconds. CPU system time: 0.79 seconds. Elapsed time: 22.66 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.1 seconds. CPU system time: 0.69 seconds. Elapsed time: 7.79 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,839 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,066 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,246 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,240 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,240 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,240 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,351 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.15 seconds. CPU system time: 0.82 seconds. Elapsed time: 9.36 seconds; current allocated memory: 298.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 298.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 300.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 303.719 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:29)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 330.055 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 423.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 428.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 428.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 428.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 429.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 429.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 429.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 429.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 430.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 430.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 430.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 430.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 437.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 437.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 437.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 437.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 437.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 439.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 443.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 446.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 450.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 452.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 456.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' is 5951 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 462.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 473.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 478.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 481.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 486.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 489.758 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.14 seconds; current allocated memory: 516.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.1 seconds. CPU system time: 1.94 seconds. Elapsed time: 30.43 seconds; current allocated memory: 222.551 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 33.33 seconds. CPU system time: 0.98 seconds. Elapsed time: 32.74 seconds; current allocated memory: 4.418 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,943 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,519 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,521 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,687 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,695 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,699 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,693 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,693 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,693 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,713 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,804 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.27 seconds. CPU system time: 0.77 seconds. Elapsed time: 13.76 seconds; current allocated memory: 298.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 301.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 307.258 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:43)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.16 seconds; current allocated memory: 337.926 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.75 seconds; current allocated memory: 434.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 439.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 440.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 440.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 440.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 440.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 445.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 445.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 445.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 56, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 47.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 47.52 seconds; current allocated memory: 468.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.39 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 468.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 468.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 468.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 468.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 468.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 472.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 475.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 482.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' is 5495 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 496.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.34 seconds; current allocated memory: 529.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 529.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 532.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 538.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 541.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.66 seconds; current allocated memory: 569.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 89.94 seconds. CPU system time: 1.83 seconds. Elapsed time: 92.55 seconds; current allocated memory: 275.617 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 34.77 seconds. CPU system time: 0.96 seconds. Elapsed time: 34.08 seconds; current allocated memory: 6.027 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.3 seconds. CPU system time: 0.76 seconds. Elapsed time: 8.07 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,243 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,058 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,482 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,058 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,226 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,234 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,238 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,232 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,252 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,340 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_900_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:900:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_903_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:903:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_5' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_900_6' (cnn.cpp:900:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_903_7' (cnn.cpp:903:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:973:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:975:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.39 seconds. CPU system time: 0.88 seconds. Elapsed time: 20.41 seconds; current allocated memory: 299.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 303.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 310.621 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:43)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.02 seconds; current allocated memory: 346.125 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_3'(cnn.cpp:893:27) and 'VITIS_LOOP_897_4'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_893_3'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_3' (cnn.cpp:893:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.13 seconds; current allocated memory: 445.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 450.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 450.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 450.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 452.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 452.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 456.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 456.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.25 seconds. CPU system time: 0.79 seconds. Elapsed time: 8.05 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,251 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 968 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 582 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,414 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,854 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,856 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,022 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,029 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,033 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,027 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,027 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,027 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,047 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,139 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_900_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:900:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_903_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:903:33)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_897_5' (cnn.cpp:897:29) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_900_6' (cnn.cpp:900:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_903_7' (cnn.cpp:903:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:966:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:968:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.29 seconds. CPU system time: 0.85 seconds. Elapsed time: 19.7 seconds; current allocated memory: 298.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 301.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 308.172 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:27)...50 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.13 seconds; current allocated memory: 339.438 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.51 seconds; current allocated memory: 437.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 442.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 442.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 442.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 443.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 443.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 443.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 443.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 448.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 448.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 448.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'): Unable to schedule 'load' operation 32 bit ('output_load_16', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 58, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 33.08 seconds; current allocated memory: 498.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.6 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 498.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 498.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 498.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 498.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 498.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' is 8449 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 505.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 537.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 541.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 546.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 552.414 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 555.551 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.89 seconds; current allocated memory: 576.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 87.49 seconds. CPU system time: 2.19 seconds. Elapsed time: 93.31 seconds; current allocated memory: 282.371 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 34.75 seconds. CPU system time: 0.96 seconds. Elapsed time: 34.34 seconds; current allocated memory: 3.633 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.16 seconds. CPU system time: 0.8 seconds. Elapsed time: 7.95 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,358 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,526 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,528 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,694 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,701 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,719 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,811 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_900_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:900:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_903_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:903:33)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_897_5' (cnn.cpp:897:29) in function 'cnn' partially with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_900_6' (cnn.cpp:900:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_903_7' (cnn.cpp:903:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:966:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:968:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.75 seconds. CPU system time: 0.94 seconds. Elapsed time: 19.73 seconds; current allocated memory: 298.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 301.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 309.715 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:27)...100 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.71 seconds; current allocated memory: 341.316 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_897_5'(cnn.cpp:897:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.11 seconds; current allocated memory: 416.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 421.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 422.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 422.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 422.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 427.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 427.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 427.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 427.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln914_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'): Unable to schedule 'load' operation 32 bit ('output_load_16', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'): Unable to schedule 'load' operation 32 bit ('output_load_18', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'): Unable to schedule 'store' operation 0 bit ('output_addr_31_write_ln913', cnn.cpp:913) of variable 'add45_1_4_4', cnn.cpp:913 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 66, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' consists of the following:
	'add' operation 9 bit of DSP[1893] ('add_ln914_1', cnn.cpp:914) [1891]  (2.396 ns)
	'mul' operation 19 bit of DSP[1893] ('mul_ln914_9', cnn.cpp:914) [1893]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 227.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 227.73 seconds; current allocated memory: 473.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.19 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 473.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 473.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 473.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 473.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 473.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 475.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 494.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.12 seconds; current allocated memory: 551.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 551.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 551.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 552.285 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 556.641 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.2 seconds; current allocated memory: 601.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 296.44 seconds. CPU system time: 2.36 seconds. Elapsed time: 298.92 seconds; current allocated memory: 307.574 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 36.11 seconds. CPU system time: 1.02 seconds. Elapsed time: 35.54 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
[BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' (loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'): Unable to schedule 'load' operation 32 bit ('output_load_16', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' (loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'): Unable to schedule 'load' operation 32 bit ('output_load_18', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' (loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'): Unable to schedule 'load' operation 32 bit ('output_load_20', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' (loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'): Unable to schedule 'load' operation 32 bit ('output_load_22', cnn.cpp:913) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' (loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'): Unable to schedule 'store' operation 0 bit ('output_addr_35_write_ln913', cnn.cpp:913) of variable 'add45_5_4_4', cnn.cpp:913 on array 'output_r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' (loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'): Unable to schedule 'store' operation 0 bit ('output_addr_43_write_ln913', cnn.cpp:913) of variable 'add45_13_4_4', cnn.cpp:913 on array 'output_r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 80, loop 'VITIS_LOOP_893_3_VITIS_LOOP_897_4'
WARNING: [HLS 200-871] Estimated clock period (3.095 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' consists of the following:
	'store' operation 0 bit ('h_write_ln893', cnn.cpp:893) of constant 0 on local variable 'h', cnn.cpp:893 [831]  (0.387 ns)
	'load' operation 8 bit ('h_load', cnn.cpp:893) on local variable 'h', cnn.cpp:893 [841]  (0.000 ns)
	'add' operation 8 bit ('add_ln893_5', cnn.cpp:893) [847]  (0.705 ns)
	'select' operation 8 bit ('select_ln893_2', cnn.cpp:893) [849]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln893', cnn.cpp:893) [883]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1374.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 1374.36 seconds; current allocated memory: 520.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.91 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 520.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 520.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 520.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 520.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 520.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4' pipeline 'VITIS_LOOP_893_3_VITIS_LOOP_897_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 125 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.5 seconds; current allocated memory: 542.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 606.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 606.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 609.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.12 seconds; current allocated memory: 624.711 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 637.637 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.24 seconds; current allocated memory: 678.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 323.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1435.79 seconds. CPU system time: 2.31 seconds. Elapsed time: 1439.34 seconds; current allocated memory: 384.047 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 36.54 seconds. CPU system time: 1.11 seconds. Elapsed time: 36.09 seconds; current allocated memory: 9.281 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 12.23 seconds; current allocated memory: 680.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 680.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 680.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 680.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.42 seconds; current allocated memory: 693.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 693.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 693.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [1152]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:64) on local variable 'indvar' [1156]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', cnn.cpp:64) [1168]  (0.706 ns)
	'select' operation 8 bit ('select_ln63_1', cnn.cpp:63) [1170]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln63', cnn.cpp:63) [1172]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.85 seconds; current allocated memory: 742.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 742.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 742.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 742.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_3_VITIS_LOOP_330_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop 'VITIS_LOOP_329_3_VITIS_LOOP_330_4'
WARNING: [HLS 200-871] Estimated clock period (3.017 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' consists of the following:
	'store' operation 0 bit ('i1_write_ln329', cnn.cpp:329) of constant 0 on local variable 'i1', cnn.cpp:329 [1396]  (0.387 ns)
	'load' operation 5 bit ('i1_load', cnn.cpp:329) on local variable 'i1', cnn.cpp:329 [1406]  (0.000 ns)
	'add' operation 5 bit ('add_ln329', cnn.cpp:329) [1407]  (0.707 ns)
	'select' operation 5 bit ('select_ln329_1', cnn.cpp:329) [1412]  (0.278 ns)
	'getelementptr' operation 12 bit ('weight_0_0_addr', cnn.cpp:352) [1420]  (0.000 ns)
	'load' operation 32 bit ('weight_0_0_load', cnn.cpp:352) on array 'weight_0_0' [1445]  (1.645 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15220 seconds. CPU system time: 0.33 seconds. Elapsed time: 15220.8 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 97.23 seconds. CPU system time: 0.13 seconds. Elapsed time: 97.36 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.4 seconds. CPU system time: 0.14 seconds. Elapsed time: 7.54 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.28 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' is 9856 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 10304 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' is 43320 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_input_S0' is 45600 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' pipeline 'VITIS_LOOP_329_3_VITIS_LOOP_330_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4' is 901300 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 5600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 1140 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 111.63 seconds. CPU system time: 0.44 seconds. Elapsed time: 112.08 seconds; current allocated memory: 1.799 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_8_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 339.11 seconds. CPU system time: 0.76 seconds. Elapsed time: 340.04 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.17 seconds; current allocated memory: 2.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 45600 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.38 seconds; current allocated memory: 2.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.37 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.54 seconds; current allocated memory: 2.403 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.49 seconds. CPU system time: 0.18 seconds. Elapsed time: 10.71 seconds; current allocated memory: 2.429 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 29.15 seconds. CPU system time: 0.19 seconds. Elapsed time: 29.35 seconds; current allocated memory: 2.677 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17804.6 seconds. CPU system time: 4.85 seconds. Elapsed time: 17813.4 seconds; current allocated memory: 2.389 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 60.77 seconds. CPU system time: 0.97 seconds. Elapsed time: 60.13 seconds; current allocated memory: 29.918 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.36 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.09 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,322 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,526 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,528 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,694 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,701 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,719 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,811 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_895_5' (cnn.cpp:895:31) in function 'cnn' partially with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.35 seconds. CPU system time: 0.75 seconds. Elapsed time: 14.54 seconds; current allocated memory: 298.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 301.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 309.656 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:27)...100 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.49 seconds; current allocated memory: 341.258 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_894_4'(cnn.cpp:894:27) and 'VITIS_LOOP_895_5'(cnn.cpp:895:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_894_4'(cnn.cpp:894:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_894_4' (cnn.cpp:894:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.09 seconds; current allocated memory: 416.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 422.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 422.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 422.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 422.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 427.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 427.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 427.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln913_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'): Unable to schedule 'load' operation 32 bit ('output_load_16', cnn.cpp:912) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'): Unable to schedule 'load' operation 32 bit ('output_load_18', cnn.cpp:912) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'): Unable to schedule 'store' operation 0 bit ('output_addr_31_write_ln912', cnn.cpp:912) of variable 'add45_1_4_4', cnn.cpp:912 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 66, loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' consists of the following:
	'add' operation 9 bit of DSP[1921] ('empty_47', cnn.cpp:895) [1919]  (2.396 ns)
	'mul' operation 19 bit of DSP[1921] ('mul_ln913_10', cnn.cpp:913) [1921]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 116.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 116.54 seconds; current allocated memory: 478.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.28 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 478.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 478.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 478.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' is 5040 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 494.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 551.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 551.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 551.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 553.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 557.449 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.72 seconds; current allocated memory: 601.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 160.47 seconds. CPU system time: 1.95 seconds. Elapsed time: 163.9 seconds; current allocated memory: 306.914 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.53 seconds. CPU system time: 0.73 seconds. Elapsed time: 21.64 seconds; current allocated memory: 2.230 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.258 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.22 seconds; current allocated memory: 299.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 103,094 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61,348 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61,350 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61,515 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,842 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,846 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,840 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,400 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,400 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,420 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,512 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_895_5' (cnn.cpp:895:31) in function 'cnn' partially with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 28.32 seconds; current allocated memory: 585.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 585.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 585.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 585.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.52 seconds; current allocated memory: 599.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 599.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 599.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 599.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 599.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 599.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 599.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 599.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' (loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'): Unable to schedule 'load' operation 32 bit ('output_0_load_1', cnn.cpp:445) on array 'output_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' (loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'): Unable to schedule 'load' operation 32 bit ('output_0_load_3', cnn.cpp:445) on array 'output_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' (loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'): Unable to schedule 'load' operation 32 bit ('output_0_load_5', cnn.cpp:445) on array 'output_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' (loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'): Unable to schedule 'load' operation 32 bit ('output_0_load_7', cnn.cpp:445) on array 'output_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' (loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'): Unable to schedule 'store' operation 0 bit ('output_222_addr_5_write_ln445', cnn.cpp:445) of variable 'add43_5_4_4', cnn.cpp:445 on array 'output_222' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'output_222'.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_440_6' (cnn.cpp:440:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_442_7' (cnn.cpp:442:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Complete partitioning on dimension 3. (cnn.cpp:507:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 3. (cnn.cpp:508:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:509:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 347.19 seconds. CPU system time: 1.37 seconds. Elapsed time: 349.35 seconds; current allocated memory: 300.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.391 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2121.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 2121.89 seconds; current allocated memory: 335.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 28.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 28.38 seconds; current allocated memory: 391.180 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:403:29)...1568 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2505.17 seconds. CPU system time: 0.13 seconds. Elapsed time: 2505.38 seconds; current allocated memory: 501.996 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_429_3'(cnn.cpp:429:27) and 'VITIS_LOOP_435_4'(cnn.cpp:435:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_418_2'(cnn.cpp:418:23) and 'VITIS_LOOP_429_3'(cnn.cpp:429:27) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_429_3' (cnn.cpp:429:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_418_2' (cnn.cpp:418:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_403_1' (cnn.cpp:403:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6456.56 seconds. CPU system time: 0.19 seconds. Elapsed time: 6456.89 seconds; current allocated memory: 778.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.531 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.13 seconds; current allocated memory: 274.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,322 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,526 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,528 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,694 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,701 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,699 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,719 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,811 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_895_5' (cnn.cpp:895:31) in function 'cnn' partially with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.96 seconds. CPU system time: 0.66 seconds. Elapsed time: 13.18 seconds; current allocated memory: 276.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 280.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 287.859 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:27)...100 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.47 seconds; current allocated memory: 319.457 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_894_4'(cnn.cpp:894:27) and 'VITIS_LOOP_895_5'(cnn.cpp:895:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_894_4'(cnn.cpp:894:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_894_4' (cnn.cpp:894:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.1 seconds; current allocated memory: 420.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 425.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 425.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 426.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 431.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 431.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 431.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 431.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln913_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'): Unable to schedule 'load' operation 32 bit ('output_load_16', cnn.cpp:912) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'): Unable to schedule 'load' operation 32 bit ('output_load_18', cnn.cpp:912) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'): Unable to schedule 'store' operation 0 bit ('output_addr_31_write_ln912', cnn.cpp:912) of variable 'add45_1_4_4', cnn.cpp:912 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 66, loop 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' consists of the following:
	'add' operation 9 bit of DSP[1921] ('empty_47', cnn.cpp:895) [1919]  (2.396 ns)
	'mul' operation 19 bit of DSP[1921] ('mul_ln913_10', cnn.cpp:913) [1921]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 116.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 116.92 seconds; current allocated memory: 474.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.35 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 474.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 474.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 474.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 479.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5' is 5040 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 498.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.21 seconds; current allocated memory: 555.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 555.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 555.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 561.441 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 602.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 156.76 seconds. CPU system time: 1.59 seconds. Elapsed time: 159.97 seconds; current allocated memory: 330.066 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.45 seconds. CPU system time: 0.83 seconds. Elapsed time: 21.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.14 seconds; current allocated memory: 296.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,681 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 897 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,697 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,871 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,873 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,039 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,047 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,051 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,045 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,045 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,045 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,065 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,157 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_902_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:902:33)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_895_5' (cnn.cpp:895:31) in function 'cnn' partially with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_6' (cnn.cpp:899:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_902_7' (cnn.cpp:902:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 10 on dimension 2. Cyclic partitioning with factor 10 on dimension 3. (cnn.cpp:965:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:967:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.7 seconds. CPU system time: 0.68 seconds. Elapsed time: 28.25 seconds; current allocated memory: 298.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.23 seconds; current allocated memory: 309.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.59 seconds; current allocated memory: 329.555 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:27)...100 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 26.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 26.33 seconds; current allocated memory: 378.035 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_894_4'(cnn.cpp:894:27) and 'VITIS_LOOP_895_5'(cnn.cpp:895:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_894_4'(cnn.cpp:894:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_894_4' (cnn.cpp:894:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 97.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 97.91 seconds; current allocated memory: 496.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.29 seconds; current allocated memory: 505.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 505.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 505.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 505.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 505.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 505.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.7 seconds; current allocated memory: 522.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 522.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 522.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.531 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.15 seconds; current allocated memory: 274.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 856 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,369 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,133 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,301 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,311 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,699 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,699 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,699 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,719 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,810 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:946:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:960:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:962:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_895_5> at cnn.cpp:895:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_897_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:897:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_898_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:898:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_897_6' (cnn.cpp:897:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:946:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_898_7' (cnn.cpp:898:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:946:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.69 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.1 seconds; current allocated memory: 276.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 279.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.434 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:868:25)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 315.176 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.5 seconds; current allocated memory: 403.129 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 408.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 408.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 408.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 408.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 409.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 414.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 414.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 414.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_895_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_895_5' (loop 'VITIS_LOOP_895_5'): Unable to schedule 'load' operation 32 bit ('input_load_21', cnn.cpp:907->cnn.cpp:988) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 65, loop 'VITIS_LOOP_895_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.8 seconds; current allocated memory: 437.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 437.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 437.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 437.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 437.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 437.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 437.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 437.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 437.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 437.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 438.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 443.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 446.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 453.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_895_5' pipeline 'VITIS_LOOP_895_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_cnn_Pipeline_VITIS_LOOP_895_5' is 45864 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_12_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 150 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_4ns_3_24_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_895_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 478.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 512.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 516.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 527.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 534.531 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.25 seconds; current allocated memory: 562.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35 seconds. CPU system time: 1.51 seconds. Elapsed time: 38.37 seconds; current allocated memory: 290.375 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.95 seconds. CPU system time: 0.8 seconds. Elapsed time: 21.11 seconds; current allocated memory: 6.305 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.531 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.17 seconds; current allocated memory: 274.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,040 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,943 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,519 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,521 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,687 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,695 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,699 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,693 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,693 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,693 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,713 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,804 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_898_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:898:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:899:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_898_6' (cnn.cpp:898:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_7' (cnn.cpp:899:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:961:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:963:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.8 seconds. CPU system time: 0.65 seconds. Elapsed time: 13.13 seconds; current allocated memory: 276.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 279.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 285.531 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:868:43)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 316.754 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_893_4'(cnn.cpp:893:27) and 'VITIS_LOOP_895_5'(cnn.cpp:895:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_892_3'(cnn.cpp:892:25) and 'VITIS_LOOP_893_4'(cnn.cpp:893:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_883_2'(cnn.cpp:883:23) and 'VITIS_LOOP_892_3'(cnn.cpp:892:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_893_4' (cnn.cpp:893:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_892_3' (cnn.cpp:892:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_883_2' (cnn.cpp:883:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_868_1' (cnn.cpp:868:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.81 seconds; current allocated memory: 412.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 418.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 418.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 419.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 419.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 419.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 423.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 56, loop 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 24.03 seconds; current allocated memory: 447.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 447.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 447.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 447.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 447.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 447.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 450.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 453.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 460.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5' pipeline 'VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5' is 5495 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 474.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 508.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 508.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 510.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 516.484 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 519.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.41 seconds; current allocated memory: 557.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50.97 seconds. CPU system time: 1.62 seconds. Elapsed time: 57.32 seconds; current allocated memory: 285.395 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.96 seconds. CPU system time: 0.75 seconds. Elapsed time: 21.07 seconds; current allocated memory: 4.434 MB.
INFO: [HLS 200-1510] Running: close_project 
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' (loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'): Unable to schedule 'store' operation 0 bit ('output_222_addr_13_write_ln445', cnn.cpp:445) of variable 'add43_13_4_4', cnn.cpp:445 on array 'output_222' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'output_222'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 96, loop 'VITIS_LOOP_429_3_VITIS_LOOP_435_4'
WARNING: [HLS 200-871] Estimated clock period (3.095 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' consists of the following:
	'store' operation 0 bit ('h_write_ln429', cnn.cpp:429) of constant 0 on local variable 'h', cnn.cpp:429 [1054]  (0.387 ns)
	'load' operation 8 bit ('h_load', cnn.cpp:429) on local variable 'h', cnn.cpp:429 [1064]  (0.000 ns)
	'add' operation 8 bit ('add_ln429_5', cnn.cpp:429) [1070]  (0.705 ns)
	'select' operation 8 bit ('select_ln429_2', cnn.cpp:429) [1072]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln429', cnn.cpp:429) [4700]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13906.3 seconds. CPU system time: 0.22 seconds. Elapsed time: 13906.9 seconds; current allocated memory: 834.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.73 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.03 seconds; current allocated memory: 834.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 834.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 834.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 834.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' is 9856 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 10304 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 834.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' pipeline 'VITIS_LOOP_429_3_VITIS_LOOP_435_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4' is 29880 from HDL expression: ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_449_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.96 seconds; current allocated memory: 874.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_8_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.89 seconds. CPU system time: 0.33 seconds. Elapsed time: 9.3 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 21258 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.42 seconds; current allocated memory: 1.197 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 323.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15495 seconds. CPU system time: 2.65 seconds. Elapsed time: 15499 seconds; current allocated memory: 931.812 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 30.11 seconds. CPU system time: 0.82 seconds. Elapsed time: 29.32 seconds; current allocated memory: 24.543 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.21 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,126 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 779 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,604 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,704 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,706 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,872 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,028 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,882 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,876 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,876 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,876 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,896 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,994 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_936_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:936:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_938_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:938:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_943_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:943:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_8' (cnn.cpp:918:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_9' (cnn.cpp:919:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_936_10' (cnn.cpp:936:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_938_11' (cnn.cpp:938:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_943_12' (cnn.cpp:943:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
WARNING: [HLS 214-167] The program may have out of bound array access (cnn.cpp:945:17)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:997:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:999:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_6> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.15 seconds; current allocated memory: 298.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 300.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 305.262 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 333.355 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_5'(cnn.cpp:900:27) and 'VITIS_LOOP_901_6'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_5' (cnn.cpp:900:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_896_3' (cnn.cpp:896:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 412.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 417.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 417.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 417.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 417.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 418.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 423.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 424.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'VITIS_LOOP_907_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 428.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 428.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 430.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 430.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 432.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 432.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 433.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 438.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 440.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 445.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 447.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 454.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline 'VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 457.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_7' pipeline 'VITIS_LOOP_907_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_907_7' is 27811 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 468.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 479.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 483.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 489.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 498.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 501.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 542.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.49 seconds. CPU system time: 1.5 seconds. Elapsed time: 23.45 seconds; current allocated memory: 248.629 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.79 seconds. CPU system time: 0.64 seconds. Elapsed time: 20.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 312.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.18 seconds; current allocated memory: 314.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,126 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 779 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,604 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,704 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,706 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,872 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,028 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,882 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,876 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,876 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,876 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,896 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,994 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_936_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:936:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_938_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:938:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_943_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:943:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_8' (cnn.cpp:918:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_9' (cnn.cpp:919:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_936_10' (cnn.cpp:936:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_938_11' (cnn.cpp:938:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_943_12' (cnn.cpp:943:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
WARNING: [HLS 214-167] The program may have out of bound array access (cnn.cpp:945:17)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:997:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:999:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_6> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.17 seconds; current allocated memory: 316.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 316.230 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 323.250 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 351.395 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_5'(cnn.cpp:900:27) and 'VITIS_LOOP_901_6'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_5' (cnn.cpp:900:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_896_3' (cnn.cpp:896:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 430.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 435.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 436.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 441.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 441.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 441.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 441.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 442.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'VITIS_LOOP_907_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 446.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 446.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 448.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 448.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 450.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 450.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 450.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 451.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 458.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 463.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 465.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 472.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline 'VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 475.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_7' pipeline 'VITIS_LOOP_907_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_907_7' is 27811 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 486.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 497.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 501.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 507.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 516.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 519.727 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 560.941 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.44 seconds. CPU system time: 1.49 seconds. Elapsed time: 23.38 seconds; current allocated memory: 248.633 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.72 seconds. CPU system time: 0.67 seconds. Elapsed time: 20.17 seconds; current allocated memory: 4.359 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.19 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,130 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 956 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 759 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,584 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,569 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,571 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,736 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,892 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,731 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,725 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,725 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,725 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,745 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,843 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_937_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:937:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_939_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:939:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_944_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:944:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_8' (cnn.cpp:918:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_9' (cnn.cpp:919:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_937_10' (cnn.cpp:937:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_939_11' (cnn.cpp:939:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_944_12' (cnn.cpp:944:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
WARNING: [HLS 214-167] The program may have out of bound array access (cnn.cpp:946:17)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1001:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1003:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_6> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.75 seconds. CPU system time: 0.6 seconds. Elapsed time: 13.16 seconds; current allocated memory: 298.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.37 seconds. CPU system time: 0 seconds. Elapsed time: 2.37 seconds; current allocated memory: 306.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 316.477 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.33 seconds; current allocated memory: 342.242 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_5'(cnn.cpp:900:27) and 'VITIS_LOOP_901_6'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_5' (cnn.cpp:900:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_896_3' (cnn.cpp:896:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.79 seconds; current allocated memory: 467.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.66 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'VITIS_LOOP_907_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 506.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 506.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 508.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 508.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 518.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 555.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 560.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 564.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 567.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 574.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline 'VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 577.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_7' pipeline 'VITIS_LOOP_907_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_907_7' is 21731 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 588.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 598.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 602.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 16908 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 627.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 673.391 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 685.883 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.29 seconds; current allocated memory: 714.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43.04 seconds. CPU system time: 1.72 seconds. Elapsed time: 49.62 seconds; current allocated memory: 420.414 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.78 seconds. CPU system time: 0.67 seconds. Elapsed time: 22.21 seconds; current allocated memory: 24.520 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.19 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,293 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,546 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,042 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 167,376 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,385 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,387 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,552 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,684 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,548 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,542 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,542 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,542 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,562 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,657 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_920_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:920:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_921_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:921:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_939_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:939:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_941_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:941:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_946_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:946:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_7' (cnn.cpp:918:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_946_12' (cnn.cpp:946:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_939_10' (cnn.cpp:939:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_941_11' (cnn.cpp:941:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_920_8' (cnn.cpp:920:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_921_9' (cnn.cpp:921:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1004:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1006:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_5> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.47 seconds. CPU system time: 0.76 seconds. Elapsed time: 14.14 seconds; current allocated memory: 300.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 308.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 319.406 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:907:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.54 seconds; current allocated memory: 353.242 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_4'(cnn.cpp:900:27) and 'VITIS_LOOP_901_5'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_4' (cnn.cpp:900:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.88 seconds; current allocated memory: 475.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.71 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_4_VITIS_LOOP_901_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 508.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'store' operation 0 bit ('output_addr_35_write_ln933', cnn.cpp:933) of variable 'acc_32', cnn.cpp:929 on array 'output_r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'store' operation 0 bit ('output_addr_43_write_ln933', cnn.cpp:933) of variable 'acc_21', cnn.cpp:929 on array 'output_r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 74, loop 'VITIS_LOOP_907_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 184.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 184.4 seconds; current allocated memory: 540.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 540.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 540.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 540.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.98 seconds; current allocated memory: 540.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 540.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 540.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 540.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 544.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 580.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 585.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 590.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 592.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 599.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' pipeline 'VITIS_LOOP_900_4_VITIS_LOOP_901_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 602.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_6' pipeline 'VITIS_LOOP_907_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 619.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 659.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 659.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 16908 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 676.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 719.355 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 732.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.84 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.95 seconds; current allocated memory: 773.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 340.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 233.72 seconds. CPU system time: 1.89 seconds. Elapsed time: 237.57 seconds; current allocated memory: 479.656 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.78 seconds. CPU system time: 0.78 seconds. Elapsed time: 23.34 seconds; current allocated memory: 27.094 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.21 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,130 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 957 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,562 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,597 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,599 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,764 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,921 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,760 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,754 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,754 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,754 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,774 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,872 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_937_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:937:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_939_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:939:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_944_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:944:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_8' (cnn.cpp:918:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_9' (cnn.cpp:919:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_937_10' (cnn.cpp:937:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_939_11' (cnn.cpp:939:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_944_12' (cnn.cpp:944:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1002:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1004:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_6> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.88 seconds. CPU system time: 0.58 seconds. Elapsed time: 13.2 seconds; current allocated memory: 298.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.38 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 306.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 316.715 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:907:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...25 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.39 seconds; current allocated memory: 341.230 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_5'(cnn.cpp:900:27) and 'VITIS_LOOP_901_6'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_5' (cnn.cpp:900:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_896_3' (cnn.cpp:896:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.86 seconds; current allocated memory: 467.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.68 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_5_VITIS_LOOP_901_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'VITIS_LOOP_907_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 500.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 506.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 506.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 508.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 509.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 518.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 555.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 560.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 564.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 567.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 574.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline 'VITIS_LOOP_900_5_VITIS_LOOP_901_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 577.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_7' pipeline 'VITIS_LOOP_907_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 587.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 598.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 602.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 16908 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 627.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.05 seconds; current allocated memory: 672.984 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 685.531 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.39 seconds; current allocated memory: 714.465 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43.43 seconds. CPU system time: 1.69 seconds. Elapsed time: 49.93 seconds; current allocated memory: 420.156 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.85 seconds. CPU system time: 0.77 seconds. Elapsed time: 22.38 seconds; current allocated memory: 24.504 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.19 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,523 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,516 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,297 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,112 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 167,301 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,335 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,337 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,502 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,634 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,498 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,492 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,492 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,492 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,512 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,607 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_920_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:920:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_921_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:921:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_940_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:940:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_942_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:942:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_947_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:947:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_7' (cnn.cpp:918:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_920_8' (cnn.cpp:920:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_921_9' (cnn.cpp:921:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_940_10' (cnn.cpp:940:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_942_11' (cnn.cpp:942:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_947_12' (cnn.cpp:947:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1005:8)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1007:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_5> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.24 seconds. CPU system time: 0.69 seconds. Elapsed time: 13.57 seconds; current allocated memory: 299.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.33 seconds; current allocated memory: 307.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 318.602 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:907:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.47 seconds; current allocated memory: 353.250 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_4'(cnn.cpp:900:27) and 'VITIS_LOOP_901_5'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_4' (cnn.cpp:900:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.15 seconds; current allocated memory: 474.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.69 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_4_VITIS_LOOP_901_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 507.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 507.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc_32', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc_34', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc_36', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'load' operation 32 bit ('acc_39', cnn.cpp:919) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'store' operation 0 bit ('output_addr_35_write_ln933', cnn.cpp:933) of variable 'acc_37', cnn.cpp:929 on array 'output_r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_907_6' (loop 'VITIS_LOOP_907_6'): Unable to schedule 'store' operation 0 bit ('output_addr_43_write_ln933', cnn.cpp:933) of variable 'acc_13', cnn.cpp:929 on array 'output_r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 64, loop 'VITIS_LOOP_907_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 180.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 180.94 seconds; current allocated memory: 513.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 517.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_1', cnn.cpp:820) on array 'output_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_3', cnn.cpp:822) on array 'output_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_5', cnn.cpp:824) on array 'output_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_7', cnn.cpp:826) on array 'output_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_r'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_load_13', cnn.cpp:832) on array 'output_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 520.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 520.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 520.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 520.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 530.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 530.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 532.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 532.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 541.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.74 seconds; current allocated memory: 578.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 583.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 588.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 590.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 597.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' pipeline 'VITIS_LOOP_900_4_VITIS_LOOP_901_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 600.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_6' pipeline 'VITIS_LOOP_907_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 616.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.96 seconds; current allocated memory: 655.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 655.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 16908 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 672.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.02 seconds; current allocated memory: 715.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 728.855 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.98 seconds; current allocated memory: 770.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 340.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 229.07 seconds. CPU system time: 1.87 seconds. Elapsed time: 233.65 seconds; current allocated memory: 476.348 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.78 seconds. CPU system time: 0.8 seconds. Elapsed time: 23.35 seconds; current allocated memory: 27.094 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.19 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,523 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,516 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,297 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,112 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 168,988 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,466 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,468 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,632 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,764 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,628 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,622 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,622 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,622 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,642 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,737 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:918:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_920_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:920:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_921_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:921:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_940_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:940:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_942_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:942:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_947_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:947:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_7' (cnn.cpp:918:20) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_920_8' (cnn.cpp:920:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_921_9' (cnn.cpp:921:33) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_940_10' (cnn.cpp:940:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_942_11' (cnn.cpp:942:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_947_12' (cnn.cpp:947:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:868:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1005:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (cnn.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1007:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_901_5> at cnn.cpp:901:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 0.69 seconds. Elapsed time: 13.61 seconds; current allocated memory: 299.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 299.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.74 seconds; current allocated memory: 308.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 321.133 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:907:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:872:28)...400 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 356.094 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_900_4'(cnn.cpp:900:27) and 'VITIS_LOOP_901_5'(cnn.cpp:901:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_900_4' (cnn.cpp:900:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_887_2' (cnn.cpp:887:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_872_1' (cnn.cpp:872:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.62 seconds; current allocated memory: 480.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.74 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_900_4_VITIS_LOOP_901_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 514.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 514.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_907_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_907_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'VITIS_LOOP_907_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.47 seconds; current allocated memory: 522.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 529.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_1', cnn.cpp:820) on array 'output_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_3', cnn.cpp:822) on array 'output_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_5', cnn.cpp:824) on array 'output_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_7', cnn.cpp:826) on array 'output_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_13', cnn.cpp:832) on array 'output_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.52 seconds; current allocated memory: 540.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 540.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 540.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 540.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.98 seconds; current allocated memory: 545.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 545.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 547.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 549.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 558.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 595.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 602.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 615.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 616.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 623.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5' pipeline 'VITIS_LOOP_900_4_VITIS_LOOP_901_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 626.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_907_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_907_6' pipeline 'VITIS_LOOP_907_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_907_6' is 34693 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_907_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 673.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 712.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 720.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 18400 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 740.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 784.426 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 799.098 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.2 seconds; current allocated memory: 856.230 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58.79 seconds. CPU system time: 1.89 seconds. Elapsed time: 62.67 seconds; current allocated memory: 561.922 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24.34 seconds. CPU system time: 0.64 seconds. Elapsed time: 23.75 seconds; current allocated memory: 11.781 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:870:38)
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:871:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.65 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.28 seconds; current allocated memory: 1.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:870:38)
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:871:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.65 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.27 seconds; current allocated memory: 1.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:870:38)
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:871:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.76 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.26 seconds; current allocated memory: 1.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:870:38)
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:871:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.71 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.26 seconds; current allocated memory: 1.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:870:38)
ERROR: [HLS 207-5519] Variable length array is not supported (cnn.cpp:871:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.75 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.27 seconds; current allocated memory: 1.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.14 seconds; current allocated memory: 296.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,351 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,952 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,767 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 173,594 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,904 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,906 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,070 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,228 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,067 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,061 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,061 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,061 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,081 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,177 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_947_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:947:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_949_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:949:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_954_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:954:32)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_947_11' (cnn.cpp:947:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_949_12' (cnn.cpp:949:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_954_13' (cnn.cpp:954:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1013:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (cnn.cpp:1014:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1015:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.53 seconds. CPU system time: 0.69 seconds. Elapsed time: 20.03 seconds; current allocated memory: 302.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 302.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.25 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 314.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 331.949 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:28)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.56 seconds; current allocated memory: 378.195 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 9.97 seconds; current allocated memory: 509.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.89 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_16_write_ln703', cnn.cpp:703) of variable 'bitcast_ln695_1', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_20_write_ln707', cnn.cpp:707) of variable 'bitcast_ln695_5', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_22_write_ln709', cnn.cpp:709) of variable 'bitcast_ln695_7', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_14'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_addr_28_write_ln715', cnn.cpp:715) of variable 'bitcast_ln695_13', cnn.cpp:695 on array 'output_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 542.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:925) on array 'output_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:925) on array 'output_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'store' operation 0 bit ('output_0_addr_31_write_ln939', cnn.cpp:939) of variable 'acc', cnn.cpp:934 on array 'output_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 60, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 178.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 178.73 seconds; current allocated memory: 648.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.79 seconds; current allocated memory: 648.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_1', cnn.cpp:820) on array 'output_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_3', cnn.cpp:822) on array 'output_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_5', cnn.cpp:824) on array 'output_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_7', cnn.cpp:826) on array 'output_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_load_13', cnn.cpp:832) on array 'output_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'output_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 3 seconds; current allocated memory: 648.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 648.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 648.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 648.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 648.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 648.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 648.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 648.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 681.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 688.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 701.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 702.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 709.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 713.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 25984 from HDL expression: ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.24 seconds; current allocated memory: 776.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.4 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.62 seconds; current allocated memory: 880.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 906.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 18400 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 919.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 957.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 985.199 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.96 seconds; current allocated memory: 1.036 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 261.61 seconds. CPU system time: 2.13 seconds. Elapsed time: 266.64 seconds; current allocated memory: 766.973 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 26.84 seconds. CPU system time: 0.77 seconds. Elapsed time: 26.37 seconds; current allocated memory: 20.223 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,351 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,952 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,767 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 179,434 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,084 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,086 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,250 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,359 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,198 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,212 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,308 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_947_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:947:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_949_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:949:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_954_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:954:32)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_947_11' (cnn.cpp:947:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_949_12' (cnn.cpp:949:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_954_13' (cnn.cpp:954:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1013:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 3. (cnn.cpp:1014:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1015:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.64 seconds. CPU system time: 0.65 seconds. Elapsed time: 19.98 seconds; current allocated memory: 302.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.42 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 314.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 332.203 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:28)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.8 seconds; current allocated memory: 378.504 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.27 seconds; current allocated memory: 509.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.86 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_8_write_ln704', cnn.cpp:704) of variable 'bitcast_ln695_2', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_10_write_ln708', cnn.cpp:708) of variable 'bitcast_ln695_6', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_12_write_ln712', cnn.cpp:712) of variable 'bitcast_ln695_10', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 543.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:925) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 56, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 38.1 seconds; current allocated memory: 615.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.31 seconds; current allocated memory: 618.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', cnn.cpp:821) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_3', cnn.cpp:825) on array 'output_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_5', cnn.cpp:829) on array 'output_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 8, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.6 seconds; current allocated memory: 629.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 629.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 629.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 629.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.98 seconds; current allocated memory: 634.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 634.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 636.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 640.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 648.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 684.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 690.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 703.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 706.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 713.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 716.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 56172 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.62 seconds; current allocated memory: 817.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.19 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.41 seconds; current allocated memory: 922.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 948.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 19936 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 961.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1003.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.98 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.07 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 125.93 seconds. CPU system time: 2.09 seconds. Elapsed time: 130.92 seconds; current allocated memory: 807.598 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.03 seconds. CPU system time: 0.74 seconds. Elapsed time: 26.55 seconds; current allocated memory: 26.477 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.14 seconds; current allocated memory: 296.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,214 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,415 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,351 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,952 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,767 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 179,434 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,084 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,086 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,250 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,359 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,198 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,212 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,308 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_947_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:947:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_949_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:949:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_954_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:954:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_959_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:959:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_947_11' (cnn.cpp:947:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_949_12' (cnn.cpp:949:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_954_13' (cnn.cpp:954:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_959_14' (cnn.cpp:959:34) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1017:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 3. (cnn.cpp:1018:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1019:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.81 seconds. CPU system time: 0.67 seconds. Elapsed time: 20.14 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.46 seconds; current allocated memory: 314.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 331.801 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:28)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.74 seconds; current allocated memory: 378.609 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.47 seconds; current allocated memory: 509.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.89 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_8_write_ln704', cnn.cpp:704) of variable 'bitcast_ln695_2', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_10_write_ln708', cnn.cpp:708) of variable 'bitcast_ln695_6', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_12_write_ln712', cnn.cpp:712) of variable 'bitcast_ln695_10', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 543.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:925) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 56, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 38.43 seconds; current allocated memory: 614.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.33 seconds; current allocated memory: 618.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', cnn.cpp:821) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_3', cnn.cpp:825) on array 'output_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_5', cnn.cpp:829) on array 'output_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 8, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.6 seconds; current allocated memory: 629.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 629.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 629.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 629.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 634.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 634.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 636.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 640.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 648.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 684.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 690.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 703.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 706.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 713.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 716.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 56172 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.71 seconds; current allocated memory: 817.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.21 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.48 seconds; current allocated memory: 922.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 948.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 19936 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 961.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1003.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.91 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.01 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 126.78 seconds. CPU system time: 2.15 seconds. Elapsed time: 131.81 seconds; current allocated memory: 807.523 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.11 seconds. CPU system time: 0.74 seconds. Elapsed time: 26.65 seconds; current allocated memory: 30.820 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,791 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,450 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,442 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,256 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 192,523 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,182 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,334 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,531 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,320 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,314 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,314 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,334 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,430 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:948:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:950:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_955_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:955:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:960:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_11' (cnn.cpp:948:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_12' (cnn.cpp:950:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_955_13' (cnn.cpp:955:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_14' (cnn.cpp:960:34) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1018:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 3 on dimension 3. (cnn.cpp:1019:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1020:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.81 seconds. CPU system time: 0.77 seconds. Elapsed time: 42 seconds; current allocated memory: 306.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 306.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.21 seconds; current allocated memory: 332.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.76 seconds; current allocated memory: 363.426 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:946:49) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:54)...6272 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 20.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.64 seconds; current allocated memory: 437.191 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 23.2 seconds; current allocated memory: 580.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.28 seconds; current allocated memory: 615.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 615.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 615.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 615.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_1_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_14_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_1'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_1_addr_24_write_ln711', cnn.cpp:711) of variable 'bitcast_ln695_9', cnn.cpp:695 on array 'output_14_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 16, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 640.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 640.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 640.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 640.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 640.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 640.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 640.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln905) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.16 seconds; current allocated memory: 296.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,791 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,450 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,442 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,256 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 192,523 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,182 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,334 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,531 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,320 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,314 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,314 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,334 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,430 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:948:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:950:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_955_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:955:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:960:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_11' (cnn.cpp:948:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_12' (cnn.cpp:950:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_955_13' (cnn.cpp:955:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_14' (cnn.cpp:960:34) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1018:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 3 on dimension 3. (cnn.cpp:1019:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1020:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.95 seconds. CPU system time: 0.71 seconds. Elapsed time: 42.06 seconds; current allocated memory: 306.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 306.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.19 seconds; current allocated memory: 332.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.8 seconds. CPU system time: 0 seconds. Elapsed time: 4.79 seconds; current allocated memory: 363.426 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:946:49) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:54)...6272 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 20.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 20.81 seconds; current allocated memory: 437.191 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 23.48 seconds; current allocated memory: 580.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.28 seconds; current allocated memory: 615.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 615.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 615.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 615.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_1_addr_18_write_ln705', cnn.cpp:705) of variable 'bitcast_ln695_3', cnn.cpp:695 on array 'output_14_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_1'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_1_addr_24_write_ln711', cnn.cpp:711) of variable 'bitcast_ln695_9', cnn.cpp:695 on array 'output_14_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 16, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 640.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 640.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 640.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 640.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 640.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 640.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 640.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln905) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.14 seconds; current allocated memory: 296.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,791 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,450 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,442 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,256 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 192,923 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,984 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,986 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,145 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,292 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,081 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,075 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,075 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,075 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,095 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,191 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:948:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:950:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_955_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:955:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:960:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_11' (cnn.cpp:948:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_12' (cnn.cpp:950:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_955_13' (cnn.cpp:955:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_14' (cnn.cpp:960:34) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1018:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:1019:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1020:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.3 seconds. CPU system time: 0.79 seconds. Elapsed time: 31.97 seconds; current allocated memory: 306.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 306.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.07 seconds; current allocated memory: 325.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 347.676 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:28)...3200 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.25 seconds; current allocated memory: 413.504 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 25.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 25.93 seconds; current allocated memory: 547.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.23 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_4_write_ln706', cnn.cpp:706) of variable 'bitcast_ln695_4', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln905) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 577.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 577.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:925) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 54, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 286.76 seconds. CPU system time: 0.1 seconds. Elapsed time: 286.86 seconds; current allocated memory: 737.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 19.76 seconds; current allocated memory: 738.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', cnn.cpp:823) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.37 seconds; current allocated memory: 749.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 749.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 749.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 749.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 755.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 757.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 758.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 765.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 771.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 807.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' is 5888, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 814.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 6144 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 828.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 831.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 838.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_2ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 842.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 108891 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.26 seconds. CPU system time: 0.17 seconds. Elapsed time: 15.43 seconds; current allocated memory: 1024.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.72 seconds. CPU system time: 0.35 seconds. Elapsed time: 27.28 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 22944 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.63 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.61 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.76 seconds; current allocated memory: 1.436 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 458.35 seconds. CPU system time: 2.94 seconds. Elapsed time: 464.59 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.02 seconds. CPU system time: 0.89 seconds. Elapsed time: 31.67 seconds; current allocated memory: 34.973 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.531 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.15 seconds; current allocated memory: 274.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,315 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,348 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,938 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,752 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 182,799 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,457 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,459 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,618 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,766 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,555 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,549 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,549 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,549 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,569 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,664 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:948:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:950:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_955_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:955:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:960:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_11' (cnn.cpp:948:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_12' (cnn.cpp:950:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_955_13' (cnn.cpp:955:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_14' (cnn.cpp:960:34) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1018:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:1019:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1020:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.54 seconds. CPU system time: 0.73 seconds. Elapsed time: 20.03 seconds; current allocated memory: 280.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.98 seconds; current allocated memory: 294.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.75 seconds; current allocated memory: 311.562 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:870:28)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.96 seconds; current allocated memory: 360.906 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 14.6 seconds; current allocated memory: 490.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.88 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_4_write_ln706', cnn.cpp:706) of variable 'bitcast_ln695_4', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln905) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 524.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.48 seconds; current allocated memory: 579.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.37 seconds; current allocated memory: 602.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', cnn.cpp:823) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 613.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 613.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 613.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 613.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 619.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 620.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 622.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 630.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 636.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 672.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' is 5888, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 678.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 6144 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 693.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 696.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 703.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_2ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 707.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 200034 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.12 seconds; current allocated memory: 865.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.93 seconds. CPU system time: 0.2 seconds. Elapsed time: 13.2 seconds; current allocated memory: 963.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 988.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 22944 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1002.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.3 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.42 seconds; current allocated memory: 1.157 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 116.46 seconds. CPU system time: 2.39 seconds. Elapsed time: 119.81 seconds; current allocated memory: 912.391 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.76 seconds. CPU system time: 0.91 seconds. Elapsed time: 27.47 seconds; current allocated memory: 22.793 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.19 seconds; current allocated memory: 296.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,415 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,352 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,953 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,767 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 182,794 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,372 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,374 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,538 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,636 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,475 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,469 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,469 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,469 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,489 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,585 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:948:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:950:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_955_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:955:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:960:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_11' (cnn.cpp:948:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_12' (cnn.cpp:950:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_955_13' (cnn.cpp:955:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_14' (cnn.cpp:960:34) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1018:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:1019:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1020:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17.12 seconds. CPU system time: 0.71 seconds. Elapsed time: 20.08 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.79 seconds. CPU system time: 0 seconds. Elapsed time: 3.79 seconds; current allocated memory: 315.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 332.965 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:28)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.52 seconds; current allocated memory: 379.434 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.6 seconds; current allocated memory: 510.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.87 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_4_write_ln706', cnn.cpp:706) of variable 'bitcast_ln695_4', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 544.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 28.34 seconds; current allocated memory: 612.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.44 seconds; current allocated memory: 622.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', cnn.cpp:823) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 633.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 633.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 633.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 633.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2 seconds; current allocated memory: 639.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 639.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 641.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 649.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 655.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 691.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' is 5888, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 698.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 6144 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 712.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 715.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 722.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 726.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 200034 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.87 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.99 seconds; current allocated memory: 886.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.72 seconds. CPU system time: 0.16 seconds. Elapsed time: 13.96 seconds; current allocated memory: 983.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1009.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 22944 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1023.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.19 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.33 seconds; current allocated memory: 1.146 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 128.8 seconds. CPU system time: 2.23 seconds. Elapsed time: 133.48 seconds; current allocated memory: 879.105 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.78 seconds. CPU system time: 0.82 seconds. Elapsed time: 27.38 seconds; current allocated memory: 29.004 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.17 seconds; current allocated memory: 296.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,215 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,415 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,352 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,953 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,767 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 179,434 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,084 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,086 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,250 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,359 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,198 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,192 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,212 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,308 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:919:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_922_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:922:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:926:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_927_10' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:927:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_11' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:948:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_12' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:950:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_955_13' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:955:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_14' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:960:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_911_6' (cnn.cpp:911:27) in function 'cnn' partially with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_7' (cnn.cpp:919:20) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_922_8' (cnn.cpp:922:29) in function 'cnn' completely with a factor of 16 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_9' (cnn.cpp:926:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_927_10' (cnn.cpp:927:34) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_11' (cnn.cpp:948:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_12' (cnn.cpp:950:21) in function 'cnn' completely with a factor of 4 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_955_13' (cnn.cpp:955:32) in function 'cnn' completely with a factor of 5 (cnn.cpp:866:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_14' (cnn.cpp:960:34) in function 'cnn' completely with a factor of 2 (cnn.cpp:866:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:738:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:671:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:794:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:870:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:1018:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 3. (cnn.cpp:1019:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:1020:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_5> at cnn.cpp:903:31 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_750_1'(cnn.cpp:750:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:750:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_681_1'(cnn.cpp:681:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:681:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_627_2'(cnn.cpp:627:23) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:627:23)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_804_1'(cnn.cpp:804:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:804:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.7 seconds. CPU system time: 0.75 seconds. Elapsed time: 20.07 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.52 seconds. CPU system time: 0 seconds. Elapsed time: 3.52 seconds; current allocated memory: 314.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 332.301 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:916:9) to (cnn.cpp:911:27) in function 'cnn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:874:28)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.77 seconds; current allocated memory: 378.609 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_805_2'(cnn.cpp:805:23) and 'VITIS_LOOP_806_3'(cnn.cpp:806:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_804_1'(cnn.cpp:804:20) and 'VITIS_LOOP_805_2'(cnn.cpp:805:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_751_2'(cnn.cpp:751:23) and 'VITIS_LOOP_752_3'(cnn.cpp:752:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_750_1'(cnn.cpp:750:20) and 'VITIS_LOOP_751_2'(cnn.cpp:751:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_682_2'(cnn.cpp:682:23) and 'VITIS_LOOP_683_3'(cnn.cpp:683:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_681_1'(cnn.cpp:681:20) and 'VITIS_LOOP_682_2'(cnn.cpp:682:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_627_2'(cnn.cpp:627:23) and 'VITIS_LOOP_628_3'(cnn.cpp:628:25) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_902_4'(cnn.cpp:902:27) and 'VITIS_LOOP_903_5'(cnn.cpp:903:31) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_805_2' (cnn.cpp:805:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_804_1' (cnn.cpp:804:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_752_3' (cnn.cpp:752:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_751_2' (cnn.cpp:751:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_750_1' (cnn.cpp:750:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_682_2' (cnn.cpp:682:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_681_1' (cnn.cpp:681:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (cnn.cpp:627:23) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_902_4' (cnn.cpp:902:27) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_889_2' (cnn.cpp:889:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_874_1' (cnn.cpp:874:20) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.32 seconds; current allocated memory: 509.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.87 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_8_write_ln704', cnn.cpp:704) of variable 'bitcast_ln695_2', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_10_write_ln708', cnn.cpp:708) of variable 'bitcast_ln695_6', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
WARNING: [HLS 200-885] The II Violation in module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' (loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'): Unable to schedule 'store' operation 0 bit ('output_14_0_addr_12_write_ln712', cnn.cpp:712) of variable 'bitcast_ln695_10', cnn.cpp:695 on array 'output_14_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_14_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_627_2_VITIS_LOOP_628_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_902_4_VITIS_LOOP_903_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 543.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_911_6'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_911_6' (loop 'VITIS_LOOP_911_6'): Unable to schedule 'load' operation 32 bit ('acc', cnn.cpp:925) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 56, loop 'VITIS_LOOP_911_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 38.18 seconds; current allocated memory: 615.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.35 seconds; current allocated memory: 618.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_1', cnn.cpp:821) on array 'output_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_3', cnn.cpp:825) on array 'output_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
WARNING: [HLS 200-885] The II Violation in module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' (loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'): Unable to schedule 'load' operation 32 bit ('output_0_0_load_5', cnn.cpp:829) on array 'output_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 8, loop 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.61 seconds; current allocated memory: 629.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 629.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 629.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 629.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 634.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 634.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 636.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 640.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' pipeline 'VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS' is 16000 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 648.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight_S0' is 16800 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 684.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline 'VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 690.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 703.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline 'VITIS_LOOP_627_2_VITIS_LOOP_628_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 706.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 713.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline 'VITIS_LOOP_902_4_VITIS_LOOP_903_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 716.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_911_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_911_6' pipeline 'VITIS_LOOP_911_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_911_6' is 56172 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_911_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.74 seconds; current allocated memory: 817.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline 'VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.32 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.57 seconds; current allocated memory: 922.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 948.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 19936 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 961.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1003.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.22 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.36 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 126.8 seconds. CPU system time: 2.38 seconds. Elapsed time: 132.04 seconds; current allocated memory: 807.543 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.65 seconds. CPU system time: 0.94 seconds. Elapsed time: 27.36 seconds; current allocated memory: 30.805 MB.
INFO: [HLS 200-1510] Running: close_project 
