// Seed: 3911381208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(posedge id_1 == (1)) 1 == id_4)
  else $display;
endmodule
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9,
    output wand id_10,
    input uwire id_11,
    output supply0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri module_1,
    output uwire id_16,
    input wire id_17,
    output tri0 id_18,
    input tri id_19,
    output wand id_20,
    input wand id_21,
    input uwire id_22,
    input tri id_23,
    input uwire id_24
);
  wire id_26;
  module_0(
      id_26, id_26, id_26, id_26
  );
endmodule
