{
	"author": ["Satyamurthy Pullela", "Rajendran Panda", "Abhijit Dharchoudhury", "Gopal Vija"],
	"booktitle": "DATE",
	"crossref": "conf/date/1998",
	"dblpkey": "conf/date/PullelaPDV98",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.1998.656001",
	"pages": "985-986",
	"title": "CMOS Combinational Circuit Sizing by Stage-wise Tapering",
	"type": "inproceedings",
	"url": "db/conf/date/date1998.html#PullelaPDV98",
	"year": "1998"
}
