Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  7 21:27:44 2021
| Host         : DESKTOP-GN1E0PJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_200MHZ_wrapper_timing_summary_routed.rpt -pb design_200MHZ_wrapper_timing_summary_routed.pb -rpx design_200MHZ_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_200MHZ_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.117        0.000                      0                12493        0.058        0.000                      0                12429        1.100        0.000                       0                  4014  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                            ------------         ----------      --------------
design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_diff_clock_clk_p                                             {0.000 2.500}        5.000           200.000         
  clk_out1_design_200MHZ_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
  clk_out2_design_200MHZ_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_design_200MHZ_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.541        0.000                      0                  222        0.104        0.000                      0                  222       16.024        0.000                       0                   231  
design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.782        0.000                      0                   47        0.204        0.000                      0                   47       16.266        0.000                       0                    41  
sys_diff_clock_clk_p                                                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_design_200MHZ_clk_wiz_1_0                                   0.117        0.000                      0                10836        0.058        0.000                      0                10836        1.732        0.000                       0                  3077  
  clk_out2_design_200MHZ_clk_wiz_1_0                                   6.275        0.000                      0                 1191        0.082        0.000                      0                 1191        4.358        0.000                       0                   661  
  clkfbout_design_200MHZ_clk_wiz_1_0                                                                                                                                                                               3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_200MHZ_clk_wiz_1_0  clk_out1_design_200MHZ_clk_wiz_1_0        9.269        0.000                      0                   32                                                                        
clk_out1_design_200MHZ_clk_wiz_1_0  clk_out2_design_200MHZ_clk_wiz_1_0        3.125        0.000                      0                   34        0.172        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_out1_design_200MHZ_clk_wiz_1_0  clk_out1_design_200MHZ_clk_wiz_1_0        3.384        0.000                      0                   67        0.301        0.000                      0                   67  
**async_default**                   clk_out2_design_200MHZ_clk_wiz_1_0  clk_out2_design_200MHZ_clk_wiz_1_0        8.594        0.000                      0                   65        0.291        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.541ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.970ns  (logic 0.349ns (17.717%)  route 1.621ns (82.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 38.109 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.716    23.963    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y89         LUT3 (Prop_lut3_I2_O)        0.043    24.006 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.220    24.226    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X73Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.450    38.109    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.715    38.824    
                         clock uncertainty           -0.035    38.789    
    SLICE_X73Y89         FDRE (Setup_fdre_C_D)       -0.022    38.767    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                 14.541    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.838ns  (logic 0.349ns (18.993%)  route 1.489ns (81.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 38.108 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.803    24.050    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.093 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.093    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X73Y88         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.449    38.108    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y88         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.715    38.823    
                         clock uncertainty           -0.035    38.788    
    SLICE_X73Y88         FDRE (Setup_fdre_C_D)        0.033    38.821    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                         -24.093    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.729ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.838ns  (logic 0.349ns (18.993%)  route 1.489ns (81.007%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 38.108 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.803    24.050    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y88         LUT2 (Prop_lut2_I0_O)        0.043    24.093 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.093    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X73Y88         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.449    38.108    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y88         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.715    38.823    
                         clock uncertainty           -0.035    38.788    
    SLICE_X73Y88         FDRE (Setup_fdre_C_D)        0.034    38.822    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.822    
                         arrival time                         -24.093    
  -------------------------------------------------------------------
                         slack                                 14.729    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.779ns  (logic 0.349ns (19.619%)  route 1.430ns (80.381%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 38.109 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.745    23.992    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X74Y89         LUT4 (Prop_lut4_I2_O)        0.043    24.035 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.035    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X74Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.450    38.109    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.715    38.824    
                         clock uncertainty           -0.035    38.789    
    SLICE_X74Y89         FDRE (Setup_fdre_C_D)        0.064    38.853    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                         -24.035    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.737ns  (logic 0.349ns (20.087%)  route 1.388ns (79.913%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 38.109 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.703    23.950    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y89         LUT6 (Prop_lut6_I4_O)        0.043    23.993 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.993    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X73Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.450    38.109    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.715    38.824    
                         clock uncertainty           -0.035    38.789    
    SLICE_X73Y89         FDRE (Setup_fdre_C_D)        0.034    38.823    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                         -23.993    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.836ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.783ns  (logic 0.353ns (19.800%)  route 1.430ns (80.200%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 38.109 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.745    23.992    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X74Y89         LUT5 (Prop_lut5_I3_O)        0.047    24.039 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    24.039    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X74Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.450    38.109    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y89         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.715    38.824    
                         clock uncertainty           -0.035    38.789    
    SLICE_X74Y89         FDRE (Setup_fdre_C_D)        0.086    38.875    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -24.039    
  -------------------------------------------------------------------
                         slack                                 14.836    

Slack (MET) :             14.837ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.761ns  (logic 0.349ns (19.815%)  route 1.412ns (80.185%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 38.110 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.727    23.974    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X72Y91         LUT3 (Prop_lut3_I1_O)        0.043    24.017 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.017    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X72Y91         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.451    38.110    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y91         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.715    38.825    
                         clock uncertainty           -0.035    38.790    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)        0.064    38.854    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                         -24.017    
  -------------------------------------------------------------------
                         slack                                 14.837    

Slack (MET) :             14.855ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.765ns  (logic 0.353ns (19.996%)  route 1.412ns (80.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 38.110 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.685    23.204    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.043    23.247 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.727    23.974    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X72Y91         LUT4 (Prop_lut4_I2_O)        0.047    24.021 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.021    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X72Y91         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.451    38.110    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y91         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.715    38.825    
                         clock uncertainty           -0.035    38.790    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)        0.086    38.876    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -24.021    
  -------------------------------------------------------------------
                         slack                                 14.855    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.345ns (25.880%)  route 0.988ns (74.120%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 21.493 - 16.667 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858     3.858    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.951 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638     5.589    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.259     5.848 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.556     6.404    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.043     6.447 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.149     6.596    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I0_O)        0.043     6.639 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.283     6.922    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    19.910    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.993 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.500    21.493    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.738    22.231    
                         clock uncertainty           -0.035    22.195    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.175    22.020    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         22.020    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.138ns  (logic 0.349ns (30.672%)  route 0.789ns (69.328%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 38.159 - 33.333 ) 
    Source Clock Delay      (SCD):    5.589ns = ( 22.256 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.638    22.256    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.263    22.519 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.445    22.964    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X65Y90         LUT6 (Prop_lut6_I4_O)        0.043    23.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.344    23.351    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X66Y90         LUT6 (Prop_lut6_I1_O)        0.043    23.394 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.394    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X66Y90         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         1.500    38.159    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X66Y90         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.715    38.874    
                         clock uncertainty           -0.035    38.839    
    SLICE_X66Y90         FDRE (Setup_fdre_C_D)        0.065    38.904    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -23.394    
  -------------------------------------------------------------------
                         slack                                 15.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.690     2.745    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y91         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.100     2.845 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.074     2.919    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[8]
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.028     2.947 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     2.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X62Y91         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.931     3.356    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y91         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.600     2.756    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.087     2.843    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y91         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.100     2.846 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     2.901    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X59Y91         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y91         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.612     2.746    
    SLICE_X59Y91         FDPE (Hold_fdpe_C_D)         0.047     2.793    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y92         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.100     2.846 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     2.901    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X59Y92         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y92         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.612     2.746    
    SLICE_X59Y92         FDPE (Hold_fdpe_C_D)         0.047     2.793    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y91         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDCE (Prop_fdce_C_Q)         0.100     2.846 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.901    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X59Y91         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y91         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.612     2.746    
    SLICE_X59Y91         FDPE (Hold_fdpe_C_D)         0.044     2.790    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y91         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDPE (Prop_fdpe_C_Q)         0.091     2.837 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.095     2.933    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X58Y91         SRL16E                                       r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y91         SRL16E                                       r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.601     2.757    
    SLICE_X58Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.821    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y92         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDPE (Prop_fdpe_C_Q)         0.091     2.837 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.094     2.932    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X58Y91         SRL16E                                       r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y91         SRL16E                                       r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.598     2.760    
    SLICE_X58Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     2.816    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y92         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.091     2.837 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.053     2.891    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X58Y92         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y92         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.601     2.757    
    SLICE_X58Y92         FDCE (Hold_fdce_C_D)         0.002     2.759    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.676     2.731    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y74         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.100     2.831 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.094     2.925    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X68Y74         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.914     3.339    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y74         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.597     2.742    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.037     2.779    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.130ns (51.215%)  route 0.124ns (48.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.690     2.745    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.100     2.845 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                         net (fo=9, routed)           0.124     2.969    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I1_O)        0.030     2.999 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X60Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.931     3.356    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                         clock pessimism             -0.600     2.756    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.096     2.852    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.945%)  route 0.095ns (51.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.691     2.746    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y91         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDPE (Prop_fdpe_C_Q)         0.091     2.837 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.095     2.932    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X58Y92         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=230, routed)         0.933     3.358    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y92         FDPE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.598     2.760    
    SLICE_X58Y92         FDPE (Hold_fdpe_C_D)         0.023     2.783    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.333      31.925     BUFGCTRL_X0Y0  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X66Y92   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X65Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X65Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X65Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X61Y90   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X60Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            0.750         33.333      32.583     SLICE_X59Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.333      32.583     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X72Y88   design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X72Y88   design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X72Y88   design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X58Y91   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X72Y88   design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X72Y88   design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X72Y88   design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.458ns  (logic 0.357ns (14.522%)  route 2.101ns (85.478%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 36.991 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.745    23.407    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X77Y85         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.991    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X77Y85         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.525    37.516    
                         clock uncertainty           -0.035    37.481    
    SLICE_X77Y85         FDCE (Setup_fdce_C_CE)      -0.292    37.189    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                         -23.407    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.865ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.374ns  (logic 0.357ns (15.040%)  route 2.017ns (84.960%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 36.989 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.660    23.323    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X75Y83         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.989    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y83         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.525    37.514    
                         clock uncertainty           -0.035    37.479    
    SLICE_X75Y83         FDRE (Setup_fdre_C_CE)      -0.292    37.187    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.187    
                         arrival time                         -23.322    
  -------------------------------------------------------------------
                         slack                                 13.865    

Slack (MET) :             13.882ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.407ns  (logic 0.357ns (14.834%)  route 2.050ns (85.166%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 37.039 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.693    23.355    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.496    37.039    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.525    37.564    
                         clock uncertainty           -0.035    37.529    
    SLICE_X71Y86         FDRE (Setup_fdre_C_CE)      -0.292    37.237    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                 13.882    

Slack (MET) :             13.888ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.376ns  (logic 0.357ns (15.025%)  route 2.019ns (84.975%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 36.992 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.662    23.325    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X76Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.992    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.525    37.517    
                         clock uncertainty           -0.035    37.482    
    SLICE_X76Y86         FDRE (Setup_fdre_C_CE)      -0.269    37.213    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -23.325    
  -------------------------------------------------------------------
                         slack                                 13.888    

Slack (MET) :             13.888ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.374ns  (logic 0.357ns (15.040%)  route 2.017ns (84.960%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 36.990 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.660    23.323    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X72Y84         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    36.990    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y84         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.525    37.515    
                         clock uncertainty           -0.035    37.480    
    SLICE_X72Y84         FDCE (Setup_fdce_C_CE)      -0.269    37.211    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                         -23.323    
  -------------------------------------------------------------------
                         slack                                 13.888    

Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.291ns  (logic 0.357ns (15.580%)  route 1.934ns (84.420%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 36.990 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.578    23.240    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X75Y84         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    36.990    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y84         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.525    37.515    
                         clock uncertainty           -0.035    37.480    
    SLICE_X75Y84         FDCE (Setup_fdce_C_CE)      -0.292    37.188    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.188    
                         arrival time                         -23.240    
  -------------------------------------------------------------------
                         slack                                 13.948    

Slack (MET) :             14.015ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.296ns  (logic 0.357ns (15.547%)  route 1.939ns (84.453%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 37.039 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.582    23.245    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X70Y86         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.496    37.039    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y86         FDCE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.525    37.564    
                         clock uncertainty           -0.035    37.529    
    SLICE_X70Y86         FDCE (Setup_fdce_C_CE)      -0.269    37.260    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -23.245    
  -------------------------------------------------------------------
                         slack                                 14.015    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.022ns  (logic 0.357ns (17.656%)  route 1.665ns (82.344%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 37.039 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.308    22.971    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X68Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.496    37.039    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X68Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.525    37.564    
                         clock uncertainty           -0.035    37.529    
    SLICE_X68Y86         FDRE (Setup_fdre_C_CE)      -0.269    37.260    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -22.971    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.022ns  (logic 0.357ns (17.656%)  route 1.665ns (82.344%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 37.039 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.043    21.990 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.621    22.612    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X66Y88         LUT5 (Prop_lut5_I2_O)        0.051    22.663 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.308    22.971    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X68Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.496    37.039    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X68Y86         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.525    37.564    
                         clock uncertainty           -0.035    37.529    
    SLICE_X68Y86         FDRE (Setup_fdre_C_CE)      -0.269    37.260    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -22.971    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.018ns  (logic 0.448ns (22.197%)  route 1.570ns (77.803%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 37.042 - 33.333 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 20.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.552    19.219    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    19.312 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.949    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.263    21.212 f  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.735    21.947    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.051    21.998 f  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=7, routed)           0.642    22.641    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.134    22.775 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.193    22.967    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X63Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.127    35.460    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.543 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.499    37.042    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
                         clock pessimism              0.548    37.590    
                         clock uncertainty           -0.035    37.555    
    SLICE_X63Y88         FDRE (Setup_fdre_C_CE)      -0.201    37.354    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                         -22.967    
  -------------------------------------------------------------------
                         slack                                 14.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.495%)  route 0.136ns (51.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299     1.299    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.325 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.690     2.015    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y90         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.100     2.115 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.136     2.251    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.028     2.279 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.279    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X63Y90         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558     1.558    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.588 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.931     2.519    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y90         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.504     2.015    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.060     2.075    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299     1.299    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.325 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.690     2.015    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.100     2.115 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.136     2.252    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.028     2.280 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.280    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X61Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558     1.558    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.588 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.931     2.519    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.504     2.015    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.060     2.075    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.219%)  route 0.137ns (51.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299     1.299    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.325 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.690     2.015    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.100     2.115 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.137     2.253    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.028     2.281 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.281    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X61Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558     1.558    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.588 r  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.931     2.519    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y89         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.504     2.015    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.060     2.075    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.135ns (28.690%)  route 0.336ns (71.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 19.185 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    19.149    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.930    19.185    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.714    
    SLICE_X62Y88         FDRE (Hold_fdre_C_CE)        0.036    18.750    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.750    
                         arrival time                          19.149    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.135ns (28.690%)  route 0.336ns (71.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 19.185 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    19.149    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.930    19.185    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.714    
    SLICE_X62Y88         FDRE (Hold_fdre_C_CE)        0.036    18.750    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.750    
                         arrival time                          19.149    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.135ns (28.690%)  route 0.336ns (71.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 19.185 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    19.149    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.930    19.185    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.714    
    SLICE_X62Y88         FDRE (Hold_fdre_C_CE)        0.036    18.750    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.750    
                         arrival time                          19.149    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.135ns (28.690%)  route 0.336ns (71.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 19.185 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    19.149    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.930    19.185    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.714    
    SLICE_X62Y88         FDRE (Hold_fdre_C_CE)        0.036    18.750    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.750    
                         arrival time                          19.149    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.135ns (28.690%)  route 0.336ns (71.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 19.185 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    19.149    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.930    19.185    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.714    
    SLICE_X62Y88         FDRE (Hold_fdre_C_CE)        0.036    18.750    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.750    
                         arrival time                          19.149    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.135ns (28.690%)  route 0.336ns (71.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 19.185 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    19.149    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.930    19.185    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y88         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.714    
    SLICE_X62Y88         FDRE (Hold_fdre_C_CE)        0.036    18.750    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.750    
                         arrival time                          19.149    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.480ns  (logic 0.135ns (28.147%)  route 0.345ns (71.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 19.183 - 16.667 ) 
    Source Clock Delay      (SCD):    2.012ns = ( 18.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.299    17.966    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.992 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.687    18.679    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.107    18.786 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.979    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y87         LUT5 (Prop_lut5_I1_O)        0.028    19.007 r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.151    19.159    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.558    18.225    design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    18.255 f  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.928    19.183    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y87         FDRE                                         r  design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.471    18.712    
    SLICE_X63Y87         FDRE (Hold_fdre_C_CE)        0.018    18.730    design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.730    
                         arrival time                          19.159    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.408         33.333      31.925     BUFGCTRL_X0Y1  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.750         33.333      32.583     SLICE_X62Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.750         33.333      32.583     SLICE_X62Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.750         33.333      32.583     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.750         33.333      32.583     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.750         33.333      32.583     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.750         33.333      32.583     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.700         33.333      32.633     SLICE_X61Y89   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C    n/a            0.700         33.333      32.633     SLICE_X61Y89   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X64Y87   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         16.666      16.266     SLICE_X62Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         16.666      16.266     SLICE_X62Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         16.666      16.266     SLICE_X62Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         16.666      16.266     SLICE_X62Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         16.667      16.267     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         16.667      16.267     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         16.667      16.267     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         16.667      16.267     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         16.667      16.267     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         16.667      16.267     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X63Y86   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X63Y86   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X61Y89   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X61Y89   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X61Y89   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X61Y89   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.350         16.666      16.316     SLICE_X63Y88   design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_200MHZ_clk_wiz_1_0
  To Clock:  clk_out1_design_200MHZ_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.223ns (4.774%)  route 4.448ns (95.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 4.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=134, routed)         4.448     2.823    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.885     4.137    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.719     3.417    
                         clock uncertainty           -0.060     3.357    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416     2.941    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.941    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.223ns (4.775%)  route 4.447ns (95.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/Q
                         net (fo=135, routed)         4.447     2.823    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.890     4.142    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.719     3.422    
                         clock uncertainty           -0.060     3.362    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     2.946    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.223ns (4.823%)  route 4.400ns (95.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 4.146 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=129, routed)         4.400     2.776    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.894     4.146    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.719     3.426    
                         clock uncertainty           -0.060     3.366    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     2.950    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.950    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.223ns (4.959%)  route 4.274ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=129, routed)         4.274     2.649    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.843     4.095    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.719     3.375    
                         clock uncertainty           -0.060     3.315    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     2.899    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          2.899    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.259ns (6.552%)  route 3.694ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.638    -1.846    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X68Y60         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y60         FDRE (Prop_fdre_C_Q)         0.259    -1.587 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=131, routed)         3.694     2.106    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X5Y23         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.306     3.558    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.721     2.836    
                         clock uncertainty           -0.060     2.776    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     2.360    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.360    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.223ns (5.017%)  route 4.222ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 3.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=134, routed)         4.222     2.598    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y19         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.727     3.979    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.646     3.332    
                         clock uncertainty           -0.060     3.272    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416     2.856    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.856    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.223ns (4.999%)  route 4.238ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 4.090 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/Q
                         net (fo=135, routed)         4.238     2.614    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y3          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.838     4.090    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.719     3.370    
                         clock uncertainty           -0.060     3.310    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416     2.894    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.223ns (5.048%)  route 4.194ns (94.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 3.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X67Y63         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.624 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/Q
                         net (fo=133, routed)         4.194     2.570    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.727     3.979    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.646     3.332    
                         clock uncertainty           -0.060     3.272    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416     2.856    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.856    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 0.259ns (5.752%)  route 4.244ns (94.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.637    -1.847    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X70Y61         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y61         FDRE (Prop_fdre_C_Q)         0.259    -1.588 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[15]/Q
                         net (fo=128, routed)         4.244     2.656    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y2          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.890     4.142    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.719     3.422    
                         clock uncertainty           -0.060     3.362    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     2.946    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.259ns (6.671%)  route 3.624ns (93.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.792ns
    Clock Pessimism Removal (CPR):    -0.721ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.692    -1.792    design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X52Y69         FDRE                                         r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.259    -1.533 r  design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[17]/Q
                         net (fo=192, routed)         3.624     2.090    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y23         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.306     3.558    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.721     2.836    
                         clock uncertainty           -0.060     2.776    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.391     2.385    design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          2.385    
                         arrival time                          -2.090    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.518%)  route 0.106ns (51.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.719    -0.406    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X55Y68         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.306 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[16]/Q
                         net (fo=3, routed)           0.106    -0.200    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/D
    SLICE_X52Y68         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.960    -0.406    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/WCLK
    SLICE_X52Y68         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/SP/CLK
                         clock pessimism              0.033    -0.373    
    SLICE_X52Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.258    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (60.039%)  route 0.061ns (39.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.688    -0.437    design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X63Y66         FDRE                                         r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.091    -0.346 r  design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[20]/Q
                         net (fo=3, routed)           0.061    -0.285    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/D
    SLICE_X62Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.927    -0.439    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/WCLK
    SLICE_X62Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/CLK
                         clock pessimism              0.013    -0.426    
    SLICE_X62Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.074    -0.352    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/DP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/DP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.104%)  route 0.298ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y65         FDRE                                         r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=105, routed)         0.298    -0.037    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/A0
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/WCLK
    SLICE_X58Y66         RAMD32                                       r  design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/SP/CLK
                         clock pessimism              0.033    -0.404    
    SLICE_X58Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297    -0.107    design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/SP
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_200MHZ_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X1Y14     design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y21     design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y14     design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y17     design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X4Y20     design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X4Y11     design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X6Y8      design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X5Y1      design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y4      design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y9      design_200MHZ_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X68Y69     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y72     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y72     design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_200MHZ_clk_wiz_1_0
  To Clock:  clk_out2_design_200MHZ_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.452ns (13.816%)  route 2.820ns (86.184%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.843ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.641    -1.843    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X66Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDRE (Prop_fdre_C_Q)         0.236    -1.607 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/Q
                         net (fo=3, routed)           0.589    -1.018    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clockDiv[4]
    SLICE_X66Y57         LUT4 (Prop_lut4_I2_O)        0.123    -0.895 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_4/O
                         net (fo=1, routed)           0.442    -0.453    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/dll_reg[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.410 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1/O
                         net (fo=30, routed)          1.401     0.991    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/baudoutN_int
    SLICE_X73Y56         LUT2 (Prop_lut2_I1_O)        0.050     1.041 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0/O
                         net (fo=4, routed)           0.388     1.428    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.454     8.706    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[0]/C
                         clock pessimism             -0.646     8.060    
                         clock uncertainty           -0.066     7.993    
    SLICE_X73Y56         FDRE (Setup_fdre_C_CE)      -0.290     7.703    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.452ns (13.816%)  route 2.820ns (86.184%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.843ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.641    -1.843    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X66Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDRE (Prop_fdre_C_Q)         0.236    -1.607 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/Q
                         net (fo=3, routed)           0.589    -1.018    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clockDiv[4]
    SLICE_X66Y57         LUT4 (Prop_lut4_I2_O)        0.123    -0.895 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_4/O
                         net (fo=1, routed)           0.442    -0.453    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/dll_reg[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.410 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1/O
                         net (fo=30, routed)          1.401     0.991    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/baudoutN_int
    SLICE_X73Y56         LUT2 (Prop_lut2_I1_O)        0.050     1.041 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0/O
                         net (fo=4, routed)           0.388     1.428    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.454     8.706    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[1]/C
                         clock pessimism             -0.646     8.060    
                         clock uncertainty           -0.066     7.993    
    SLICE_X73Y56         FDRE (Setup_fdre_C_CE)      -0.290     7.703    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.452ns (13.816%)  route 2.820ns (86.184%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.843ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.641    -1.843    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X66Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDRE (Prop_fdre_C_Q)         0.236    -1.607 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/Q
                         net (fo=3, routed)           0.589    -1.018    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clockDiv[4]
    SLICE_X66Y57         LUT4 (Prop_lut4_I2_O)        0.123    -0.895 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_4/O
                         net (fo=1, routed)           0.442    -0.453    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/dll_reg[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.410 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1/O
                         net (fo=30, routed)          1.401     0.991    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/baudoutN_int
    SLICE_X73Y56         LUT2 (Prop_lut2_I1_O)        0.050     1.041 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0/O
                         net (fo=4, routed)           0.388     1.428    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.454     8.706    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[2]/C
                         clock pessimism             -0.646     8.060    
                         clock uncertainty           -0.066     7.993    
    SLICE_X73Y56         FDRE (Setup_fdre_C_CE)      -0.290     7.703    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.452ns (13.816%)  route 2.820ns (86.184%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.843ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.641    -1.843    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X66Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDRE (Prop_fdre_C_Q)         0.236    -1.607 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/Q
                         net (fo=3, routed)           0.589    -1.018    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clockDiv[4]
    SLICE_X66Y57         LUT4 (Prop_lut4_I2_O)        0.123    -0.895 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_4/O
                         net (fo=1, routed)           0.442    -0.453    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/dll_reg[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.410 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1/O
                         net (fo=30, routed)          1.401     0.991    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/baudoutN_int
    SLICE_X73Y56         LUT2 (Prop_lut2_I1_O)        0.050     1.041 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0/O
                         net (fo=4, routed)           0.388     1.428    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.454     8.706    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X73Y56         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[3]/C
                         clock pessimism             -0.646     8.060    
                         clock uncertainty           -0.066     7.993    
    SLICE_X73Y56         FDRE (Setup_fdre_C_CE)      -0.290     7.703    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.447ns (13.986%)  route 2.749ns (86.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.700    -1.784    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.561 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=188, routed)         1.597     0.035    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/bus2ip_reset_int_core
    SLICE_X68Y53         LUT3 (Prop_lut3_I0_O)        0.049     0.084 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_i_1/O
                         net (fo=51, routed)          0.414     0.499    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst
    SLICE_X72Y52         LUT5 (Prop_lut5_I2_O)        0.132     0.631 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3/O
                         net (fo=3, routed)           0.437     1.067    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3_n_0
    SLICE_X73Y53         LUT6 (Prop_lut6_I0_O)        0.043     1.110 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1/O
                         net (fo=4, routed)           0.301     1.412    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.455     8.707    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/C
                         clock pessimism             -0.646     8.061    
                         clock uncertainty           -0.066     7.994    
    SLICE_X73Y52         FDRE (Setup_fdre_C_CE)      -0.201     7.793    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.447ns (13.986%)  route 2.749ns (86.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.700    -1.784    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.561 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=188, routed)         1.597     0.035    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/bus2ip_reset_int_core
    SLICE_X68Y53         LUT3 (Prop_lut3_I0_O)        0.049     0.084 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_i_1/O
                         net (fo=51, routed)          0.414     0.499    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst
    SLICE_X72Y52         LUT5 (Prop_lut5_I2_O)        0.132     0.631 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3/O
                         net (fo=3, routed)           0.437     1.067    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3_n_0
    SLICE_X73Y53         LUT6 (Prop_lut6_I0_O)        0.043     1.110 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1/O
                         net (fo=4, routed)           0.301     1.412    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.455     8.707    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[1]/C
                         clock pessimism             -0.646     8.061    
                         clock uncertainty           -0.066     7.994    
    SLICE_X73Y52         FDRE (Setup_fdre_C_CE)      -0.201     7.793    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.447ns (13.986%)  route 2.749ns (86.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.700    -1.784    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.561 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=188, routed)         1.597     0.035    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/bus2ip_reset_int_core
    SLICE_X68Y53         LUT3 (Prop_lut3_I0_O)        0.049     0.084 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_i_1/O
                         net (fo=51, routed)          0.414     0.499    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst
    SLICE_X72Y52         LUT5 (Prop_lut5_I2_O)        0.132     0.631 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3/O
                         net (fo=3, routed)           0.437     1.067    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3_n_0
    SLICE_X73Y53         LUT6 (Prop_lut6_I0_O)        0.043     1.110 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1/O
                         net (fo=4, routed)           0.301     1.412    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.455     8.707    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[2]/C
                         clock pessimism             -0.646     8.061    
                         clock uncertainty           -0.066     7.994    
    SLICE_X73Y52         FDRE (Setup_fdre_C_CE)      -0.201     7.793    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.447ns (14.326%)  route 2.673ns (85.674%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.700    -1.784    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.561 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=188, routed)         1.597     0.035    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/bus2ip_reset_int_core
    SLICE_X68Y53         LUT3 (Prop_lut3_I0_O)        0.049     0.084 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_i_1/O
                         net (fo=51, routed)          0.414     0.499    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst
    SLICE_X72Y52         LUT5 (Prop_lut5_I2_O)        0.132     0.631 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3/O
                         net (fo=3, routed)           0.437     1.067    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_3_n_0
    SLICE_X73Y53         LUT6 (Prop_lut6_I0_O)        0.043     1.110 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1/O
                         net (fo=4, routed)           0.226     1.336    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0
    SLICE_X72Y53         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.455     8.707    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X72Y53         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/C
                         clock pessimism             -0.646     8.061    
                         clock uncertainty           -0.066     7.994    
    SLICE_X72Y53         FDRE (Setup_fdre_C_CE)      -0.178     7.816    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.447ns (14.084%)  route 2.727ns (85.916%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.700    -1.784    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.561 f  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=188, routed)         1.597     0.035    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/bus2ip_reset_int_core
    SLICE_X68Y53         LUT3 (Prop_lut3_I0_O)        0.049     0.084 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_i_1/O
                         net (fo=51, routed)          0.682     0.766    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst
    SLICE_X73Y53         LUT6 (Prop_lut6_I1_O)        0.132     0.898 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[2]_i_2/O
                         net (fo=3, routed)           0.449     1.346    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[2]_i_2_n_0
    SLICE_X73Y52         LUT5 (Prop_lut5_I2_O)        0.043     1.389 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.389    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[0]
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.455     8.707    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X73Y52         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]/C
                         clock pessimism             -0.646     8.061    
                         clock uncertainty           -0.066     7.994    
    SLICE_X73Y52         FDRE (Setup_fdre_C_D)        0.033     8.027    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.591ns (18.294%)  route 2.640ns (81.706%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.843ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.641    -1.843    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X66Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDRE (Prop_fdre_C_Q)         0.236    -1.607 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll_reg[4]/Q
                         net (fo=3, routed)           0.589    -1.018    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clockDiv[4]
    SLICE_X66Y57         LUT4 (Prop_lut4_I2_O)        0.123    -0.895 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_4/O
                         net (fo=1, routed)           0.442    -0.453    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/dll_reg[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.410 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1/O
                         net (fo=30, routed)          1.096     0.686    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int
    SLICE_X70Y53         LUT2 (Prop_lut2_I1_O)        0.051     0.737 f  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_9/O
                         net (fo=2, routed)           0.513     1.249    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_9_n_0
    SLICE_X72Y53         LUT6 (Prop_lut6_I4_O)        0.138     1.387 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2/O
                         net (fo=1, routed)           0.000     1.387    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]
    SLICE_X72Y53         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.455     8.707    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X72Y53         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]/C
                         clock pessimism             -0.646     8.061    
                         clock uncertainty           -0.066     7.994    
    SLICE_X72Y53         FDRE (Setup_fdre_C_D)        0.064     8.058    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.165%)  route 0.149ns (59.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X69Y56         FDSE                                         r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDSE (Prop_fdse_C_Q)         0.100    -0.334 r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/Q
                         net (fo=2, routed)           0.149    -0.185    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tsr_reg[7][0]
    SLICE_X70Y57         SRL16E                                       r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.931    -0.435    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y57         SRL16E                                       r  design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.014    -0.421    
    SLICE_X70Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.267    design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.727    -0.398    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100    -0.298 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.243    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.968    -0.398    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.000    -0.398    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.049    -0.349    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.157ns (45.492%)  route 0.188ns (54.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.429ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.747    -0.378    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X61Y48         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.091    -0.287 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.188    -0.099    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X58Y50         LUT2 (Prop_lut2_I1_O)        0.066    -0.033 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[7]
    SLICE_X58Y50         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.937    -0.429    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y50         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.193    -0.236    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.096    -0.140    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.687    -0.438    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.338 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.283    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.927    -0.439    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.001    -0.438    
    SLICE_X69Y64         FDRE (Hold_fdre_C_D)         0.047    -0.391    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.687    -0.438    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.338 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.283    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.927    -0.439    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.001    -0.438    
    SLICE_X69Y64         FDRE (Hold_fdre_C_D)         0.047    -0.391    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.727    -0.398    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100    -0.298 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.243    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.968    -0.398    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.000    -0.398    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.047    -0.351    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.728    -0.397    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.242    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X53Y56         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.969    -0.397    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.000    -0.397    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.047    -0.350    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.727    -0.398    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.100    -0.298 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.243    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.968    -0.398    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.000    -0.398    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.047    -0.351    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.729    -0.396    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y51         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.296 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.241    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d1
    SLICE_X53Y51         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.970    -0.396    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y51         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.000    -0.396    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.047    -0.349    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.728    -0.397    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X53Y54         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.242    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X53Y54         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.969    -0.397    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X53Y54         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.000    -0.397    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.047    -0.350    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_200MHZ_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y12     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y26     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y17   design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X68Y61     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X68Y61     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X69Y61     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X71Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X70Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X70Y62     design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X64Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y53     design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_200MHZ_clk_wiz_1_0
  To Clock:  clkfbout_design_200MHZ_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_200MHZ_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y18   design_200MHZ_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_200MHZ_clk_wiz_1_0
  To Clock:  clk_out1_design_200MHZ_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        9.269ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.269ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.259ns (35.873%)  route 0.463ns (64.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.463     0.722    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X57Y50         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)       -0.009     9.991    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.269    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.606ns  (logic 0.236ns (38.955%)  route 0.370ns (61.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.370     0.606    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y61         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y61         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.309ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.553%)  route 0.413ns (61.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.413     0.672    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X65Y63         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)       -0.019     9.981    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  9.309    

Slack (MET) :             9.316ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.626ns  (logic 0.236ns (37.678%)  route 0.390ns (62.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.390     0.626    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X56Y58         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)       -0.058     9.942    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.587ns  (logic 0.204ns (34.744%)  route 0.383ns (65.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.383     0.587    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y58         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.623ns  (logic 0.259ns (41.602%)  route 0.364ns (58.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.364     0.623    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X63Y63         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)       -0.009     9.991    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.379ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.188%)  route 0.360ns (63.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.360     0.564    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y48         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y48         FDRE (Setup_fdre_C_D)       -0.057     9.943    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  9.379    

Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.605ns  (logic 0.259ns (42.832%)  route 0.346ns (57.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.346     0.605    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)       -0.007     9.993    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.394ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.597ns  (logic 0.223ns (37.359%)  route 0.374ns (62.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.374     0.597    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X59Y49         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y49         FDRE (Setup_fdre_C_D)       -0.009     9.991    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.394    

Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.091%)  route 0.276ns (53.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.276     0.512    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X57Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)       -0.090     9.910    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.398    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_200MHZ_clk_wiz_1_0
  To Clock:  clk_out2_design_200MHZ_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        1.412ns  (logic 0.266ns (18.836%)  route 1.146ns (81.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 8.757 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 3.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     5.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     7.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -0.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     1.423    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.516 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.705     3.221    design_200MHZ_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y58         FDRE                                         r  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.223     3.444 r  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.146     4.590    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X58Y57         LUT5 (Prop_lut5_I2_O)        0.043     4.633 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     4.633    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0
    SLICE_X58Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.505     8.757    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X58Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.877     7.880    
                         clock uncertainty           -0.186     7.693    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.065     7.758    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        1.383ns  (logic 0.266ns (19.239%)  route 1.117ns (80.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 8.813 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 3.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     5.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     7.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -0.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     1.423    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.516 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.705     3.221    design_200MHZ_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y58         FDRE                                         r  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.223     3.444 f  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.682     4.126    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.043     4.169 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.435     4.603    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.561     8.813    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism             -0.877     7.936    
                         clock uncertainty           -0.186     7.749    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)       -0.007     7.742    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.907ns  (logic 0.204ns (22.492%)  route 0.703ns (77.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.703     0.907    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y57         FDRE (Setup_fdre_C_D)       -0.061     4.939    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.717ns  (logic 0.259ns (36.134%)  route 0.458ns (63.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y64                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X68Y64         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.458     0.717    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)       -0.009     4.991    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.755%)  route 0.373ns (61.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y64                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X68Y64         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373     0.609    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)       -0.090     4.910    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.668ns  (logic 0.223ns (33.381%)  route 0.445ns (66.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.668    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y61         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)       -0.005     4.995    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.659ns  (logic 0.259ns (39.285%)  route 0.400ns (60.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y64                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y64         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.400     0.659    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X69Y64         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)       -0.009     4.991    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.594ns  (logic 0.204ns (34.341%)  route 0.390ns (65.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.390     0.594    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y49         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X60Y49         FDRE (Setup_fdre_C_D)       -0.061     4.939    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.520ns  (logic 0.236ns (45.363%)  route 0.284ns (54.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.284     0.520    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y57         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y57         FDRE (Setup_fdre_C_D)       -0.090     4.910    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.188%)  route 0.275ns (53.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.275     0.511    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X53Y56         FDRE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)       -0.095     4.905    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  4.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.167%)  route 0.577ns (81.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.730    -0.395    design_200MHZ_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y58         FDRE                                         r  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.295 f  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.360     0.065    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.028     0.093 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.217     0.310    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.966    -0.400    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.310    -0.090    
                         clock uncertainty            0.186     0.096    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.041     0.137    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_200MHZ_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.128ns (16.364%)  route 0.654ns (83.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.730    -0.395    design_200MHZ_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y58         FDRE                                         r  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  design_200MHZ_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.654     0.359    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X58Y57         LUT5 (Prop_lut5_I2_O)        0.028     0.387 r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0
    SLICE_X58Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.935    -0.431    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X58Y57         FDRE                                         r  design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.310    -0.121    
                         clock uncertainty            0.186     0.065    
    SLICE_X58Y57         FDRE (Hold_fdre_C_D)         0.087     0.152    design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_200MHZ_clk_wiz_1_0
  To Clock:  clk_out1_design_200MHZ_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.223ns (16.738%)  route 1.109ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.109    -0.446    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y59         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y59         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y59         FDPE (Recov_fdpe_C_PRE)     -0.187     2.938    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.223ns (16.738%)  route 1.109ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.109    -0.446    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y59         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y59         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y59         FDCE (Recov_fdce_C_CLR)     -0.154     2.971    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.223ns (19.326%)  route 0.931ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.931    -0.624    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y58         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y58         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.187     2.938    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.223ns (19.326%)  route 0.931ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.931    -0.624    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y58         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y58         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.187     2.938    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.223ns (19.326%)  route 0.931ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.931    -0.624    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y58         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y58         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.154     2.971    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.223ns (19.326%)  route 0.931ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.931    -0.624    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y58         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y58         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.154     2.971    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.223ns (19.326%)  route 0.931ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.931    -0.624    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y58         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y58         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.154     2.971    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.223ns (19.326%)  route 0.931ns (80.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.706    -1.778    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y56         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.223    -1.555 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.931    -0.624    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y58         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.580     3.832    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X46Y58         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.646     3.186    
                         clock uncertainty           -0.060     3.125    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.154     2.971    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.259ns (33.681%)  route 0.510ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 3.753 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.640    -1.844    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X58Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.510    -1.075    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X63Y62         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.501     3.753    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X63Y62         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.646     3.107    
                         clock uncertainty           -0.060     3.046    
    SLICE_X63Y62         FDCE (Recov_fdce_C_CLR)     -0.212     2.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.834    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@5.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.259ns (33.681%)  route 0.510ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 3.753 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.640    -1.844    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X58Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDPE (Prop_fdpe_C_Q)         0.259    -1.585 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.510    -1.075    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X63Y62         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        1.501     3.753    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X63Y62         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.646     3.107    
                         clock uncertainty           -0.060     3.046    
    SLICE_X63Y62         FDCE (Recov_fdce_C_CLR)     -0.212     2.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          2.834    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  3.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.579%)  route 0.151ns (62.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X61Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDPE (Prop_fdpe_C_Q)         0.091    -0.344 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151    -0.193    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X62Y63         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X62Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.033    -0.404    
    SLICE_X62Y63         FDPE (Remov_fdpe_C_PRE)     -0.090    -0.494    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.579%)  route 0.151ns (62.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.690    -0.435    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X61Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDPE (Prop_fdpe_C_Q)         0.091    -0.344 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151    -0.193    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X62Y63         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.929    -0.437    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X62Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.033    -0.404    
    SLICE_X62Y63         FDPE (Remov_fdpe_C_PRE)     -0.090    -0.494    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.489    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.489    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.489    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.489    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.489    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.489    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.492    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out1_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.937%)  route 0.157ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.434ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.689    -0.436    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y63         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.118    -0.318 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157    -0.161    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y60         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out1_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3075, routed)        0.932    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y60         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X65Y60         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.492    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_200MHZ_clk_wiz_1_0
  To Clock:  clk_out2_design_200MHZ_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.428%)  route 0.869ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.869    -0.686    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y56         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.581     8.833    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y56         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.646     8.187    
                         clock uncertainty           -0.066     8.120    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.212     7.908    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.428%)  route 0.869ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.869    -0.686    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y56         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.581     8.833    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y56         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.646     8.187    
                         clock uncertainty           -0.066     8.120    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.212     7.908    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.428%)  route 0.869ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.869    -0.686    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y56         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.581     8.833    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y56         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.646     8.187    
                         clock uncertainty           -0.066     8.120    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.212     7.908    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.428%)  route 0.869ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.869    -0.686    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y56         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.581     8.833    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y56         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.646     8.187    
                         clock uncertainty           -0.066     8.120    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.212     7.908    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.428%)  route 0.869ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 8.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.869    -0.686    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y56         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.581     8.833    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y56         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.646     8.187    
                         clock uncertainty           -0.066     8.120    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.212     7.908    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.223ns (24.419%)  route 0.690ns (75.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690    -0.864    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y55         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.582     8.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y55         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.646     8.188    
                         clock uncertainty           -0.066     8.121    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.212     7.909    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.223ns (24.419%)  route 0.690ns (75.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690    -0.864    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y55         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.582     8.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X46Y55         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.646     8.188    
                         clock uncertainty           -0.066     8.121    
    SLICE_X46Y55         FDCE (Recov_fdce_C_CLR)     -0.187     7.934    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.223ns (24.419%)  route 0.690ns (75.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690    -0.864    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y55         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.582     8.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.646     8.188    
                         clock uncertainty           -0.066     8.121    
    SLICE_X47Y55         FDPE (Recov_fdpe_C_PRE)     -0.178     7.943    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.223ns (24.419%)  route 0.690ns (75.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690    -0.864    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y55         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.582     8.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X47Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.646     8.188    
                         clock uncertainty           -0.066     8.121    
    SLICE_X47Y55         FDPE (Recov_fdpe_C_PRE)     -0.178     7.943    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@10.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.223ns (24.419%)  route 0.690ns (75.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 8.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.707    -1.777    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X49Y55         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.223    -1.554 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690    -0.864    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y55         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         1.582     8.834    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X46Y55         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.646     8.188    
                         clock uncertainty           -0.066     8.121    
    SLICE_X46Y55         FDCE (Recov_fdce_C_CLR)     -0.154     7.967    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  8.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X60Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X60Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X61Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X61Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X61Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.488    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X61Y60         FDCE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X61Y60         FDCE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.014    -0.419    
    SLICE_X61Y60         FDCE (Remov_fdce_C_CLR)     -0.069    -0.488    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_200MHZ_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns - clk_out2_design_200MHZ_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.096%)  route 0.156ns (60.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.691    -0.434    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y62         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.334 f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.156    -0.178    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X61Y60         FDPE                                         f  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_200MHZ_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_200MHZ_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_200MHZ_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_200MHZ_i/clk_wiz_1/inst/clk_in1_design_200MHZ_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_200MHZ_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_200MHZ_i/clk_wiz_1/inst/clk_out2_design_200MHZ_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_200MHZ_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=659, routed)         0.933    -0.433    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X61Y60         FDPE                                         r  design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.014    -0.419    
    SLICE_X61Y60         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.491    design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.313    





