<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › netlogic › xlp-hal › iomap.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>iomap.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights</span>
<span class="cm"> * reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the NetLogic</span>
<span class="cm"> * license below:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> * 1. Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS&#39;&#39; AND ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE</span>
<span class="cm"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<span class="cm"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<span class="cm"> * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN</span>
<span class="cm"> * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __NLM_HAL_IOMAP_H__</span>
<span class="cp">#define __NLM_HAL_IOMAP_H__</span>

<span class="cp">#define XLP_DEFAULT_IO_BASE             0x18000000</span>
<span class="cp">#define NMI_BASE			0xbfc00000</span>
<span class="cp">#define	XLP_IO_CLK			133333333</span>

<span class="cp">#define XLP_PCIE_CFG_SIZE		0x1000		</span><span class="cm">/* 4K */</span><span class="cp"></span>
<span class="cp">#define XLP_PCIE_DEV_BLK_SIZE		(8 * XLP_PCIE_CFG_SIZE)</span>
<span class="cp">#define XLP_PCIE_BUS_BLK_SIZE		(256 * XLP_PCIE_DEV_BLK_SIZE)</span>
<span class="cp">#define XLP_IO_SIZE			(64 &lt;&lt; 20)	</span><span class="cm">/* ECFG space size */</span><span class="cp"></span>
<span class="cp">#define XLP_IO_PCI_HDRSZ		0x100</span>
<span class="cp">#define XLP_IO_DEV(node, dev)		((dev) + (node) * 8)</span>
<span class="cp">#define XLP_HDR_OFFSET(node, bus, dev, fn)	(((bus) &lt;&lt; 20) | \</span>
<span class="cp">				((XLP_IO_DEV(node, dev)) &lt;&lt; 15) | ((fn) &lt;&lt; 12))</span>

<span class="cp">#define XLP_IO_BRIDGE_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 0, 0)</span>
<span class="cm">/* coherent inter chip */</span>
<span class="cp">#define XLP_IO_CIC0_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 0, 1)</span>
<span class="cp">#define XLP_IO_CIC1_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 0, 2)</span>
<span class="cp">#define XLP_IO_CIC2_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 0, 3)</span>
<span class="cp">#define XLP_IO_PIC_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 0, 4)</span>

<span class="cp">#define XLP_IO_PCIE_OFFSET(node, i)	XLP_HDR_OFFSET(node, 0, 1, i)</span>
<span class="cp">#define XLP_IO_PCIE0_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 1, 0)</span>
<span class="cp">#define XLP_IO_PCIE1_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 1, 1)</span>
<span class="cp">#define XLP_IO_PCIE2_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 1, 2)</span>
<span class="cp">#define XLP_IO_PCIE3_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 1, 3)</span>

<span class="cp">#define XLP_IO_USB_OFFSET(node, i)	XLP_HDR_OFFSET(node, 0, 2, i)</span>
<span class="cp">#define XLP_IO_USB_EHCI0_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 2, 0)</span>
<span class="cp">#define XLP_IO_USB_OHCI0_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 2, 1)</span>
<span class="cp">#define XLP_IO_USB_OHCI1_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 2, 2)</span>
<span class="cp">#define XLP_IO_USB_EHCI1_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 2, 3)</span>
<span class="cp">#define XLP_IO_USB_OHCI2_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 2, 4)</span>
<span class="cp">#define XLP_IO_USB_OHCI3_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 2, 5)</span>

<span class="cp">#define XLP_IO_NAE_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 3, 0)</span>
<span class="cp">#define XLP_IO_POE_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 3, 1)</span>

<span class="cp">#define XLP_IO_CMS_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 4, 0)</span>

<span class="cp">#define XLP_IO_DMA_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 5, 1)</span>
<span class="cp">#define XLP_IO_SEC_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 5, 2)</span>
<span class="cp">#define XLP_IO_CMP_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 5, 3)</span>

<span class="cp">#define XLP_IO_UART_OFFSET(node, i)	XLP_HDR_OFFSET(node, 0, 6, i)</span>
<span class="cp">#define XLP_IO_UART0_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 6, 0)</span>
<span class="cp">#define XLP_IO_UART1_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 6, 1)</span>
<span class="cp">#define XLP_IO_I2C_OFFSET(node, i)	XLP_HDR_OFFSET(node, 0, 6, 2 + i)</span>
<span class="cp">#define XLP_IO_I2C0_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 6, 2)</span>
<span class="cp">#define XLP_IO_I2C1_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 6, 3)</span>
<span class="cp">#define XLP_IO_GPIO_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 6, 4)</span>
<span class="cm">/* system management */</span>
<span class="cp">#define XLP_IO_SYS_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 6, 5)</span>
<span class="cp">#define XLP_IO_JTAG_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 6, 6)</span>

<span class="cp">#define XLP_IO_NOR_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 7, 0)</span>
<span class="cp">#define XLP_IO_NAND_OFFSET(node)	XLP_HDR_OFFSET(node, 0, 7, 1)</span>
<span class="cp">#define XLP_IO_SPI_OFFSET(node)		XLP_HDR_OFFSET(node, 0, 7, 2)</span>
<span class="cm">/* SD flash */</span>
<span class="cp">#define XLP_IO_SD_OFFSET(node)          XLP_HDR_OFFSET(node, 0, 7, 3)</span>
<span class="cp">#define XLP_IO_MMC_OFFSET(node, slot)   \</span>
<span class="cp">		((XLP_IO_SD_OFFSET(node))+(slot*0x100)+XLP_IO_PCI_HDRSZ)</span>

<span class="cm">/* PCI config header register id&#39;s */</span>
<span class="cp">#define XLP_PCI_CFGREG0			0x00</span>
<span class="cp">#define XLP_PCI_CFGREG1			0x01</span>
<span class="cp">#define XLP_PCI_CFGREG2			0x02</span>
<span class="cp">#define XLP_PCI_CFGREG3			0x03</span>
<span class="cp">#define XLP_PCI_CFGREG4			0x04</span>
<span class="cp">#define XLP_PCI_CFGREG5			0x05</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG0		0x30</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG1		0x31</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG2		0x32</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG3		0x33</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG4		0x34</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG5		0x35</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG6		0x36</span>
<span class="cp">#define XLP_PCI_DEVINFO_REG7		0x37</span>
<span class="cp">#define XLP_PCI_DEVSCRATCH_REG0		0x38</span>
<span class="cp">#define XLP_PCI_DEVSCRATCH_REG1		0x39</span>
<span class="cp">#define XLP_PCI_DEVSCRATCH_REG2		0x3a</span>
<span class="cp">#define XLP_PCI_DEVSCRATCH_REG3		0x3b</span>
<span class="cp">#define XLP_PCI_MSGSTN_REG		0x3c</span>
<span class="cp">#define XLP_PCI_IRTINFO_REG		0x3d</span>
<span class="cp">#define XLP_PCI_UCODEINFO_REG		0x3e</span>
<span class="cp">#define XLP_PCI_SBB_WT_REG		0x3f</span>

<span class="cm">/* PCI IDs for SoC device */</span>
<span class="cp">#define	PCI_VENDOR_NETLOGIC		0x184e</span>

<span class="cp">#define	PCI_DEVICE_ID_NLM_ROOT		0x1001</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_ICI		0x1002</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_PIC		0x1003</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_PCIE		0x1004</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_EHCI		0x1007</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_ILK		0x1008</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_NAE		0x1009</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_POE		0x100A</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_FMN		0x100B</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_RAID		0x100D</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_SAE		0x100D</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_RSA		0x100E</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_CMP		0x100F</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_UART		0x1010</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_I2C		0x1011</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_NOR		0x1015</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_NAND		0x1016</span>
<span class="cp">#define	PCI_DEVICE_ID_NLM_MMC		0x1018</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#define nlm_read_pci_reg(b, r)		nlm_read_reg(b, r)</span>
<span class="cp">#define nlm_write_pci_reg(b, r, v)	nlm_write_reg(b, r, v)</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __NLM_HAL_IOMAP_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
