----------------------------------------------------------------------------------
-- Company: The Hong Kong Polytechnic University (FPGA interest group led by Dr. Bruce Sham)
-- Engineer/Student: LYU Yetao Aaron
-- 
-- Create Date: 27/Apr/2016
-- Design Name: BetaTrax_V0
-- Module Name: Force_Play
-- Project Name: BetaTrax
-- Target Devices: EP4CE115F29C8
-- Tool versions: Quartus II 13.0sp1 (64-bit)
-- Description: The force play processer will check the board and update the forced moves.
--
-- Dependencies: N/A
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use IEEE.NUMERIC_STD.ALL;
use work.my_package.all;

entity force_play is
port (
	reset					: in std_logic; -- active low
	clk					: in std_logic; -- clock
	x_new					: in std_logic_vector(4 downto 0); -- x coordinate of the latest tile
	y_new					: in std_logic_vector(4 downto 0); -- y coordinate of the latest tile
	edges_new			: in std_logic_vector(3 downto 0); -- four edges of the latest tile, recorded counter-clockwisely starting from the top edge
	board_in				: in board_type;	-- board representation
	board_out			: out board_type;	-- board representation
	board_ready			: out std_logic	-- mark when the board represtation update complete
);
end board_representor;

architecture Behavioral of board_updater is