m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented
vadder
Z1 !s110 1624056644
!i10b 1
!s100 gWb<;Y:[8c^V3JALeYLDZ1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IbFY=loJDTgW:`<kcFJXG=0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1623615246
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/adder.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/adder.v
!i122 85
Z4 L0 1 5
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1624056644.000000
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/adder.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
valu32
R1
!i10b 1
!s100 3Y?hEWQSccjlBPhMeGJSi0
R2
I>696b<S_;QWaDmFg2hOiO2
R3
R0
w1623782055
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alu32.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alu32.v
!i122 86
Z9 L0 1 30
R5
r1
!s85 0
31
R6
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alu32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alu32.v|
!i113 1
R7
R8
valucont
!s110 1624056645
!i10b 1
!s100 8`ME4Nlbna84J=[igF=L<1
R2
I6UGR6lYgB4V5]e_76E49^0
R3
R0
w1624056638
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alucont.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alucont.v
!i122 87
R9
R5
r1
!s85 0
31
Z10 !s108 1624056645.000000
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alucont.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/alucont.v|
!i113 1
R7
R8
vcontrol
Z11 !s110 1624056646
!i10b 1
!s100 nEK1Ii7delD4<O37BRlh?2
R2
IlNakX78EnVCH<2OE1S^nJ3
R3
R0
w1624054056
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/control.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/control.v
!i122 88
L0 1 29
R5
r1
!s85 0
31
R10
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/control.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/control.v|
!i113 1
R7
R8
vjump
R11
!i10b 1
!s100 KoSn<3V=VQVF?Yb28<Hdn0
R2
I3IX7KH;jJc1gZF4jib:Rg1
R3
R0
w1623772578
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/jump.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/jump.v
!i122 89
L0 1 10
R5
r1
!s85 0
31
Z12 !s108 1624056646.000000
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/jump.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/jump.v|
!i113 1
R7
R8
vmult2_to_1_32
R11
!i10b 1
!s100 Y_Id<LIRQ3DbCYAcIf6lb3
R2
IYAZeU6b9o27`V87^KZJnd3
R3
R0
Z13 w1623615247
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_32.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_32.v
!i122 91
Z14 L0 1 6
R5
r1
!s85 0
31
R12
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_32.v|
!i113 1
R7
R8
vmult2_to_1_5
R11
!i10b 1
!s100 QeR<>khHHW047@W2MP@;I2
R2
I@MdQM^ANMG54l8QbzQ[<i2
R3
R0
R13
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_5.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_5.v
!i122 90
R14
R5
r1
!s85 0
31
R12
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_5.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/mult2_to_1_5.v|
!i113 1
R7
R8
vprocessor
R11
!i10b 1
!s100 n0=0^U]8KM=Ijm8=B@78Q2
R2
IPB1zBiHfzb5jiY4?KQzbV1
R3
R0
w1624055977
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/processor.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/processor.v
!i122 92
L0 1 187
R5
r1
!s85 0
31
R12
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/processor.v|
!i113 1
R7
R8
vshift
R11
!i10b 1
!s100 XX2;Z1lf9Dd@dcO[G5lL:2
R2
ICaOo<e0V:EW;fJeZ`eO_^0
R3
R0
R13
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/shift.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/shift.v
!i122 93
R4
R5
r1
!s85 0
31
R12
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/shift.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/shift.v|
!i113 1
R7
R8
vsignext
R11
!i10b 1
!s100 aj?PFk=ka=A4[;Kz]?d6F3
R2
IEfeCDRH9n]>8292W7`cTN2
R3
R0
R13
8C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/signext.v
FC:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/signext.v
!i122 94
R4
R5
r1
!s85 0
31
R12
!s107 C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/signext.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yusuf/Documents/GitHub/modelsim_verilog/singlecycleMIPS-lite-commented/signext.v|
!i113 1
R7
R8
