'\" t
.nh
.TH "X86-CLAC" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
CLAC - CLEAR AC FLAG IN EFLAGS REGISTER
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp / En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
NP 0F 01 CA CLAC	ZO	V/V	SMAP	T{
Clear the AC flag in the EFLAGS register.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l l 
l l l l l .
\fBOp/En\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
ZO	N/A	N/A	N/A	N/A
.TE

.SH DESCRIPTION
Clears the AC flag bit in EFLAGS register. This disables any alignment
checking of user-mode data accesses. Ifthe SMAP bit is set in the CR4
register, this disallows explicit supervisor-mode data accesses to
user-mode pages.

.PP
This instruction's operation is the same in non-64-bit modes and 64-bit
mode. Attempts to execute CLAC when CPL &gt; 0 cause #UD.

.SH OPERATION
.EX
EFLAGS.AC := 0;
.EE

.SH FLAGS AFFECTED
AC cleared. Other flags are unaffected.

.SH PROTECTED MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
	If the CPL &gt; 0.
	T{
If CPUID.(EAX=07H, ECX=0H):EBX.SMAP[bit 20] = 0.
T}
.TE

.SH REAL-ADDRESS MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
	T{
If CPUID.(EAX=07H, ECX=0H):EBX.SMAP[bit 20] = 0.
T}
.TE

.SH VIRTUAL-8086 MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	T{
The CLAC instruction is not recognized in virtual-8086 mode.
T}
.TE

.SH COMPATIBILITY MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
	If the CPL &gt; 0.
	T{
If CPUID.(EAX=07H, ECX=0H):EBX.SMAP[bit 20] = 0.
T}
.TE

.SH 64-BIT MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
	If the CPL &gt; 0.
	T{
If CPUID.(EAX=07H, ECX=0H):EBX.SMAP[bit 20] = 0.
T}
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
