// Seed: 288629394
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    input id_13,
    output reg id_14
);
  always @(posedge id_10[1] or posedge 1 & id_8 & 1'd0 < 1)
    if (id_0[1+1]) id_3 <= 1;
    else id_14 <= id_12;
endmodule
