Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Tx.v" in library work
Compiling verilog file "Rx.v" in library work
Module <Tx> compiled
Compiling verilog file "new_baud_rate.v" in library work
Module <Rx> compiled
Compiling verilog file "FIFO.v" in library work
Module <baud_rate> compiled
Compiling verilog file "uart.v" in library work
Module <FIFO> compiled
Module <uart> compiled
No errors in compilation
Analysis of file <"uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <baud_rate> in library <work> with parameters.
	M = "00000000000000000000000101000101"
	N = "00000000000000000000000000001010"

Analyzing hierarchy for module <Rx> in library <work> with parameters.
	DBIT = "00000000000000000000000000001000"
	SB_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"

Analyzing hierarchy for module <Tx> in library <work> with parameters.
	DBIT = "00000000000000000000000000001000"
	SB_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"

Analyzing hierarchy for module <FIFO> in library <work> with parameters.
	tam = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart>.
Module <uart> is correct for synthesis.
 
Analyzing module <baud_rate> in library <work>.
	M = 32'sb00000000000000000000000101000101
	N = 32'sb00000000000000000000000000001010
Module <baud_rate> is correct for synthesis.
 
Analyzing module <Rx> in library <work>.
	DBIT = 32'sb00000000000000000000000000001000
	SB_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <Rx> is correct for synthesis.
 
Analyzing module <Tx> in library <work>.
	DBIT = 32'sb00000000000000000000000000001000
	SB_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <Tx> is correct for synthesis.
 
Analyzing module <FIFO> in library <work>.
	tam = 32'sb00000000000000000000000000001000
INFO:Xst:1432 - Contents of array <buffer> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <buffer> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <buffer> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <buffer> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <FIFO> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <baud_rate>.
    Related source file is "new_baud_rate.v".
    Found 10-bit up counter for signal <cuenta>.
    Found 10-bit comparator greatequal for signal <cuenta$cmp_ge0000> created at line 39.
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <baud_rate> synthesized.


Synthesizing Unit <Rx>.
    Related source file is "Rx.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 90.
    Found 3-bit register for signal <n_reg>.
    Found 4-bit adder for signal <s_next$share0000> created at line 64.
    Found 4-bit register for signal <s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Rx> synthesized.


Synthesizing Unit <Tx>.
    Related source file is "Tx.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 70 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 105.
    Found 3-bit register for signal <n_reg>.
    Found 4-bit adder for signal <s_next$share0000> created at line 70.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Tx> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "FIFO.v".
INFO:Xst:1439 - HDL ADVISOR - You may have used signed signal(s) to address this RAM. If that is the case, negative values being out of range, sign bits were ignored. As a result only the first half of the RAM is actually accessed. Please check your source code.
    Found 8x8-bit dual-port RAM <Mram_buffer> for signal <buffer>.
    Found 33-bit comparator greater for signal <$cmp_gt0000> created at line 49.
    Found 32-bit updown counter for signal <libres>.
    Found 33-bit comparator lessequal for signal <libres$cmp_le0000> created at line 49.
    Found 1-bit register for signal <lleno>.
    Found 32-bit updown accumulator for signal <puntero_rd>.
    Found 33-bit comparator less for signal <puntero_rd$cmp_lt0000> created at line 76.
    Found 32-bit updown accumulator for signal <puntero_wr>.
    Found 33-bit comparator less for signal <puntero_wr$cmp_lt0000> created at line 54.
    Found 8-bit register for signal <salida>.
    Found 1-bit register for signal <vacio>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred   2 Accumulator(s).
	inferred  10 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <FIFO> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
WARNING:Xst:1780 - Signal <tx_listo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fullRx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dato> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <estadoTx>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <datoTx>.
    Found 1-bit register for signal <readRx>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <tx_leer>.
    Found 1-bit register for signal <tx_start>.
    Found 1-bit register for signal <writeTx>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <uart> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit updown counter                                 : 2
# Accumulators                                         : 4
 32-bit updown accumulator                             : 4
# Registers                                            : 20
 1-bit register                                        : 11
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 5
# Comparators                                          : 9
 10-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 2
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <estadoTx/FSM> on signal <estadoTx[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 01
 01    | 00
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <transmisor/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <receptor/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch reset hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.

Synthesizing (advanced) Unit <FIFO>.
INFO:Xst:3231 - The small RAM <Mram_buffer> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_cmp_gt0000_0> | high     |
    |     addrA          | connected to signal <puntero_wr>    |          |
    |     diA            | connected to signal <bus_in>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <puntero_rd>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 2
 8x8-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit updown counter                                 : 2
# Accumulators                                         : 4
 32-bit updown accumulator                             : 4
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 9
 10-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 2
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch reset hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.

Optimizing unit <uart> ...

Optimizing unit <Rx> ...

Optimizing unit <Tx> ...

Optimizing unit <FIFO> ...
WARNING:Xst:2677 - Node <fifoRx/lleno> of sequential type is unconnected in block <uart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 274
 Flip-Flops                                            : 274

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 859
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 17
#      LUT2                        : 165
#      LUT2_D                      : 3
#      LUT3                        : 55
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 109
#      LUT4_D                      : 6
#      LUT4_L                      : 16
#      MUXCY                       : 265
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 202
# FlipFlops/Latches                : 274
#      FD                          : 4
#      FDC                         : 34
#      FDE                         : 219
#      FDP                         : 1
#      FDR                         : 16
# RAMS                             : 16
#      RAM16X1D                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      217  out of    960    22%  
 Number of Slice Flip Flops:            274  out of   1920    14%  
 Number of 4 input LUTs:                418  out of   1920    21%  
    Number used as logic:               386
    Number used as RAMs:                 32
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of     83     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 290   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset(reset:Q)                     | NONE(receptor/b_reg_0) | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.201ns (Maximum Frequency: 138.867MHz)
   Minimum input arrival time before clock: 4.717ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.201ns (frequency: 138.867MHz)
  Total number of paths / destination ports: 82066 / 630
-------------------------------------------------------------------------
Delay:               7.201ns (Levels of Logic = 35)
  Source:            receptor/s_reg_2 (FF)
  Destination:       fifoRx/libres_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: receptor/s_reg_2 to fifoRx/libres_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.514   0.849  receptor/s_reg_2 (receptor/s_reg_2)
     LUT3_D:I0->O          3   0.612   0.454  receptor/s_next<3>33 (receptor/N7)
     LUT4_D:I3->O          7   0.612   0.632  receptor/s_next<2>110_1 (receptor/s_next<2>110)
     LUT3:I2->O            1   0.612   0.000  fifoRx/Mcount_libres_lut<0> (fifoRx/Mcount_libres_lut<0>)
     MUXCY:S->O            1   0.404   0.000  fifoRx/Mcount_libres_cy<0> (fifoRx/Mcount_libres_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<1> (fifoRx/Mcount_libres_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<2> (fifoRx/Mcount_libres_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<3> (fifoRx/Mcount_libres_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<4> (fifoRx/Mcount_libres_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<5> (fifoRx/Mcount_libres_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<6> (fifoRx/Mcount_libres_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<7> (fifoRx/Mcount_libres_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<8> (fifoRx/Mcount_libres_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<9> (fifoRx/Mcount_libres_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  fifoRx/Mcount_libres_cy<10> (fifoRx/Mcount_libres_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<11> (fifoRx/Mcount_libres_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<12> (fifoRx/Mcount_libres_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<13> (fifoRx/Mcount_libres_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<14> (fifoRx/Mcount_libres_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<15> (fifoRx/Mcount_libres_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<16> (fifoRx/Mcount_libres_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<17> (fifoRx/Mcount_libres_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<18> (fifoRx/Mcount_libres_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<19> (fifoRx/Mcount_libres_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<20> (fifoRx/Mcount_libres_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<21> (fifoRx/Mcount_libres_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<22> (fifoRx/Mcount_libres_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<23> (fifoRx/Mcount_libres_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<24> (fifoRx/Mcount_libres_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<25> (fifoRx/Mcount_libres_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<26> (fifoRx/Mcount_libres_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<27> (fifoRx/Mcount_libres_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<28> (fifoRx/Mcount_libres_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  fifoRx/Mcount_libres_cy<29> (fifoRx/Mcount_libres_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  fifoRx/Mcount_libres_cy<30> (fifoRx/Mcount_libres_cy<30>)
     XORCY:CI->O           1   0.699   0.000  fifoRx/Mcount_libres_xor<31> (fifoRx/Result<31>)
     FDE:D                     0.268          fifoRx/libres_31
    ----------------------------------------
    Total                      7.201ns (5.266ns logic, 1.935ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.717ns (Levels of Logic = 4)
  Source:            Rx (PAD)
  Destination:       receptor/s_reg_2 (FF)
  Destination Clock: clk rising

  Data Path: Rx to receptor/s_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.572  Rx_IBUF (Rx_IBUF)
     LUT4:I3->O            1   0.612   0.426  receptor/s_next<0>11 (receptor/N61)
     LUT4:I1->O            1   0.612   0.509  receptor/s_next<2>38 (receptor/s_next<2>38)
     LUT2:I0->O            1   0.612   0.000  receptor/s_next<2>41 (receptor/s_next<2>)
     FDC:D                     0.268          receptor/s_reg_2
    ----------------------------------------
    Total                      4.717ns (3.210ns logic, 1.507ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            transmisor/tx_reg (FF)
  Destination:       Tx (PAD)
  Source Clock:      clk rising

  Data Path: transmisor/tx_reg to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.514   0.357  transmisor/tx_reg (transmisor/tx_reg)
     OBUF:I->O                 3.169          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.29 secs
 
--> 

Total memory usage is 248052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    9 (   0 filtered)

