1730383843 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/and/andgate_tb.sv
1730317714 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/and/andgate.sv
