/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_1z[5]);
  assign celloutsig_0_0z = in_data[60] | ~(in_data[32]);
  assign celloutsig_0_5z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_1_15z = celloutsig_1_14z | celloutsig_1_0z;
  reg [2:0] _04_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_21z[8:7], celloutsig_0_13z };
  assign out_data[2:0] = _04_;
  assign celloutsig_0_4z = { celloutsig_0_1z[1], celloutsig_0_1z[1] } === { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_7z[17:0], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_1z[8:1], celloutsig_0_1z[1] } === { in_data[50:41], celloutsig_0_1z[8:1], celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_2z = in_data[125:120] === { in_data[149:147], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[126]);
  assign celloutsig_1_6z = in_data[179] & ~(celloutsig_1_5z[1]);
  assign celloutsig_0_11z = { celloutsig_0_1z[4:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_10z, celloutsig_0_6z[12:2], celloutsig_0_6z[2], celloutsig_0_6z[0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_1z[8:1], celloutsig_0_1z[1] } % { 1'h1, celloutsig_0_8z[2:0], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_1z[8:1], celloutsig_0_1z[1] } * { celloutsig_0_1z[8:1], celloutsig_0_13z };
  assign celloutsig_1_14z = { in_data[118:108], celloutsig_1_6z } !== celloutsig_1_7z;
  assign celloutsig_0_15z = { celloutsig_0_11z[12:7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } !== in_data[25:17];
  assign celloutsig_0_8z = ~ in_data[4:1];
  assign celloutsig_0_9z = { celloutsig_0_7z[16:10], celloutsig_0_5z, celloutsig_0_2z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[156:153], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } | in_data[148:142];
  assign celloutsig_1_7z = in_data[191:180] | { in_data[163:154], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = | celloutsig_1_5z[3:0];
  assign celloutsig_0_12z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[23:15], celloutsig_0_0z };
  assign celloutsig_0_10z = ^ celloutsig_0_1z[8:5];
  assign celloutsig_0_13z = ^ celloutsig_0_11z[17:8];
  assign celloutsig_1_0z = ^ in_data[151:149];
  assign celloutsig_0_7z = { celloutsig_0_6z[6:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z[8:1], celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_4z } <<< { in_data[9:0], celloutsig_0_1z[8:1], celloutsig_0_1z[1] };
  assign celloutsig_1_3z = { in_data[139:137], celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[121:120], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_17z = ~((celloutsig_0_11z[4] & celloutsig_0_9z[5]) | (celloutsig_0_5z & celloutsig_0_4z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | (in_data[118] & celloutsig_1_3z[3]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z) | (celloutsig_0_1z[4] & celloutsig_0_0z));
  assign celloutsig_0_1z[8:1] = ~ { in_data[22:16], celloutsig_0_0z };
  assign { celloutsig_0_6z[9:2], celloutsig_0_6z[12:10], celloutsig_0_6z[0] } = ~ { celloutsig_0_1z[8:1], in_data[68:66], celloutsig_0_0z };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign celloutsig_0_6z[1] = celloutsig_0_6z[2];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_15z, celloutsig_1_19z, celloutsig_0_24z };
endmodule
