
F411_Verita_Client.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08008d28  08008d28  00018d28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091dc  080091dc  00020354  2**0
                  CONTENTS
  4 .ARM          00000008  080091dc  080091dc  000191dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091e4  080091e4  00020354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091e4  080091e4  000191e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091e8  080091e8  000191e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  080091ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000354  08009540  00020354  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  08009540  0002063c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010534  00000000  00000000  00020384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243a  00000000  00000000  000308b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00032cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  00033b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a0f  00000000  00000000  00034920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000111f8  00000000  00000000  0004d32f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b9b1  00000000  00000000  0005e527  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9ed8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f08  00000000  00000000  000f9f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000354 	.word	0x20000354
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008d10 	.word	0x08008d10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000358 	.word	0x20000358
 80001dc:	08008d10 	.word	0x08008d10

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <Rx_Verita_engine>:
  */


static enum {init, unpack, decode}verita_engine;

VRTPTC_StatusTypedef Rx_Verita_engine(uint8_t *Rxbffr, Verita_Register_Bank *regisk){ //uint32_t *regisk
 8000f5c:	b490      	push	{r4, r7}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
	 * @param Rxbffr - input uart buffer
	 * @param regisk - register need the result be stored
	 */
	static uint8_t logger[12] = {0}; /// log Rxbffr without head packet
	static uint8_t index = 0; // use in case the start of verita is not at Rxbffr[0]
	uint8_t chksum[2]  = {0};
 8000f66:	2300      	movs	r3, #0
 8000f68:	81bb      	strh	r3, [r7, #12]
		uint8_t  U8[4];
		uint32_t U32;
	}logu;


	switch (verita_engine){
 8000f6a:	4b85      	ldr	r3, [pc, #532]	; (8001180 <Rx_Verita_engine+0x224>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d023      	beq.n	8000fba <Rx_Verita_engine+0x5e>
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	f000 8082 	beq.w	800107c <Rx_Verita_engine+0x120>
	default:
	case init:

		if(Rxbffr[0 + index] == 0x56){ //flag_vrt_en ||
 8000f78:	4b82      	ldr	r3, [pc, #520]	; (8001184 <Rx_Verita_engine+0x228>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b56      	cmp	r3, #86	; 0x56
 8000f86:	d103      	bne.n	8000f90 <Rx_Verita_engine+0x34>
			verita_engine = unpack;
 8000f88:	4b7d      	ldr	r3, [pc, #500]	; (8001180 <Rx_Verita_engine+0x224>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
		}else{
		//// go to next index if head not found
		index += Framesize_VRT;
		index %= RxbufferSize_VRT; // overflow
		}
		break; //// init
 8000f8e:	e0f1      	b.n	8001174 <Rx_Verita_engine+0x218>
		index += Framesize_VRT;
 8000f90:	4b7c      	ldr	r3, [pc, #496]	; (8001184 <Rx_Verita_engine+0x228>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	3309      	adds	r3, #9
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	4b7a      	ldr	r3, [pc, #488]	; (8001184 <Rx_Verita_engine+0x228>)
 8000f9a:	701a      	strb	r2, [r3, #0]
		index %= RxbufferSize_VRT; // overflow
 8000f9c:	4b79      	ldr	r3, [pc, #484]	; (8001184 <Rx_Verita_engine+0x228>)
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	4b79      	ldr	r3, [pc, #484]	; (8001188 <Rx_Verita_engine+0x22c>)
 8000fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8000fa6:	08d9      	lsrs	r1, r3, #3
 8000fa8:	460b      	mov	r3, r1
 8000faa:	00db      	lsls	r3, r3, #3
 8000fac:	440b      	add	r3, r1
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	4b73      	ldr	r3, [pc, #460]	; (8001184 <Rx_Verita_engine+0x228>)
 8000fb6:	701a      	strb	r2, [r3, #0]
		break; //// init
 8000fb8:	e0dc      	b.n	8001174 <Rx_Verita_engine+0x218>


	case unpack:

		//// [] Header Check ------------------------------------------------------------------
		if(Rxbffr[index + 0] == 0x56 && Rxbffr[index + 1] == 0x52 && Rxbffr[index + 2] == 0x54){
 8000fba:	4b72      	ldr	r3, [pc, #456]	; (8001184 <Rx_Verita_engine+0x228>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b56      	cmp	r3, #86	; 0x56
 8000fc8:	d13f      	bne.n	800104a <Rx_Verita_engine+0xee>
 8000fca:	4b6e      	ldr	r3, [pc, #440]	; (8001184 <Rx_Verita_engine+0x228>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b52      	cmp	r3, #82	; 0x52
 8000fd8:	d137      	bne.n	800104a <Rx_Verita_engine+0xee>
 8000fda:	4b6a      	ldr	r3, [pc, #424]	; (8001184 <Rx_Verita_engine+0x228>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	3302      	adds	r3, #2
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b54      	cmp	r3, #84	; 0x54
 8000fe8:	d12f      	bne.n	800104a <Rx_Verita_engine+0xee>

			//// log data first / prevent overwrite
			for(register int k = 0; k < 7; k++){
 8000fea:	2400      	movs	r4, #0
 8000fec:	e009      	b.n	8001002 <Rx_Verita_engine+0xa6>
				logger[k] = Rxbffr[index + k + 3];
 8000fee:	4b65      	ldr	r3, [pc, #404]	; (8001184 <Rx_Verita_engine+0x228>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	4423      	add	r3, r4
 8000ff4:	3303      	adds	r3, #3
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781a      	ldrb	r2, [r3, #0]
 8000ffc:	4b63      	ldr	r3, [pc, #396]	; (800118c <Rx_Verita_engine+0x230>)
 8000ffe:	551a      	strb	r2, [r3, r4]
			for(register int k = 0; k < 7; k++){
 8001000:	3401      	adds	r4, #1
 8001002:	2c06      	cmp	r4, #6
 8001004:	ddf3      	ble.n	8000fee <Rx_Verita_engine+0x92>
			}

			//// checksum here
			for(register int i = 0;i < 5; i++){
 8001006:	2400      	movs	r4, #0
 8001008:	e006      	b.n	8001018 <Rx_Verita_engine+0xbc>
				chksum[0] += logger[i];
 800100a:	7b3a      	ldrb	r2, [r7, #12]
 800100c:	4b5f      	ldr	r3, [pc, #380]	; (800118c <Rx_Verita_engine+0x230>)
 800100e:	5d1b      	ldrb	r3, [r3, r4]
 8001010:	4413      	add	r3, r2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	733b      	strb	r3, [r7, #12]
			for(register int i = 0;i < 5; i++){
 8001016:	3401      	adds	r4, #1
 8001018:	2c04      	cmp	r4, #4
 800101a:	ddf6      	ble.n	800100a <Rx_Verita_engine+0xae>
			}
			chksum[1] = ~chksum[0];
 800101c:	7b3b      	ldrb	r3, [r7, #12]
 800101e:	43db      	mvns	r3, r3
 8001020:	b2db      	uxtb	r3, r3
 8001022:	737b      	strb	r3, [r7, #13]
			if( chksum[1] == logger[5]){
 8001024:	7b7a      	ldrb	r2, [r7, #13]
 8001026:	4b59      	ldr	r3, [pc, #356]	; (800118c <Rx_Verita_engine+0x230>)
 8001028:	795b      	ldrb	r3, [r3, #5]
 800102a:	429a      	cmp	r2, r3
 800102c:	d10b      	bne.n	8001046 <Rx_Verita_engine+0xea>
				// pass
				//// mark that this data is already read
				Rxbffr[0 + index] = 0xFF;
 800102e:	4b55      	ldr	r3, [pc, #340]	; (8001184 <Rx_Verita_engine+0x228>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	22ff      	movs	r2, #255	; 0xff
 800103a:	701a      	strb	r2, [r3, #0]
				verita_engine = decode;
 800103c:	4b50      	ldr	r3, [pc, #320]	; (8001180 <Rx_Verita_engine+0x224>)
 800103e:	2202      	movs	r2, #2
 8001040:	701a      	strb	r2, [r3, #0]
			if( chksum[1] == logger[5]){
 8001042:	bf00      	nop
//				Rxbffr[i] = 0x00;
//			}
			return VRT_UnEnc;

		}
		break; //// unpack
 8001044:	e096      	b.n	8001174 <Rx_Verita_engine+0x218>
				return VRT_DataLoss;}
 8001046:	2393      	movs	r3, #147	; 0x93
 8001048:	e095      	b.n	8001176 <Rx_Verita_engine+0x21a>
			verita_engine = init;
 800104a:	4b4d      	ldr	r3, [pc, #308]	; (8001180 <Rx_Verita_engine+0x224>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
			index += Framesize_VRT; // 9
 8001050:	4b4c      	ldr	r3, [pc, #304]	; (8001184 <Rx_Verita_engine+0x228>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	3309      	adds	r3, #9
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b4a      	ldr	r3, [pc, #296]	; (8001184 <Rx_Verita_engine+0x228>)
 800105a:	701a      	strb	r2, [r3, #0]
			index %= RxbufferSize_VRT; // overflow
 800105c:	4b49      	ldr	r3, [pc, #292]	; (8001184 <Rx_Verita_engine+0x228>)
 800105e:	781a      	ldrb	r2, [r3, #0]
 8001060:	4b49      	ldr	r3, [pc, #292]	; (8001188 <Rx_Verita_engine+0x22c>)
 8001062:	fba3 1302 	umull	r1, r3, r3, r2
 8001066:	08d9      	lsrs	r1, r3, #3
 8001068:	460b      	mov	r3, r1
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	440b      	add	r3, r1
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	b2da      	uxtb	r2, r3
 8001074:	4b43      	ldr	r3, [pc, #268]	; (8001184 <Rx_Verita_engine+0x228>)
 8001076:	701a      	strb	r2, [r3, #0]
			return VRT_UnEnc;
 8001078:	2394      	movs	r3, #148	; 0x94
 800107a:	e07c      	b.n	8001176 <Rx_Verita_engine+0x21a>

	case decode:
		verita_engine = init;
 800107c:	4b40      	ldr	r3, [pc, #256]	; (8001180 <Rx_Verita_engine+0x224>)
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]
		index += Framesize_VRT;
 8001082:	4b40      	ldr	r3, [pc, #256]	; (8001184 <Rx_Verita_engine+0x228>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	3309      	adds	r3, #9
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4b3e      	ldr	r3, [pc, #248]	; (8001184 <Rx_Verita_engine+0x228>)
 800108c:	701a      	strb	r2, [r3, #0]
		index %= RxbufferSize_VRT; // overflow
 800108e:	4b3d      	ldr	r3, [pc, #244]	; (8001184 <Rx_Verita_engine+0x228>)
 8001090:	781a      	ldrb	r2, [r3, #0]
 8001092:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <Rx_Verita_engine+0x22c>)
 8001094:	fba3 1302 	umull	r1, r3, r3, r2
 8001098:	08d9      	lsrs	r1, r3, #3
 800109a:	460b      	mov	r3, r1
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	440b      	add	r3, r1
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	4b37      	ldr	r3, [pc, #220]	; (8001184 <Rx_Verita_engine+0x228>)
 80010a8:	701a      	strb	r2, [r3, #0]
		logu.U8[2] = logger[2];
		logu.U8[1] = logger[3];
		logu.U8[0] = logger[4];
#else
		//// Little endian
		logu.U8[0] = logger[1];
 80010aa:	4b38      	ldr	r3, [pc, #224]	; (800118c <Rx_Verita_engine+0x230>)
 80010ac:	785b      	ldrb	r3, [r3, #1]
 80010ae:	723b      	strb	r3, [r7, #8]
		logu.U8[1] = logger[2];
 80010b0:	4b36      	ldr	r3, [pc, #216]	; (800118c <Rx_Verita_engine+0x230>)
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	727b      	strb	r3, [r7, #9]
		logu.U8[2] = logger[3];
 80010b6:	4b35      	ldr	r3, [pc, #212]	; (800118c <Rx_Verita_engine+0x230>)
 80010b8:	78db      	ldrb	r3, [r3, #3]
 80010ba:	72bb      	strb	r3, [r7, #10]
		logu.U8[3] = logger[4];
 80010bc:	4b33      	ldr	r3, [pc, #204]	; (800118c <Rx_Verita_engine+0x230>)
 80010be:	791b      	ldrb	r3, [r3, #4]
 80010c0:	72fb      	strb	r3, [r7, #11]
#endif

		//// DATA phase, insert 32bit data into register box =================================
		if(logger[0] <= 0x20){
 80010c2:	4b32      	ldr	r3, [pc, #200]	; (800118c <Rx_Verita_engine+0x230>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b20      	cmp	r3, #32
 80010c8:	d808      	bhi.n	80010dc <Rx_Verita_engine+0x180>

			// place data into the request register
			regisk->U32[logger[0]] = logu.U32;
 80010ca:	4b30      	ldr	r3, [pc, #192]	; (800118c <Rx_Verita_engine+0x230>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]


			return VRT_OK;
 80010d8:	2391      	movs	r3, #145	; 0x91
 80010da:	e04c      	b.n	8001176 <Rx_Verita_engine+0x21a>
		} //// -------------------------------------------------------------------------------

		//// CMD phase, return recieved Command =========================================
		if(logger[0] >= 0x90){
 80010dc:	4b2b      	ldr	r3, [pc, #172]	; (800118c <Rx_Verita_engine+0x230>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b8f      	cmp	r3, #143	; 0x8f
 80010e2:	d946      	bls.n	8001172 <Rx_Verita_engine+0x216>
			switch(logger[0]){
 80010e4:	4b29      	ldr	r3, [pc, #164]	; (800118c <Rx_Verita_engine+0x230>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	3b91      	subs	r3, #145	; 0x91
 80010ea:	2b11      	cmp	r3, #17
 80010ec:	d826      	bhi.n	800113c <Rx_Verita_engine+0x1e0>
 80010ee:	a201      	add	r2, pc, #4	; (adr r2, 80010f4 <Rx_Verita_engine+0x198>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	08001141 	.word	0x08001141
 80010f8:	08001145 	.word	0x08001145
 80010fc:	08001149 	.word	0x08001149
 8001100:	0800114d 	.word	0x0800114d
 8001104:	0800113d 	.word	0x0800113d
 8001108:	0800113d 	.word	0x0800113d
 800110c:	0800113d 	.word	0x0800113d
 8001110:	0800113d 	.word	0x0800113d
 8001114:	0800113d 	.word	0x0800113d
 8001118:	0800113d 	.word	0x0800113d
 800111c:	0800113d 	.word	0x0800113d
 8001120:	0800113d 	.word	0x0800113d
 8001124:	0800113d 	.word	0x0800113d
 8001128:	0800113d 	.word	0x0800113d
 800112c:	0800113d 	.word	0x0800113d
 8001130:	08001151 	.word	0x08001151
 8001134:	08001167 	.word	0x08001167
 8001138:	0800115b 	.word	0x0800115b
				//// Status -------
				default:
				case 0x90:
					return VRT_ERROR;
 800113c:	2390      	movs	r3, #144	; 0x90
 800113e:	e01a      	b.n	8001176 <Rx_Verita_engine+0x21a>
				case 0x91:
					return VRT_OK;
 8001140:	2391      	movs	r3, #145	; 0x91
 8001142:	e018      	b.n	8001176 <Rx_Verita_engine+0x21a>
				case 0x92:
					return VRT_Busy;
 8001144:	2392      	movs	r3, #146	; 0x92
 8001146:	e016      	b.n	8001176 <Rx_Verita_engine+0x21a>
				case 0x93:
					return VRT_DataLoss;
 8001148:	2393      	movs	r3, #147	; 0x93
 800114a:	e014      	b.n	8001176 <Rx_Verita_engine+0x21a>
				case 0x94:
					return VRT_UnEnc;
 800114c:	2394      	movs	r3, #148	; 0x94
 800114e:	e012      	b.n	8001176 <Rx_Verita_engine+0x21a>

				//// Command -------------
				case VRC_Request:
					//// place Regis request & FlagRQ for Tx_RQ_Engine
					regisk->U32[VR_DataReq] = logu.U32;
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	601a      	str	r2, [r3, #0]
					return VRT_OK;
 8001156:	2391      	movs	r3, #145	; 0x91
 8001158:	e00d      	b.n	8001176 <Rx_Verita_engine+0x21a>
				case VRC_Next:

					regisk->Mark.Flag_next = 0xFF;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	22ff      	movs	r2, #255	; 0xff
 800115e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
					return VRC_Next;
 8001162:	23a2      	movs	r3, #162	; 0xa2
 8001164:	e007      	b.n	8001176 <Rx_Verita_engine+0x21a>
				case VRC_Flag_ger:
					regisk->Mark.Flag_ger = logu.U8[0];
 8001166:	7a3a      	ldrb	r2, [r7, #8]
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
					return VRT_OK;
 800116e:	2391      	movs	r3, #145	; 0x91
 8001170:	e001      	b.n	8001176 <Rx_Verita_engine+0x21a>
			}
		}

		//// -------------------------------------------------------------------------------

		break; // decode
 8001172:	bf00      	nop
	} // end switch


	return VRT_ERROR;
 8001174:	2390      	movs	r3, #144	; 0x90
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bc90      	pop	{r4, r7}
 800117e:	4770      	bx	lr
 8001180:	20000370 	.word	0x20000370
 8001184:	20000371 	.word	0x20000371
 8001188:	38e38e39 	.word	0x38e38e39
 800118c:	20000374 	.word	0x20000374

08001190 <Tx_Rq_Verita_engine>:


	return VRT_ERROR;
}

VRTPTC_StatusTypedef Tx_Rq_Verita_engine(UART_HandleTypeDef *huart, Verita_Register_Bank *vrg_intn){
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	/* @brief Send data back when request is flagged , recommend for client's use
	 * @param vrg_intn - Bank which collect request register & Flag // internal regis
	 * @param regist - databank array collect data to send
	 * */

	if(vrg_intn->Mark.flag_dataREQ){ // if flag is up
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	885b      	ldrh	r3, [r3, #2]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d011      	beq.n	80011c6 <Tx_Rq_Verita_engine+0x36>

		uint8_t regis_RQ = (uint8_t)vrg_intn->Mark.DataReq;
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	73fb      	strb	r3, [r7, #15]
		//uint32_t data_reg = vrg_intn->U32[regis_RQ];

		//// send data
		Tx_UART_Verita_Packet_u32(huart, regis_RQ, vrg_intn->U32[regis_RQ]);
 80011a8:	7bfa      	ldrb	r2, [r7, #15]
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011b0:	7bfb      	ldrb	r3, [r7, #15]
 80011b2:	4619      	mov	r1, r3
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 f86a 	bl	800128e <Tx_UART_Verita_Packet_u32>
		//// erase flag
		//vrg_intn->U32[VR_DataReq] = 0x00;
		vrg_intn->Mark.DataReq = 0x00;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	2200      	movs	r2, #0
 80011be:	801a      	strh	r2, [r3, #0]
		vrg_intn->Mark.flag_dataREQ = 0x00;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	2200      	movs	r2, #0
 80011c4:	805a      	strh	r2, [r3, #2]
	}

	return VRT_OK;
 80011c6:	2391      	movs	r3, #145	; 0x91
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <Tx_UART_Verita_Packet_u8>:
//	} // end switch
//	return VRT_ERROR;
//}


void Tx_UART_Verita_Packet_u8(UART_HandleTypeDef *huart, uint8_t regis,uint8_t *pdata, uint8_t size){
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b08b      	sub	sp, #44	; 0x2c
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	461a      	mov	r2, r3
 80011dc:	460b      	mov	r3, r1
 80011de:	72fb      	strb	r3, [r7, #11]
 80011e0:	4613      	mov	r3, r2
 80011e2:	72bb      	strb	r3, [r7, #10]
	 * @param pdata - Pointer to data buffer (u8 or u16 data elements).
	 * @param size  - Amount of data elements (u8 or u16) to be received.
	 *
	 * */

	uint8_t posit = 4; // start new position
 80011e4:	2304      	movs	r3, #4
 80011e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t pack[16] = {0x56, 0x52, 0x54, regis};
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	2356      	movs	r3, #86	; 0x56
 80011fa:	753b      	strb	r3, [r7, #20]
 80011fc:	2352      	movs	r3, #82	; 0x52
 80011fe:	757b      	strb	r3, [r7, #21]
 8001200:	2354      	movs	r3, #84	; 0x54
 8001202:	75bb      	strb	r3, [r7, #22]
 8001204:	7afb      	ldrb	r3, [r7, #11]
 8001206:	75fb      	strb	r3, [r7, #23]
	uint8_t chksum = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	//// add data to packet
	for(register int j = 4; j < 4 + size ;j++){
 800120e:	2404      	movs	r4, #4
 8001210:	e00f      	b.n	8001232 <Tx_UART_Verita_Packet_u8+0x62>
			pack[j] = pdata[j-4];
 8001212:	4623      	mov	r3, r4
 8001214:	3b04      	subs	r3, #4
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	4413      	add	r3, r2
 800121a:	781a      	ldrb	r2, [r3, #0]
 800121c:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8001220:	443b      	add	r3, r7
 8001222:	f803 2c14 	strb.w	r2, [r3, #-20]
			posit++;
 8001226:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800122a:	3301      	adds	r3, #1
 800122c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for(register int j = 4; j < 4 + size ;j++){
 8001230:	3401      	adds	r4, #1
 8001232:	7abb      	ldrb	r3, [r7, #10]
 8001234:	3303      	adds	r3, #3
 8001236:	429c      	cmp	r4, r3
 8001238:	ddeb      	ble.n	8001212 <Tx_UART_Verita_Packet_u8+0x42>
		}
	//// Checksum generate , +4 means +3 start pack & +1 regis
	for(register int j = 3; j < size + 4;j++){
 800123a:	2403      	movs	r4, #3
 800123c:	e00a      	b.n	8001254 <Tx_UART_Verita_Packet_u8+0x84>
		chksum += pack[j];
 800123e:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8001242:	443b      	add	r3, r7
 8001244:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8001248:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800124c:	4413      	add	r3, r2
 800124e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	for(register int j = 3; j < size + 4;j++){
 8001252:	3401      	adds	r4, #1
 8001254:	7abb      	ldrb	r3, [r7, #10]
 8001256:	3303      	adds	r3, #3
 8001258:	429c      	cmp	r4, r3
 800125a:	ddf0      	ble.n	800123e <Tx_UART_Verita_Packet_u8+0x6e>
	}
	pack[posit] = ~chksum;
 800125c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001260:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001264:	43d2      	mvns	r2, r2
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	3328      	adds	r3, #40	; 0x28
 800126a:	443b      	add	r3, r7
 800126c:	f803 2c14 	strb.w	r2, [r3, #-20]


	HAL_UART_Transmit(huart, (uint8_t*)pack, posit+1, 40);
 8001270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001274:	b29b      	uxth	r3, r3
 8001276:	3301      	adds	r3, #1
 8001278:	b29a      	uxth	r2, r3
 800127a:	f107 0114 	add.w	r1, r7, #20
 800127e:	2328      	movs	r3, #40	; 0x28
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f004 f82c 	bl	80052de <HAL_UART_Transmit>
}
 8001286:	bf00      	nop
 8001288:	372c      	adds	r7, #44	; 0x2c
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}

0800128e <Tx_UART_Verita_Packet_u32>:

void Tx_UART_Verita_Packet_u32(UART_HandleTypeDef *huart, uint8_t regis,uint32_t pdata){
 800128e:	b590      	push	{r4, r7, lr}
 8001290:	b08b      	sub	sp, #44	; 0x2c
 8001292:	af00      	add	r7, sp, #0
 8001294:	60f8      	str	r0, [r7, #12]
 8001296:	460b      	mov	r3, r1
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	72fb      	strb	r3, [r7, #11]
	 * @param size  - Amount of data elements (u8 or u16) to be received.
	 *
	 * */

	//// Verita Header ////
	uint8_t pack[16] = {0x56, 0x52, 0x54, regis};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	2356      	movs	r3, #86	; 0x56
 80012ac:	753b      	strb	r3, [r7, #20]
 80012ae:	2352      	movs	r3, #82	; 0x52
 80012b0:	757b      	strb	r3, [r7, #21]
 80012b2:	2354      	movs	r3, #84	; 0x54
 80012b4:	75bb      	strb	r3, [r7, #22]
 80012b6:	7afb      	ldrb	r3, [r7, #11]
 80012b8:	75fb      	strb	r3, [r7, #23]

	uint8_t posit = 4; // start new position
 80012ba:	2304      	movs	r3, #4
 80012bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t chksum = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		uint8_t  U8[4];
		uint32_t U32;
	}logu;

	//// add data to packet
	logu.U32 = pdata;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	613b      	str	r3, [r7, #16]
	for(register int j = 4; j < 8; j++){
 80012ca:	2404      	movs	r4, #4
 80012cc:	e00f      	b.n	80012ee <Tx_UART_Verita_Packet_u32+0x60>
			pack[j] = logu.U8[j-4];
 80012ce:	1f23      	subs	r3, r4, #4
 80012d0:	3328      	adds	r3, #40	; 0x28
 80012d2:	443b      	add	r3, r7
 80012d4:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80012d8:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80012dc:	443b      	add	r3, r7
 80012de:	f803 2c14 	strb.w	r2, [r3, #-20]
			posit++;
 80012e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012e6:	3301      	adds	r3, #1
 80012e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for(register int j = 4; j < 8; j++){
 80012ec:	3401      	adds	r4, #1
 80012ee:	2c07      	cmp	r4, #7
 80012f0:	dded      	ble.n	80012ce <Tx_UART_Verita_Packet_u32+0x40>
		}
	//// Checksum generate , +4 means +3 start pack & +1 regis
	for(register int j = 3; j < 8; j++){
 80012f2:	2403      	movs	r4, #3
 80012f4:	e00a      	b.n	800130c <Tx_UART_Verita_Packet_u32+0x7e>
		chksum += pack[j];
 80012f6:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80012fa:	443b      	add	r3, r7
 80012fc:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8001300:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001304:	4413      	add	r3, r2
 8001306:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	for(register int j = 3; j < 8; j++){
 800130a:	3401      	adds	r4, #1
 800130c:	2c07      	cmp	r4, #7
 800130e:	ddf2      	ble.n	80012f6 <Tx_UART_Verita_Packet_u32+0x68>
	}
	pack[posit] = ~chksum;
 8001310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001314:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001318:	43d2      	mvns	r2, r2
 800131a:	b2d2      	uxtb	r2, r2
 800131c:	3328      	adds	r3, #40	; 0x28
 800131e:	443b      	add	r3, r7
 8001320:	f803 2c14 	strb.w	r2, [r3, #-20]


	HAL_UART_Transmit(huart, (uint8_t*)pack, posit+1, 50);
 8001324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001328:	b29b      	uxth	r3, r3
 800132a:	3301      	adds	r3, #1
 800132c:	b29a      	uxth	r2, r3
 800132e:	f107 0114 	add.w	r1, r7, #20
 8001332:	2332      	movs	r3, #50	; 0x32
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	f003 ffd2 	bl	80052de <HAL_UART_Transmit>
}
 800133a:	bf00      	nop
 800133c:	372c      	adds	r7, #44	; 0x2c
 800133e:	46bd      	mov	sp, r7
 8001340:	bd90      	pop	{r4, r7, pc}

08001342 <Tx_UART_Verita_Command>:

void Tx_UART_Verita_Command(UART_HandleTypeDef *huart, VRTPTC_CMDef cmd, uint8_t regis){
 8001342:	b590      	push	{r4, r7, lr}
 8001344:	b089      	sub	sp, #36	; 0x24
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	460b      	mov	r3, r1
 800134c:	70fb      	strb	r3, [r7, #3]
 800134e:	4613      	mov	r3, r2
 8001350:	70bb      	strb	r3, [r7, #2]
	 * 				  [VRC_Request] destination register need to request
	 * */

	//// Verita Header ////
	//// Send data request & Flag
	uint8_t pack[16] = {0x56, 0x52, 0x54, cmd, regis, 0x00, 0xFF, 0xAA};
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	2356      	movs	r3, #86	; 0x56
 8001362:	733b      	strb	r3, [r7, #12]
 8001364:	2352      	movs	r3, #82	; 0x52
 8001366:	737b      	strb	r3, [r7, #13]
 8001368:	2354      	movs	r3, #84	; 0x54
 800136a:	73bb      	strb	r3, [r7, #14]
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	73fb      	strb	r3, [r7, #15]
 8001370:	78bb      	ldrb	r3, [r7, #2]
 8001372:	743b      	strb	r3, [r7, #16]
 8001374:	23ff      	movs	r3, #255	; 0xff
 8001376:	74bb      	strb	r3, [r7, #18]
 8001378:	23aa      	movs	r3, #170	; 0xaa
 800137a:	74fb      	strb	r3, [r7, #19]

	//uint8_t posit = 4; // start new position
	uint8_t chksum = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	77fb      	strb	r3, [r7, #31]

	//if(cmd == VRC_Request){}

	//// Checksum generate , +4 means +3 start pack & +1 regis
	for(register int j = 3; j < 8; j++){
 8001380:	2403      	movs	r4, #3
 8001382:	e008      	b.n	8001396 <Tx_UART_Verita_Command+0x54>
		chksum += pack[j];
 8001384:	f104 0320 	add.w	r3, r4, #32
 8001388:	443b      	add	r3, r7
 800138a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800138e:	7ffb      	ldrb	r3, [r7, #31]
 8001390:	4413      	add	r3, r2
 8001392:	77fb      	strb	r3, [r7, #31]
	for(register int j = 3; j < 8; j++){
 8001394:	3401      	adds	r4, #1
 8001396:	2c07      	cmp	r4, #7
 8001398:	ddf4      	ble.n	8001384 <Tx_UART_Verita_Command+0x42>
	}
	pack[8] = ~chksum;
 800139a:	7ffb      	ldrb	r3, [r7, #31]
 800139c:	43db      	mvns	r3, r3
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	753b      	strb	r3, [r7, #20]

	HAL_UART_Transmit(huart, (uint8_t*)pack, 9, 30);
 80013a2:	f107 010c 	add.w	r1, r7, #12
 80013a6:	231e      	movs	r3, #30
 80013a8:	2209      	movs	r2, #9
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f003 ff97 	bl	80052de <HAL_UART_Transmit>
}
 80013b0:	bf00      	nop
 80013b2:	3724      	adds	r7, #36	; 0x24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd90      	pop	{r4, r7, pc}

080013b8 <gpio_selftest_input_pupdr_1>:
//// lists All port - pin to inspect first // avoid special pin like osilators / UART
//// GPIO_PIN_x is in bit position format (0 2 4 8 16 ...) which loss if stored in that form and log2() to calculate back
//uint16_t List_GPIOC[] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13};


uint32_t gpio_selftest_input_pupdr_1(GPIO_TypeDef* GPIOx,uint16_t *Lista_GPIOx){
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b087      	sub	sp, #28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]

	uint32_t result = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]

	uint32_t temp_mode = GPIOx->MODER;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	617b      	str	r3, [r7, #20]
	uint32_t temp_pupdr = GPIOx->PUPDR;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	613b      	str	r3, [r7, #16]

	//uint16_t sizearr = sizeof(Lista_GPIOx); // / sizeof(List_GPIOC[0])
	//// use instead of sizeof which return array length input into function as 4
	uint16_t sizearr = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	81fb      	strh	r3, [r7, #14]
	for(register int i = 0; i <= 17 ;i++){
 80013d6:	2400      	movs	r4, #0
 80013d8:	e00a      	b.n	80013f0 <gpio_selftest_input_pupdr_1+0x38>
		if(Lista_GPIOx[i] == 20){
 80013da:	4623      	mov	r3, r4
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	683a      	ldr	r2, [r7, #0]
 80013e0:	4413      	add	r3, r2
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	2b14      	cmp	r3, #20
 80013e6:	d006      	beq.n	80013f6 <gpio_selftest_input_pupdr_1+0x3e>
			break;
		}else{
			sizearr++;
 80013e8:	89fb      	ldrh	r3, [r7, #14]
 80013ea:	3301      	adds	r3, #1
 80013ec:	81fb      	strh	r3, [r7, #14]
	for(register int i = 0; i <= 17 ;i++){
 80013ee:	3401      	adds	r4, #1
 80013f0:	2c11      	cmp	r4, #17
 80013f2:	ddf2      	ble.n	80013da <gpio_selftest_input_pupdr_1+0x22>
 80013f4:	e000      	b.n	80013f8 <gpio_selftest_input_pupdr_1+0x40>
			break;
 80013f6:	bf00      	nop
		}
	}


	//// ------------------ Input PULLUP ------------------------------
	for(register int i = 0;i < sizearr; i++){
 80013f8:	2400      	movs	r4, #0
 80013fa:	e00e      	b.n	800141a <gpio_selftest_input_pupdr_1+0x62>
		temp_mode &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 80013fc:	4623      	mov	r3, r4
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	4413      	add	r3, r2
 8001404:	881b      	ldrh	r3, [r3, #0]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	2203      	movs	r2, #3
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	461a      	mov	r2, r3
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	4013      	ands	r3, r2
 8001416:	617b      	str	r3, [r7, #20]
	for(register int i = 0;i < sizearr; i++){
 8001418:	3401      	adds	r4, #1
 800141a:	89fb      	ldrh	r3, [r7, #14]
 800141c:	429c      	cmp	r4, r3
 800141e:	dbed      	blt.n	80013fc <gpio_selftest_input_pupdr_1+0x44>
		temp_mode |= ( GPIO_MODE_INPUT << (Lista_GPIOx[i] * 2U));
	}
	GPIOx->MODER = temp_mode;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	697a      	ldr	r2, [r7, #20]
 8001424:	601a      	str	r2, [r3, #0]


	for(register int i = 0;i < sizearr; i++){
 8001426:	2400      	movs	r4, #0
 8001428:	e01a      	b.n	8001460 <gpio_selftest_input_pupdr_1+0xa8>
		temp_pupdr &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 800142a:	4623      	mov	r3, r4
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	4413      	add	r3, r2
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	2203      	movs	r2, #3
 8001438:	fa02 f303 	lsl.w	r3, r2, r3
 800143c:	43db      	mvns	r3, r3
 800143e:	461a      	mov	r2, r3
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	4013      	ands	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
		temp_pupdr |= ( GPIO_PULLUP << (Lista_GPIOx[i] * 2U));
 8001446:	4623      	mov	r3, r4
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	4413      	add	r3, r2
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	2201      	movs	r2, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
	for(register int i = 0;i < sizearr; i++){
 800145e:	3401      	adds	r4, #1
 8001460:	89fb      	ldrh	r3, [r7, #14]
 8001462:	429c      	cmp	r4, r3
 8001464:	dbe1      	blt.n	800142a <gpio_selftest_input_pupdr_1+0x72>
	}
	GPIOx->PUPDR = temp_pupdr;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	60da      	str	r2, [r3, #12]
	HAL_Delay(1);
 800146c:	2001      	movs	r0, #1
 800146e:	f001 faa3 	bl	80029b8 <HAL_Delay>
	result |= (GPIOx->IDR) << 16;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	041b      	lsls	r3, r3, #16
 8001478:	68ba      	ldr	r2, [r7, #8]
 800147a:	4313      	orrs	r3, r2
 800147c:	60bb      	str	r3, [r7, #8]

	//// ------------------ Input PULLDOWN ------------------------------
	for(register int i = 0;i < sizearr; i++){
 800147e:	2400      	movs	r4, #0
 8001480:	e01a      	b.n	80014b8 <gpio_selftest_input_pupdr_1+0x100>
		temp_pupdr &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 8001482:	4623      	mov	r3, r4
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	4413      	add	r3, r2
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	2203      	movs	r2, #3
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	461a      	mov	r2, r3
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
		temp_pupdr |= ( GPIO_PULLDOWN << (Lista_GPIOx[i] * 2U));
 800149e:	4623      	mov	r3, r4
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	4413      	add	r3, r2
 80014a6:	881b      	ldrh	r3, [r3, #0]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	2202      	movs	r2, #2
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
	for(register int i = 0;i < sizearr; i++){
 80014b6:	3401      	adds	r4, #1
 80014b8:	89fb      	ldrh	r3, [r7, #14]
 80014ba:	429c      	cmp	r4, r3
 80014bc:	dbe1      	blt.n	8001482 <gpio_selftest_input_pupdr_1+0xca>
	}
	GPIOx->PUPDR = temp_pupdr;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	60da      	str	r2, [r3, #12]
	HAL_Delay(5);
 80014c4:	2005      	movs	r0, #5
 80014c6:	f001 fa77 	bl	80029b8 <HAL_Delay>
	result |= GPIOx->IDR;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	691b      	ldr	r3, [r3, #16]
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	60bb      	str	r3, [r7, #8]

	return result;
 80014d4:	68bb      	ldr	r3, [r7, #8]

	}
 80014d6:	4618      	mov	r0, r3
 80014d8:	371c      	adds	r7, #28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd90      	pop	{r4, r7, pc}

080014de <gpio_selftest_output_pp_1>:

//// output pushpull
uint32_t gpio_selftest_output_pp_1(GPIO_TypeDef* GPIOx,uint16_t *Lista_GPIOx){
 80014de:	b590      	push	{r4, r7, lr}
 80014e0:	b087      	sub	sp, #28
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	6039      	str	r1, [r7, #0]
	uint32_t temp_mode = GPIOx->MODER;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	617b      	str	r3, [r7, #20]
	uint32_t temp_bsrr = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
	uint32_t result = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]

	uint16_t sizearr = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	81fb      	strh	r3, [r7, #14]
	//// use instead of sizeof
	for(register int i = 0; i <= 17 ;i++){
 80014fa:	2400      	movs	r4, #0
 80014fc:	e00a      	b.n	8001514 <gpio_selftest_output_pp_1+0x36>
		if(Lista_GPIOx[i] == 20){
 80014fe:	4623      	mov	r3, r4
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	4413      	add	r3, r2
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	2b14      	cmp	r3, #20
 800150a:	d006      	beq.n	800151a <gpio_selftest_output_pp_1+0x3c>
			break;
		}else{
			sizearr++;
 800150c:	89fb      	ldrh	r3, [r7, #14]
 800150e:	3301      	adds	r3, #1
 8001510:	81fb      	strh	r3, [r7, #14]
	for(register int i = 0; i <= 17 ;i++){
 8001512:	3401      	adds	r4, #1
 8001514:	2c11      	cmp	r4, #17
 8001516:	ddf2      	ble.n	80014fe <gpio_selftest_output_pp_1+0x20>
 8001518:	e000      	b.n	800151c <gpio_selftest_output_pp_1+0x3e>
			break;
 800151a:	bf00      	nop
		}
	}

	///// -------------- Set Output Pushpull ---------------------
	for(register int i = 0;i < sizearr; i++){
 800151c:	2400      	movs	r4, #0
 800151e:	e01a      	b.n	8001556 <gpio_selftest_output_pp_1+0x78>
			temp_mode &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 8001520:	4623      	mov	r3, r4
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	4413      	add	r3, r2
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	2203      	movs	r2, #3
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43db      	mvns	r3, r3
 8001534:	461a      	mov	r2, r3
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	4013      	ands	r3, r2
 800153a:	617b      	str	r3, [r7, #20]
			temp_mode |= ( GPIO_MODE_OUTPUT_PP << (Lista_GPIOx[i] * 2U));
 800153c:	4623      	mov	r3, r4
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	4413      	add	r3, r2
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	2201      	movs	r2, #1
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	4313      	orrs	r3, r2
 8001552:	617b      	str	r3, [r7, #20]
	for(register int i = 0;i < sizearr; i++){
 8001554:	3401      	adds	r4, #1
 8001556:	89fb      	ldrh	r3, [r7, #14]
 8001558:	429c      	cmp	r4, r3
 800155a:	dbe1      	blt.n	8001520 <gpio_selftest_output_pp_1+0x42>
		}
	GPIOx->MODER = temp_mode;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	697a      	ldr	r2, [r7, #20]
 8001560:	601a      	str	r2, [r3, #0]

	//// write SET to BSRR
	for(register int i = 0;i < sizearr; i++){
 8001562:	2400      	movs	r4, #0
 8001564:	e019      	b.n	800159a <gpio_selftest_output_pp_1+0xbc>
			temp_bsrr &= ~( 0b1 << Lista_GPIOx[i]); // clear only register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 8001566:	4623      	mov	r3, r4
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	4413      	add	r3, r2
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	2301      	movs	r3, #1
 8001574:	4093      	lsls	r3, r2
 8001576:	43db      	mvns	r3, r3
 8001578:	461a      	mov	r2, r3
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
			temp_bsrr |= ( GPIO_PIN_SET << Lista_GPIOx[i]);
 8001580:	4623      	mov	r3, r4
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	4413      	add	r3, r2
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	461a      	mov	r2, r3
 800158c:	2301      	movs	r3, #1
 800158e:	4093      	lsls	r3, r2
 8001590:	461a      	mov	r2, r3
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
	for(register int i = 0;i < sizearr; i++){
 8001598:	3401      	adds	r4, #1
 800159a:	89fb      	ldrh	r3, [r7, #14]
 800159c:	429c      	cmp	r4, r3
 800159e:	dbe2      	blt.n	8001566 <gpio_selftest_output_pp_1+0x88>
		}
	GPIOx->BSRR = temp_bsrr; // insert 1 into SET position
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	619a      	str	r2, [r3, #24]

	//// Read Back #1 get set
	HAL_Delay(1);
 80015a6:	2001      	movs	r0, #1
 80015a8:	f001 fa06 	bl	80029b8 <HAL_Delay>
	result |= (GPIOx->IDR) << 16;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	041b      	lsls	r3, r3, #16
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	60bb      	str	r3, [r7, #8]
	HAL_Delay(1);
 80015b8:	2001      	movs	r0, #1
 80015ba:	f001 f9fd 	bl	80029b8 <HAL_Delay>

	//// write RESET to BSRR
	GPIOx->BSRR = temp_bsrr << 16; // insert 1 into RESET position << 16
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	041a      	lsls	r2, r3, #16
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	619a      	str	r2, [r3, #24]
	//// Read Back #2 get Reset
	HAL_Delay(1);
 80015c6:	2001      	movs	r0, #1
 80015c8:	f001 f9f6 	bl	80029b8 <HAL_Delay>
	result |= GPIOx->IDR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	68ba      	ldr	r2, [r7, #8]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	60bb      	str	r3, [r7, #8]

	return result;
 80015d6:	68bb      	ldr	r3, [r7, #8]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	371c      	adds	r7, #28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd90      	pop	{r4, r7, pc}

080015e0 <gpio_selftest_output_od_1>:

//// output opendrain
/* Open drain mode: A 0 in the Output register activates the N-MOS whereas a 1
 * in the Output register leaves the port in Hi-Z (the P-MOS is never activated)
 * */
uint32_t gpio_selftest_output_od_1(GPIO_TypeDef* GPIOx,uint16_t *Lista_GPIOx){
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b089      	sub	sp, #36	; 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
	uint32_t temp_mode = GPIOx->MODER;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	61fb      	str	r3, [r7, #28]
	uint32_t temp_bsrr = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61bb      	str	r3, [r7, #24]
	uint32_t temp_pupdr = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
	uint32_t result = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60fb      	str	r3, [r7, #12]

	uint16_t sizearr = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	827b      	strh	r3, [r7, #18]
	//// use instead of sizeof
	for(register int i = 0; i <= 17 ;i++){
 8001600:	2400      	movs	r4, #0
 8001602:	e00a      	b.n	800161a <gpio_selftest_output_od_1+0x3a>
		if(Lista_GPIOx[i] == 20){
 8001604:	4623      	mov	r3, r4
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	683a      	ldr	r2, [r7, #0]
 800160a:	4413      	add	r3, r2
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	2b14      	cmp	r3, #20
 8001610:	d006      	beq.n	8001620 <gpio_selftest_output_od_1+0x40>
			break;
		}else{
			sizearr++;
 8001612:	8a7b      	ldrh	r3, [r7, #18]
 8001614:	3301      	adds	r3, #1
 8001616:	827b      	strh	r3, [r7, #18]
	for(register int i = 0; i <= 17 ;i++){
 8001618:	3401      	adds	r4, #1
 800161a:	2c11      	cmp	r4, #17
 800161c:	ddf2      	ble.n	8001604 <gpio_selftest_output_od_1+0x24>
 800161e:	e000      	b.n	8001622 <gpio_selftest_output_od_1+0x42>
			break;
 8001620:	bf00      	nop
		}
	}

	///// -------------- Set Output  opendrain ---------------------
	for(register int i = 0;i < sizearr; i++){
 8001622:	2400      	movs	r4, #0
 8001624:	e01a      	b.n	800165c <gpio_selftest_output_od_1+0x7c>
			temp_mode &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 8001626:	4623      	mov	r3, r4
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	4413      	add	r3, r2
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	2203      	movs	r2, #3
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	461a      	mov	r2, r3
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	4013      	ands	r3, r2
 8001640:	61fb      	str	r3, [r7, #28]
			temp_mode |= ( GPIO_MODE_OUTPUT_OD << (Lista_GPIOx[i] * 2U));
 8001642:	4623      	mov	r3, r4
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	4413      	add	r3, r2
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	2211      	movs	r2, #17
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	69fa      	ldr	r2, [r7, #28]
 8001656:	4313      	orrs	r3, r2
 8001658:	61fb      	str	r3, [r7, #28]
	for(register int i = 0;i < sizearr; i++){
 800165a:	3401      	adds	r4, #1
 800165c:	8a7b      	ldrh	r3, [r7, #18]
 800165e:	429c      	cmp	r4, r3
 8001660:	dbe1      	blt.n	8001626 <gpio_selftest_output_od_1+0x46>
		}
	GPIOx->MODER = temp_mode;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	69fa      	ldr	r2, [r7, #28]
 8001666:	601a      	str	r2, [r3, #0]

	//// Set Pullup for Hi-Z State read
	for(register int i = 0;i < sizearr; i++){
 8001668:	2400      	movs	r4, #0
 800166a:	e01a      	b.n	80016a2 <gpio_selftest_output_od_1+0xc2>
		temp_pupdr &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 800166c:	4623      	mov	r3, r4
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	4413      	add	r3, r2
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	2203      	movs	r2, #3
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	461a      	mov	r2, r3
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	4013      	ands	r3, r2
 8001686:	617b      	str	r3, [r7, #20]
		temp_pupdr |= ( GPIO_PULLUP << (Lista_GPIOx[i] * 2U));
 8001688:	4623      	mov	r3, r4
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	4413      	add	r3, r2
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	2201      	movs	r2, #1
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	4313      	orrs	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
	for(register int i = 0;i < sizearr; i++){
 80016a0:	3401      	adds	r4, #1
 80016a2:	8a7b      	ldrh	r3, [r7, #18]
 80016a4:	429c      	cmp	r4, r3
 80016a6:	dbe1      	blt.n	800166c <gpio_selftest_output_od_1+0x8c>
	}
	GPIOx->PUPDR = temp_pupdr;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	60da      	str	r2, [r3, #12]

	//// write SET to BSRR
	for(register int i = 0;i < sizearr; i++){
 80016ae:	2400      	movs	r4, #0
 80016b0:	e019      	b.n	80016e6 <gpio_selftest_output_od_1+0x106>
			temp_bsrr &= ~( 0b1 << Lista_GPIOx[i]); // clear only register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 80016b2:	4623      	mov	r3, r4
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	2301      	movs	r3, #1
 80016c0:	4093      	lsls	r3, r2
 80016c2:	43db      	mvns	r3, r3
 80016c4:	461a      	mov	r2, r3
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	4013      	ands	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
			temp_bsrr |= ( GPIO_PIN_SET << Lista_GPIOx[i]);
 80016cc:	4623      	mov	r3, r4
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	4413      	add	r3, r2
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	2301      	movs	r3, #1
 80016da:	4093      	lsls	r3, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
	for(register int i = 0;i < sizearr; i++){
 80016e4:	3401      	adds	r4, #1
 80016e6:	8a7b      	ldrh	r3, [r7, #18]
 80016e8:	429c      	cmp	r4, r3
 80016ea:	dbe2      	blt.n	80016b2 <gpio_selftest_output_od_1+0xd2>
		}
	GPIOx->BSRR = temp_bsrr; // insert 1 into SET position
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	619a      	str	r2, [r3, #24]

	//// Read Back #1 get set
	HAL_Delay(1);
 80016f2:	2001      	movs	r0, #1
 80016f4:	f001 f960 	bl	80029b8 <HAL_Delay>
	result |= (GPIOx->IDR) << 16;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	041b      	lsls	r3, r3, #16
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4313      	orrs	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]
	HAL_Delay(1);
 8001704:	2001      	movs	r0, #1
 8001706:	f001 f957 	bl	80029b8 <HAL_Delay>

	//// write RESET to BSRR
	GPIOx->BSRR = temp_bsrr << 16; // insert 1 into RESET position << 16
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	041a      	lsls	r2, r3, #16
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	619a      	str	r2, [r3, #24]
	//// Read Back #2 get Reset
	HAL_Delay(1);
 8001712:	2001      	movs	r0, #1
 8001714:	f001 f950 	bl	80029b8 <HAL_Delay>
	result |= GPIOx->IDR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	691b      	ldr	r3, [r3, #16]
 800171c:	68fa      	ldr	r2, [r7, #12]
 800171e:	4313      	orrs	r3, r2
 8001720:	60fb      	str	r3, [r7, #12]

	return result;
 8001722:	68fb      	ldr	r3, [r7, #12]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3724      	adds	r7, #36	; 0x24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd90      	pop	{r4, r7, pc}

0800172c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800172c:	b5b0      	push	{r4, r5, r7, lr}
 800172e:	b092      	sub	sp, #72	; 0x48
 8001730:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001732:	f001 f8cf 	bl	80028d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001736:	f000 fa9d 	bl	8001c74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800173a:	f000 fc43 	bl	8001fc4 <MX_GPIO_Init>
  MX_DMA_Init();
 800173e:	f000 fc21 	bl	8001f84 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001742:	f000 fbcb 	bl	8001edc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001746:	f000 fafd 	bl	8001d44 <MX_ADC1_Init>
  MX_TIM3_Init();
 800174a:	f000 fb4f 	bl	8001dec <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800174e:	f000 fbef 	bl	8001f30 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  CPUTemprdINIT();
 8001752:	f000 fcbd 	bl	80020d0 <CPUTemprdINIT>

  char temp[]="----------------- F411_Verita_Client --------------------\r\n";
 8001756:	4baf      	ldr	r3, [pc, #700]	; (8001a14 <main+0x2e8>)
 8001758:	1d3c      	adds	r4, r7, #4
 800175a:	461d      	mov	r5, r3
 800175c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800175e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001768:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800176c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),10);
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	4618      	mov	r0, r3
 8001774:	f7fe fd34 	bl	80001e0 <strlen>
 8001778:	4603      	mov	r3, r0
 800177a:	b29a      	uxth	r2, r3
 800177c:	1d39      	adds	r1, r7, #4
 800177e:	230a      	movs	r3, #10
 8001780:	48a5      	ldr	r0, [pc, #660]	; (8001a18 <main+0x2ec>)
 8001782:	f003 fdac 	bl	80052de <HAL_UART_Transmit>

  ////  ------------- UART Recieve --------------------------
  HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], RxbufferSize_VRT);
 8001786:	2224      	movs	r2, #36	; 0x24
 8001788:	49a4      	ldr	r1, [pc, #656]	; (8001a1c <main+0x2f0>)
 800178a:	48a5      	ldr	r0, [pc, #660]	; (8001a20 <main+0x2f4>)
 800178c:	f003 fe39 	bl	8005402 <HAL_UART_Receive_DMA>

  VR_Cli.Mark.FirmwareVer = FIRMWARE_VER;
 8001790:	4ba4      	ldr	r3, [pc, #656]	; (8001a24 <main+0x2f8>)
 8001792:	4aa5      	ldr	r2, [pc, #660]	; (8001a28 <main+0x2fc>)
 8001794:	649a      	str	r2, [r3, #72]	; 0x48
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //
	  Rx_Verita_engine(RxBufferMtCl, &VR_Cli);
 8001796:	49a3      	ldr	r1, [pc, #652]	; (8001a24 <main+0x2f8>)
 8001798:	48a0      	ldr	r0, [pc, #640]	; (8001a1c <main+0x2f0>)
 800179a:	f7ff fbdf 	bl	8000f5c <Rx_Verita_engine>
	  Tx_Rq_Verita_engine(&huart6, &VR_Cli);
 800179e:	49a1      	ldr	r1, [pc, #644]	; (8001a24 <main+0x2f8>)
 80017a0:	489f      	ldr	r0, [pc, #636]	; (8001a20 <main+0x2f4>)
 80017a2:	f7ff fcf5 	bl	8001190 <Tx_Rq_Verita_engine>

	  if(HAL_GetTick() >= timestamp_one){
 80017a6:	f001 f8fb 	bl	80029a0 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	4b9f      	ldr	r3, [pc, #636]	; (8001a2c <main+0x300>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	f0c0 80d2 	bcc.w	800195a <main+0x22e>
		  timestamp_one += 1000;
 80017b6:	4b9d      	ldr	r3, [pc, #628]	; (8001a2c <main+0x300>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80017be:	4a9b      	ldr	r2, [pc, #620]	; (8001a2c <main+0x300>)
 80017c0:	6013      	str	r3, [r2, #0]

		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017c2:	2120      	movs	r1, #32
 80017c4:	489a      	ldr	r0, [pc, #616]	; (8001a30 <main+0x304>)
 80017c6:	f002 fb2c 	bl	8003e22 <HAL_GPIO_TogglePin>

		  cputmpraw = CPUTempread();
 80017ca:	f000 fc95 	bl	80020f8 <CPUTempread>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b98      	ldr	r3, [pc, #608]	; (8001a34 <main+0x308>)
 80017d4:	801a      	strh	r2, [r3, #0]
		  VR_Cli.Mark.cputemp = CPUTempread();
 80017d6:	f000 fc8f 	bl	80020f8 <CPUTempread>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	4b91      	ldr	r3, [pc, #580]	; (8001a24 <main+0x2f8>)
 80017e0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

		  cputempCC = TempEquat(ADCTVolta(cputmpraw));
 80017e4:	4b93      	ldr	r3, [pc, #588]	; (8001a34 <main+0x308>)
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 fca9 	bl	8002140 <ADCTVolta>
 80017ee:	eef0 7a40 	vmov.f32	s15, s0
 80017f2:	eeb0 0a67 	vmov.f32	s0, s15
 80017f6:	f000 fcd3 	bl	80021a0 <TempEquat>
 80017fa:	eef0 7a40 	vmov.f32	s15, s0
 80017fe:	4b8e      	ldr	r3, [pc, #568]	; (8001a38 <main+0x30c>)
 8001800:	edc3 7a00 	vstr	s15, [r3]

		  sprintf(uartTXBf, "\r\n - - - - - - - - - - - - - - - - - - - - - - - - -\r\n");
 8001804:	498d      	ldr	r1, [pc, #564]	; (8001a3c <main+0x310>)
 8001806:	488e      	ldr	r0, [pc, #568]	; (8001a40 <main+0x314>)
 8001808:	f004 fff6 	bl	80067f8 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 800180c:	488c      	ldr	r0, [pc, #560]	; (8001a40 <main+0x314>)
 800180e:	f7fe fce7 	bl	80001e0 <strlen>
 8001812:	4603      	mov	r3, r0
 8001814:	b29a      	uxth	r2, r3
 8001816:	230a      	movs	r3, #10
 8001818:	4989      	ldr	r1, [pc, #548]	; (8001a40 <main+0x314>)
 800181a:	487f      	ldr	r0, [pc, #508]	; (8001a18 <main+0x2ec>)
 800181c:	f003 fd5f 	bl	80052de <HAL_UART_Transmit>

		  sprintf(uartTXBf, "cputempraw = %d => %.3f C\r\n ",
 8001820:	4b84      	ldr	r3, [pc, #528]	; (8001a34 <main+0x308>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	461c      	mov	r4, r3
 8001826:	4b84      	ldr	r3, [pc, #528]	; (8001a38 <main+0x30c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe fe94 	bl	8000558 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	e9cd 2300 	strd	r2, r3, [sp]
 8001838:	4622      	mov	r2, r4
 800183a:	4982      	ldr	r1, [pc, #520]	; (8001a44 <main+0x318>)
 800183c:	4880      	ldr	r0, [pc, #512]	; (8001a40 <main+0x314>)
 800183e:	f004 ffdb 	bl	80067f8 <siprintf>
				  cputmpraw,
				  cputempCC);
		  HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001842:	487f      	ldr	r0, [pc, #508]	; (8001a40 <main+0x314>)
 8001844:	f7fe fccc 	bl	80001e0 <strlen>
 8001848:	4603      	mov	r3, r0
 800184a:	b29a      	uxth	r2, r3
 800184c:	230a      	movs	r3, #10
 800184e:	497c      	ldr	r1, [pc, #496]	; (8001a40 <main+0x314>)
 8001850:	4871      	ldr	r0, [pc, #452]	; (8001a18 <main+0x2ec>)
 8001852:	f003 fd44 	bl	80052de <HAL_UART_Transmit>

		  //// Print GPIO Test Result
		  if(counter_flagger){
 8001856:	4b7c      	ldr	r3, [pc, #496]	; (8001a48 <main+0x31c>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d07d      	beq.n	800195a <main+0x22e>
			  sprintf(uartTXBf, WR_A_PUPDR); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 800185e:	497b      	ldr	r1, [pc, #492]	; (8001a4c <main+0x320>)
 8001860:	4877      	ldr	r0, [pc, #476]	; (8001a40 <main+0x314>)
 8001862:	f004 ffc9 	bl	80067f8 <siprintf>
 8001866:	4876      	ldr	r0, [pc, #472]	; (8001a40 <main+0x314>)
 8001868:	f7fe fcba 	bl	80001e0 <strlen>
 800186c:	4603      	mov	r3, r0
 800186e:	b29a      	uxth	r2, r3
 8001870:	230a      	movs	r3, #10
 8001872:	4973      	ldr	r1, [pc, #460]	; (8001a40 <main+0x314>)
 8001874:	4868      	ldr	r0, [pc, #416]	; (8001a18 <main+0x2ec>)
 8001876:	f003 fd32 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_A_OPP); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 800187a:	4975      	ldr	r1, [pc, #468]	; (8001a50 <main+0x324>)
 800187c:	4870      	ldr	r0, [pc, #448]	; (8001a40 <main+0x314>)
 800187e:	f004 ffbb 	bl	80067f8 <siprintf>
 8001882:	486f      	ldr	r0, [pc, #444]	; (8001a40 <main+0x314>)
 8001884:	f7fe fcac 	bl	80001e0 <strlen>
 8001888:	4603      	mov	r3, r0
 800188a:	b29a      	uxth	r2, r3
 800188c:	230a      	movs	r3, #10
 800188e:	496c      	ldr	r1, [pc, #432]	; (8001a40 <main+0x314>)
 8001890:	4861      	ldr	r0, [pc, #388]	; (8001a18 <main+0x2ec>)
 8001892:	f003 fd24 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_A_OOD); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001896:	496f      	ldr	r1, [pc, #444]	; (8001a54 <main+0x328>)
 8001898:	4869      	ldr	r0, [pc, #420]	; (8001a40 <main+0x314>)
 800189a:	f004 ffad 	bl	80067f8 <siprintf>
 800189e:	4868      	ldr	r0, [pc, #416]	; (8001a40 <main+0x314>)
 80018a0:	f7fe fc9e 	bl	80001e0 <strlen>
 80018a4:	4603      	mov	r3, r0
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	230a      	movs	r3, #10
 80018aa:	4965      	ldr	r1, [pc, #404]	; (8001a40 <main+0x314>)
 80018ac:	485a      	ldr	r0, [pc, #360]	; (8001a18 <main+0x2ec>)
 80018ae:	f003 fd16 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_B_PUPDR); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80018b2:	4969      	ldr	r1, [pc, #420]	; (8001a58 <main+0x32c>)
 80018b4:	4862      	ldr	r0, [pc, #392]	; (8001a40 <main+0x314>)
 80018b6:	f004 ff9f 	bl	80067f8 <siprintf>
 80018ba:	4861      	ldr	r0, [pc, #388]	; (8001a40 <main+0x314>)
 80018bc:	f7fe fc90 	bl	80001e0 <strlen>
 80018c0:	4603      	mov	r3, r0
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	230a      	movs	r3, #10
 80018c6:	495e      	ldr	r1, [pc, #376]	; (8001a40 <main+0x314>)
 80018c8:	4853      	ldr	r0, [pc, #332]	; (8001a18 <main+0x2ec>)
 80018ca:	f003 fd08 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_B_OPP); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80018ce:	4963      	ldr	r1, [pc, #396]	; (8001a5c <main+0x330>)
 80018d0:	485b      	ldr	r0, [pc, #364]	; (8001a40 <main+0x314>)
 80018d2:	f004 ff91 	bl	80067f8 <siprintf>
 80018d6:	485a      	ldr	r0, [pc, #360]	; (8001a40 <main+0x314>)
 80018d8:	f7fe fc82 	bl	80001e0 <strlen>
 80018dc:	4603      	mov	r3, r0
 80018de:	b29a      	uxth	r2, r3
 80018e0:	230a      	movs	r3, #10
 80018e2:	4957      	ldr	r1, [pc, #348]	; (8001a40 <main+0x314>)
 80018e4:	484c      	ldr	r0, [pc, #304]	; (8001a18 <main+0x2ec>)
 80018e6:	f003 fcfa 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_B_OOD); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80018ea:	495d      	ldr	r1, [pc, #372]	; (8001a60 <main+0x334>)
 80018ec:	4854      	ldr	r0, [pc, #336]	; (8001a40 <main+0x314>)
 80018ee:	f004 ff83 	bl	80067f8 <siprintf>
 80018f2:	4853      	ldr	r0, [pc, #332]	; (8001a40 <main+0x314>)
 80018f4:	f7fe fc74 	bl	80001e0 <strlen>
 80018f8:	4603      	mov	r3, r0
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	230a      	movs	r3, #10
 80018fe:	4950      	ldr	r1, [pc, #320]	; (8001a40 <main+0x314>)
 8001900:	4845      	ldr	r0, [pc, #276]	; (8001a18 <main+0x2ec>)
 8001902:	f003 fcec 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_C_PUPDR); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001906:	4957      	ldr	r1, [pc, #348]	; (8001a64 <main+0x338>)
 8001908:	484d      	ldr	r0, [pc, #308]	; (8001a40 <main+0x314>)
 800190a:	f004 ff75 	bl	80067f8 <siprintf>
 800190e:	484c      	ldr	r0, [pc, #304]	; (8001a40 <main+0x314>)
 8001910:	f7fe fc66 	bl	80001e0 <strlen>
 8001914:	4603      	mov	r3, r0
 8001916:	b29a      	uxth	r2, r3
 8001918:	230a      	movs	r3, #10
 800191a:	4949      	ldr	r1, [pc, #292]	; (8001a40 <main+0x314>)
 800191c:	483e      	ldr	r0, [pc, #248]	; (8001a18 <main+0x2ec>)
 800191e:	f003 fcde 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_C_OPP); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001922:	4951      	ldr	r1, [pc, #324]	; (8001a68 <main+0x33c>)
 8001924:	4846      	ldr	r0, [pc, #280]	; (8001a40 <main+0x314>)
 8001926:	f004 ff67 	bl	80067f8 <siprintf>
 800192a:	4845      	ldr	r0, [pc, #276]	; (8001a40 <main+0x314>)
 800192c:	f7fe fc58 	bl	80001e0 <strlen>
 8001930:	4603      	mov	r3, r0
 8001932:	b29a      	uxth	r2, r3
 8001934:	230a      	movs	r3, #10
 8001936:	4942      	ldr	r1, [pc, #264]	; (8001a40 <main+0x314>)
 8001938:	4837      	ldr	r0, [pc, #220]	; (8001a18 <main+0x2ec>)
 800193a:	f003 fcd0 	bl	80052de <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_C_OOD); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 800193e:	494b      	ldr	r1, [pc, #300]	; (8001a6c <main+0x340>)
 8001940:	483f      	ldr	r0, [pc, #252]	; (8001a40 <main+0x314>)
 8001942:	f004 ff59 	bl	80067f8 <siprintf>
 8001946:	483e      	ldr	r0, [pc, #248]	; (8001a40 <main+0x314>)
 8001948:	f7fe fc4a 	bl	80001e0 <strlen>
 800194c:	4603      	mov	r3, r0
 800194e:	b29a      	uxth	r2, r3
 8001950:	230a      	movs	r3, #10
 8001952:	493b      	ldr	r1, [pc, #236]	; (8001a40 <main+0x314>)
 8001954:	4830      	ldr	r0, [pc, #192]	; (8001a18 <main+0x2ec>)
 8001956:	f003 fcc2 	bl	80052de <HAL_UART_Transmit>
//		  gpio_C_rd[3] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
		  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);

	  }

	  if(flag_gpioselftest){
 800195a:	4b45      	ldr	r3, [pc, #276]	; (8001a70 <main+0x344>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d02d      	beq.n	80019be <main+0x292>


		  //// ---------- Verita send 1 set --------------------------
		  static uint8_t gg = 0x66;
		  static uint8_t rg = 0x03;
		  uint8_t ggg[4] = {0x00, 0x11, 0x33, gg};
 8001962:	2300      	movs	r3, #0
 8001964:	703b      	strb	r3, [r7, #0]
 8001966:	2311      	movs	r3, #17
 8001968:	707b      	strb	r3, [r7, #1]
 800196a:	2333      	movs	r3, #51	; 0x33
 800196c:	70bb      	strb	r3, [r7, #2]
 800196e:	4b41      	ldr	r3, [pc, #260]	; (8001a74 <main+0x348>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	70fb      	strb	r3, [r7, #3]
		  Tx_UART_Verita_Packet_u8(&huart6, rg, ggg, sizeof(ggg));
 8001974:	4b40      	ldr	r3, [pc, #256]	; (8001a78 <main+0x34c>)
 8001976:	7819      	ldrb	r1, [r3, #0]
 8001978:	463a      	mov	r2, r7
 800197a:	2304      	movs	r3, #4
 800197c:	4828      	ldr	r0, [pc, #160]	; (8001a20 <main+0x2f4>)
 800197e:	f7ff fc27 	bl	80011d0 <Tx_UART_Verita_Packet_u8>

		  gg++; rg++;
 8001982:	4b3c      	ldr	r3, [pc, #240]	; (8001a74 <main+0x348>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4b3a      	ldr	r3, [pc, #232]	; (8001a74 <main+0x348>)
 800198c:	701a      	strb	r2, [r3, #0]
 800198e:	4b3a      	ldr	r3, [pc, #232]	; (8001a78 <main+0x34c>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	3301      	adds	r3, #1
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4b38      	ldr	r3, [pc, #224]	; (8001a78 <main+0x34c>)
 8001998:	701a      	strb	r2, [r3, #0]

		  Tx_UART_Verita_Packet_u32(&huart6, VR_FWID, (uint32_t)FIRMWARE_VER);
 800199a:	4a23      	ldr	r2, [pc, #140]	; (8001a28 <main+0x2fc>)
 800199c:	2112      	movs	r1, #18
 800199e:	4820      	ldr	r0, [pc, #128]	; (8001a20 <main+0x2f4>)
 80019a0:	f7ff fc75 	bl	800128e <Tx_UART_Verita_Packet_u32>

		  Tx_UART_Verita_Packet_u32(&huart6, 0x92, (uint32_t)0x00FF00AA);
 80019a4:	4a35      	ldr	r2, [pc, #212]	; (8001a7c <main+0x350>)
 80019a6:	2192      	movs	r1, #146	; 0x92
 80019a8:	481d      	ldr	r0, [pc, #116]	; (8001a20 <main+0x2f4>)
 80019aa:	f7ff fc70 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, 0x13, 0x12); //// data request
 80019ae:	2212      	movs	r2, #18
 80019b0:	2113      	movs	r1, #19
 80019b2:	481b      	ldr	r0, [pc, #108]	; (8001a20 <main+0x2f4>)
 80019b4:	f7ff fc6b 	bl	800128e <Tx_UART_Verita_Packet_u32>

		  //VR_Cli.Mark.Flag_ger = 0x02;
		  flag_gpioselftest = 0;
 80019b8:	4b2d      	ldr	r3, [pc, #180]	; (8001a70 <main+0x344>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	701a      	strb	r2, [r3, #0]

	  }

	  //// Flag test
	  if(VR_Cli.Mark.Flag_ger == VRF_GPIO_Runalltest){
 80019be:	4b19      	ldr	r3, [pc, #100]	; (8001a24 <main+0x2f8>)
 80019c0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	f040 80e8 	bne.w	8001b9a <main+0x46e>
		  counter_flagger++;
 80019ca:	4b1f      	ldr	r3, [pc, #124]	; (8001a48 <main+0x31c>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	3301      	adds	r3, #1
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4b1d      	ldr	r3, [pc, #116]	; (8001a48 <main+0x31c>)
 80019d4:	701a      	strb	r2, [r3, #0]

		  ////record default GPIO setup before modified in testscript
		  gpio_rec_mode[0] = GPIOA->MODER;
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <main+0x304>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a29      	ldr	r2, [pc, #164]	; (8001a80 <main+0x354>)
 80019dc:	6013      	str	r3, [r2, #0]
		  gpio_rec_pupdr[0] = GPIOA->PUPDR;
 80019de:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <main+0x304>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	4a28      	ldr	r2, [pc, #160]	; (8001a84 <main+0x358>)
 80019e4:	6013      	str	r3, [r2, #0]

		  //// Run GPIO Testscript all here or run before While
		  VR_Cli.Mark.PA_PUPDR = gpio_selftest_input_pupdr_1(GPIOA, List_GPIOA);
 80019e6:	4928      	ldr	r1, [pc, #160]	; (8001a88 <main+0x35c>)
 80019e8:	4811      	ldr	r0, [pc, #68]	; (8001a30 <main+0x304>)
 80019ea:	f7ff fce5 	bl	80013b8 <gpio_selftest_input_pupdr_1>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4a0c      	ldr	r2, [pc, #48]	; (8001a24 <main+0x2f8>)
 80019f2:	6053      	str	r3, [r2, #4]
		  VR_Cli.Mark.PB_PUPDR = gpio_selftest_input_pupdr_1(GPIOB, List_GPIOB);
 80019f4:	4925      	ldr	r1, [pc, #148]	; (8001a8c <main+0x360>)
 80019f6:	4826      	ldr	r0, [pc, #152]	; (8001a90 <main+0x364>)
 80019f8:	f7ff fcde 	bl	80013b8 <gpio_selftest_input_pupdr_1>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4a09      	ldr	r2, [pc, #36]	; (8001a24 <main+0x2f8>)
 8001a00:	6113      	str	r3, [r2, #16]
		  VR_Cli.Mark.PC_PUPDR = gpio_selftest_input_pupdr_1(GPIOC, List_GPIOC);
 8001a02:	4924      	ldr	r1, [pc, #144]	; (8001a94 <main+0x368>)
 8001a04:	4824      	ldr	r0, [pc, #144]	; (8001a98 <main+0x36c>)
 8001a06:	f7ff fcd7 	bl	80013b8 <gpio_selftest_input_pupdr_1>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	4a05      	ldr	r2, [pc, #20]	; (8001a24 <main+0x2f8>)
 8001a0e:	61d3      	str	r3, [r2, #28]

		  HAL_Delay(5);
 8001a10:	2005      	movs	r0, #5
 8001a12:	e043      	b.n	8001a9c <main+0x370>
 8001a14:	08008d80 	.word	0x08008d80
 8001a18:	20000410 	.word	0x20000410
 8001a1c:	2000059c 	.word	0x2000059c
 8001a20:	20000454 	.word	0x20000454
 8001a24:	20000538 	.word	0x20000538
 8001a28:	02240323 	.word	0x02240323
 8001a2c:	20000518 	.word	0x20000518
 8001a30:	40020000 	.word	0x40020000
 8001a34:	2000050c 	.word	0x2000050c
 8001a38:	20000510 	.word	0x20000510
 8001a3c:	08008d28 	.word	0x08008d28
 8001a40:	200005c0 	.word	0x200005c0
 8001a44:	08008d60 	.word	0x08008d60
 8001a48:	20000515 	.word	0x20000515
 8001a4c:	20000058 	.word	0x20000058
 8001a50:	200000b8 	.word	0x200000b8
 8001a54:	20000118 	.word	0x20000118
 8001a58:	20000078 	.word	0x20000078
 8001a5c:	200000d8 	.word	0x200000d8
 8001a60:	20000138 	.word	0x20000138
 8001a64:	20000098 	.word	0x20000098
 8001a68:	200000f8 	.word	0x200000f8
 8001a6c:	20000158 	.word	0x20000158
 8001a70:	20000534 	.word	0x20000534
 8001a74:	20000176 	.word	0x20000176
 8001a78:	20000177 	.word	0x20000177
 8001a7c:	00ff00aa 	.word	0x00ff00aa
 8001a80:	2000051c 	.word	0x2000051c
 8001a84:	20000528 	.word	0x20000528
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	20000018 	.word	0x20000018
 8001a90:	40020400 	.word	0x40020400
 8001a94:	20000038 	.word	0x20000038
 8001a98:	40020800 	.word	0x40020800
 8001a9c:	f000 ff8c 	bl	80029b8 <HAL_Delay>

		  VR_Cli.Mark.PA_OUT_PP = gpio_selftest_output_pp_1(GPIOA, List_GPIOA);
 8001aa0:	4961      	ldr	r1, [pc, #388]	; (8001c28 <main+0x4fc>)
 8001aa2:	4862      	ldr	r0, [pc, #392]	; (8001c2c <main+0x500>)
 8001aa4:	f7ff fd1b 	bl	80014de <gpio_selftest_output_pp_1>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4a61      	ldr	r2, [pc, #388]	; (8001c30 <main+0x504>)
 8001aac:	6093      	str	r3, [r2, #8]
		  VR_Cli.Mark.PB_OUT_PP = gpio_selftest_output_pp_1(GPIOB, List_GPIOB);
 8001aae:	4961      	ldr	r1, [pc, #388]	; (8001c34 <main+0x508>)
 8001ab0:	4861      	ldr	r0, [pc, #388]	; (8001c38 <main+0x50c>)
 8001ab2:	f7ff fd14 	bl	80014de <gpio_selftest_output_pp_1>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	4a5d      	ldr	r2, [pc, #372]	; (8001c30 <main+0x504>)
 8001aba:	6153      	str	r3, [r2, #20]
		  VR_Cli.Mark.PC_OUT_PP = gpio_selftest_output_pp_1(GPIOC, List_GPIOC);
 8001abc:	495f      	ldr	r1, [pc, #380]	; (8001c3c <main+0x510>)
 8001abe:	4860      	ldr	r0, [pc, #384]	; (8001c40 <main+0x514>)
 8001ac0:	f7ff fd0d 	bl	80014de <gpio_selftest_output_pp_1>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4a5a      	ldr	r2, [pc, #360]	; (8001c30 <main+0x504>)
 8001ac8:	6213      	str	r3, [r2, #32]

		  HAL_Delay(5);
 8001aca:	2005      	movs	r0, #5
 8001acc:	f000 ff74 	bl	80029b8 <HAL_Delay>

		  VR_Cli.Mark.PA_OUT_OD = gpio_selftest_output_od_1(GPIOA, List_GPIOA);
 8001ad0:	4955      	ldr	r1, [pc, #340]	; (8001c28 <main+0x4fc>)
 8001ad2:	4856      	ldr	r0, [pc, #344]	; (8001c2c <main+0x500>)
 8001ad4:	f7ff fd84 	bl	80015e0 <gpio_selftest_output_od_1>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	4a55      	ldr	r2, [pc, #340]	; (8001c30 <main+0x504>)
 8001adc:	60d3      	str	r3, [r2, #12]
		  VR_Cli.Mark.PB_OUT_OD = gpio_selftest_output_od_1(GPIOB, List_GPIOB);
 8001ade:	4955      	ldr	r1, [pc, #340]	; (8001c34 <main+0x508>)
 8001ae0:	4855      	ldr	r0, [pc, #340]	; (8001c38 <main+0x50c>)
 8001ae2:	f7ff fd7d 	bl	80015e0 <gpio_selftest_output_od_1>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	4a51      	ldr	r2, [pc, #324]	; (8001c30 <main+0x504>)
 8001aea:	6193      	str	r3, [r2, #24]
		  VR_Cli.Mark.PC_OUT_OD = gpio_selftest_output_od_1(GPIOC, List_GPIOC);
 8001aec:	4953      	ldr	r1, [pc, #332]	; (8001c3c <main+0x510>)
 8001aee:	4854      	ldr	r0, [pc, #336]	; (8001c40 <main+0x514>)
 8001af0:	f7ff fd76 	bl	80015e0 <gpio_selftest_output_od_1>
 8001af4:	4603      	mov	r3, r0
 8001af6:	4a4e      	ldr	r2, [pc, #312]	; (8001c30 <main+0x504>)
 8001af8:	6253      	str	r3, [r2, #36]	; 0x24

		  //// revert back, enable to send UART again after crashed in testscript
		  GPIOA->MODER = gpio_rec_mode[0] ;
 8001afa:	4a4c      	ldr	r2, [pc, #304]	; (8001c2c <main+0x500>)
 8001afc:	4b51      	ldr	r3, [pc, #324]	; (8001c44 <main+0x518>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6013      	str	r3, [r2, #0]
		  GPIOA->PUPDR = gpio_rec_pupdr[0] ;
 8001b02:	4a4a      	ldr	r2, [pc, #296]	; (8001c2c <main+0x500>)
 8001b04:	4b50      	ldr	r3, [pc, #320]	; (8001c48 <main+0x51c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	60d3      	str	r3, [r2, #12]

		  //Compare_pin();
		  Compare_pin_32(VR_Cli.Mark.PA_PUPDR, List_GPIOA, 0, WR_A_PUPDR);
 8001b0a:	4b49      	ldr	r3, [pc, #292]	; (8001c30 <main+0x504>)
 8001b0c:	6858      	ldr	r0, [r3, #4]
 8001b0e:	4b4f      	ldr	r3, [pc, #316]	; (8001c4c <main+0x520>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	4945      	ldr	r1, [pc, #276]	; (8001c28 <main+0x4fc>)
 8001b14:	f000 fb7e 	bl	8002214 <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PA_OUT_PP, List_GPIOA, 0, WR_A_OPP);
 8001b18:	4b45      	ldr	r3, [pc, #276]	; (8001c30 <main+0x504>)
 8001b1a:	6898      	ldr	r0, [r3, #8]
 8001b1c:	4b4c      	ldr	r3, [pc, #304]	; (8001c50 <main+0x524>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	4941      	ldr	r1, [pc, #260]	; (8001c28 <main+0x4fc>)
 8001b22:	f000 fb77 	bl	8002214 <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PA_OUT_OD, List_GPIOA, 0, WR_A_OOD);
 8001b26:	4b42      	ldr	r3, [pc, #264]	; (8001c30 <main+0x504>)
 8001b28:	68d8      	ldr	r0, [r3, #12]
 8001b2a:	4b4a      	ldr	r3, [pc, #296]	; (8001c54 <main+0x528>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	493e      	ldr	r1, [pc, #248]	; (8001c28 <main+0x4fc>)
 8001b30:	f000 fb70 	bl	8002214 <Compare_pin_32>

		  Compare_pin_32(VR_Cli.Mark.PB_PUPDR, List_GPIOB, 1,  WR_B_PUPDR);
 8001b34:	4b3e      	ldr	r3, [pc, #248]	; (8001c30 <main+0x504>)
 8001b36:	6918      	ldr	r0, [r3, #16]
 8001b38:	4b47      	ldr	r3, [pc, #284]	; (8001c58 <main+0x52c>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	493d      	ldr	r1, [pc, #244]	; (8001c34 <main+0x508>)
 8001b3e:	f000 fb69 	bl	8002214 <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PB_OUT_PP, List_GPIOB, 1, WR_B_OPP);
 8001b42:	4b3b      	ldr	r3, [pc, #236]	; (8001c30 <main+0x504>)
 8001b44:	6958      	ldr	r0, [r3, #20]
 8001b46:	4b45      	ldr	r3, [pc, #276]	; (8001c5c <main+0x530>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	493a      	ldr	r1, [pc, #232]	; (8001c34 <main+0x508>)
 8001b4c:	f000 fb62 	bl	8002214 <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PB_OUT_OD, List_GPIOB, 1, WR_B_OOD);
 8001b50:	4b37      	ldr	r3, [pc, #220]	; (8001c30 <main+0x504>)
 8001b52:	6998      	ldr	r0, [r3, #24]
 8001b54:	4b42      	ldr	r3, [pc, #264]	; (8001c60 <main+0x534>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	4936      	ldr	r1, [pc, #216]	; (8001c34 <main+0x508>)
 8001b5a:	f000 fb5b 	bl	8002214 <Compare_pin_32>

		  Compare_pin_32(VR_Cli.Mark.PC_PUPDR, List_GPIOC, 2, WR_C_PUPDR);
 8001b5e:	4b34      	ldr	r3, [pc, #208]	; (8001c30 <main+0x504>)
 8001b60:	69d8      	ldr	r0, [r3, #28]
 8001b62:	4b40      	ldr	r3, [pc, #256]	; (8001c64 <main+0x538>)
 8001b64:	2202      	movs	r2, #2
 8001b66:	4935      	ldr	r1, [pc, #212]	; (8001c3c <main+0x510>)
 8001b68:	f000 fb54 	bl	8002214 <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PC_OUT_PP, List_GPIOC, 2, WR_C_OPP);
 8001b6c:	4b30      	ldr	r3, [pc, #192]	; (8001c30 <main+0x504>)
 8001b6e:	6a18      	ldr	r0, [r3, #32]
 8001b70:	4b3d      	ldr	r3, [pc, #244]	; (8001c68 <main+0x53c>)
 8001b72:	2202      	movs	r2, #2
 8001b74:	4931      	ldr	r1, [pc, #196]	; (8001c3c <main+0x510>)
 8001b76:	f000 fb4d 	bl	8002214 <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PC_OUT_OD, List_GPIOC, 2, WR_C_OOD);
 8001b7a:	4b2d      	ldr	r3, [pc, #180]	; (8001c30 <main+0x504>)
 8001b7c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001b7e:	4b3b      	ldr	r3, [pc, #236]	; (8001c6c <main+0x540>)
 8001b80:	2202      	movs	r2, #2
 8001b82:	492e      	ldr	r1, [pc, #184]	; (8001c3c <main+0x510>)
 8001b84:	f000 fb46 	bl	8002214 <Compare_pin_32>
//		  uint32_t bbb = 0x12123333;
//		  for(register int i = 1;i < 9;i++){
//			  Tx_UART_Verita_Packet_u32(&huart6, i, bbb);
//			  bbb += 0xFF;
//		  }
		  Tx_UART_Verita_Command(&huart6, VRC_Next, 0x00);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	21a2      	movs	r1, #162	; 0xa2
 8001b8c:	4838      	ldr	r0, [pc, #224]	; (8001c70 <main+0x544>)
 8001b8e:	f7ff fbd8 	bl	8001342 <Tx_UART_Verita_Command>
		  VR_Cli.Mark.Flag_ger = 0;
 8001b92:	4b27      	ldr	r3, [pc, #156]	; (8001c30 <main+0x504>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	  }

	  //// SEnd All Data Flag
	  if(VR_Cli.Mark.Flag_ger == 0x04){
 8001b9a:	4b25      	ldr	r3, [pc, #148]	; (8001c30 <main+0x504>)
 8001b9c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001ba0:	2b04      	cmp	r3, #4
 8001ba2:	f47f adf8 	bne.w	8001796 <main+0x6a>

		  Tx_UART_Verita_Packet_u32(&huart6, VR_PA_PUPDR, VR_Cli.Mark.PA_PUPDR);
 8001ba6:	4b22      	ldr	r3, [pc, #136]	; (8001c30 <main+0x504>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	461a      	mov	r2, r3
 8001bac:	2101      	movs	r1, #1
 8001bae:	4830      	ldr	r0, [pc, #192]	; (8001c70 <main+0x544>)
 8001bb0:	f7ff fb6d 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PB_PUPDR, VR_Cli.Mark.PB_PUPDR);
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <main+0x504>)
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	2104      	movs	r1, #4
 8001bbc:	482c      	ldr	r0, [pc, #176]	; (8001c70 <main+0x544>)
 8001bbe:	f7ff fb66 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PC_PUPDR, VR_Cli.Mark.PC_PUPDR);
 8001bc2:	4b1b      	ldr	r3, [pc, #108]	; (8001c30 <main+0x504>)
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	2107      	movs	r1, #7
 8001bca:	4829      	ldr	r0, [pc, #164]	; (8001c70 <main+0x544>)
 8001bcc:	f7ff fb5f 	bl	800128e <Tx_UART_Verita_Packet_u32>

		  Tx_UART_Verita_Packet_u32(&huart6, VR_PA_OUT_PP, VR_Cli.Mark.PA_OUT_PP);
 8001bd0:	4b17      	ldr	r3, [pc, #92]	; (8001c30 <main+0x504>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	4825      	ldr	r0, [pc, #148]	; (8001c70 <main+0x544>)
 8001bda:	f7ff fb58 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PB_OUT_PP, VR_Cli.Mark.PB_OUT_PP);
 8001bde:	4b14      	ldr	r3, [pc, #80]	; (8001c30 <main+0x504>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	461a      	mov	r2, r3
 8001be4:	2105      	movs	r1, #5
 8001be6:	4822      	ldr	r0, [pc, #136]	; (8001c70 <main+0x544>)
 8001be8:	f7ff fb51 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PC_OUT_PP, VR_Cli.Mark.PC_OUT_PP);
 8001bec:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <main+0x504>)
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	2108      	movs	r1, #8
 8001bf4:	481e      	ldr	r0, [pc, #120]	; (8001c70 <main+0x544>)
 8001bf6:	f7ff fb4a 	bl	800128e <Tx_UART_Verita_Packet_u32>

		  Tx_UART_Verita_Packet_u32(&huart6, VR_PA_OUT_OD, VR_Cli.Mark.PA_OUT_OD);
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	; (8001c30 <main+0x504>)
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	2103      	movs	r1, #3
 8001c02:	481b      	ldr	r0, [pc, #108]	; (8001c70 <main+0x544>)
 8001c04:	f7ff fb43 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PB_OUT_OD, VR_Cli.Mark.PB_OUT_OD);
 8001c08:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <main+0x504>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	2106      	movs	r1, #6
 8001c10:	4817      	ldr	r0, [pc, #92]	; (8001c70 <main+0x544>)
 8001c12:	f7ff fb3c 	bl	800128e <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PC_OUT_OD, VR_Cli.Mark.PC_OUT_OD);
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <main+0x504>)
 8001c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	2109      	movs	r1, #9
 8001c1e:	4814      	ldr	r0, [pc, #80]	; (8001c70 <main+0x544>)
 8001c20:	f7ff fb35 	bl	800128e <Tx_UART_Verita_Packet_u32>
	  Rx_Verita_engine(RxBufferMtCl, &VR_Cli);
 8001c24:	e5b7      	b.n	8001796 <main+0x6a>
 8001c26:	bf00      	nop
 8001c28:	20000000 	.word	0x20000000
 8001c2c:	40020000 	.word	0x40020000
 8001c30:	20000538 	.word	0x20000538
 8001c34:	20000018 	.word	0x20000018
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	20000038 	.word	0x20000038
 8001c40:	40020800 	.word	0x40020800
 8001c44:	2000051c 	.word	0x2000051c
 8001c48:	20000528 	.word	0x20000528
 8001c4c:	20000058 	.word	0x20000058
 8001c50:	200000b8 	.word	0x200000b8
 8001c54:	20000118 	.word	0x20000118
 8001c58:	20000078 	.word	0x20000078
 8001c5c:	200000d8 	.word	0x200000d8
 8001c60:	20000138 	.word	0x20000138
 8001c64:	20000098 	.word	0x20000098
 8001c68:	200000f8 	.word	0x200000f8
 8001c6c:	20000158 	.word	0x20000158
 8001c70:	20000454 	.word	0x20000454

08001c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b094      	sub	sp, #80	; 0x50
 8001c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c7a:	f107 0320 	add.w	r3, r7, #32
 8001c7e:	2230      	movs	r2, #48	; 0x30
 8001c80:	2100      	movs	r1, #0
 8001c82:	4618      	mov	r0, r3
 8001c84:	f004 f946 	bl	8005f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	4b27      	ldr	r3, [pc, #156]	; (8001d3c <SystemClock_Config+0xc8>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	4a26      	ldr	r2, [pc, #152]	; (8001d3c <SystemClock_Config+0xc8>)
 8001ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca8:	4b24      	ldr	r3, [pc, #144]	; (8001d3c <SystemClock_Config+0xc8>)
 8001caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <SystemClock_Config+0xcc>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a20      	ldr	r2, [pc, #128]	; (8001d40 <SystemClock_Config+0xcc>)
 8001cbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	4b1e      	ldr	r3, [pc, #120]	; (8001d40 <SystemClock_Config+0xcc>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cd8:	2310      	movs	r3, #16
 8001cda:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ce4:	2308      	movs	r3, #8
 8001ce6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001ce8:	2364      	movs	r3, #100	; 0x64
 8001cea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cec:	2302      	movs	r3, #2
 8001cee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cf0:	2304      	movs	r3, #4
 8001cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf4:	f107 0320 	add.w	r3, r7, #32
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f002 f8c5 	bl	8003e88 <HAL_RCC_OscConfig>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d04:	f000 fb4c 	bl	80023a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d08:	230f      	movs	r3, #15
 8001d0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001d1e:	f107 030c 	add.w	r3, r7, #12
 8001d22:	2103      	movs	r1, #3
 8001d24:	4618      	mov	r0, r3
 8001d26:	f002 fb27 	bl	8004378 <HAL_RCC_ClockConfig>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d30:	f000 fb36 	bl	80023a0 <Error_Handler>
  }
}
 8001d34:	bf00      	nop
 8001d36:	3750      	adds	r7, #80	; 0x50
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40007000 	.word	0x40007000

08001d44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d4a:	463b      	mov	r3, r7
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d56:	4b21      	ldr	r3, [pc, #132]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d58:	4a21      	ldr	r2, [pc, #132]	; (8001de0 <MX_ADC1_Init+0x9c>)
 8001d5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001d5c:	4b1f      	ldr	r3, [pc, #124]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d5e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001d62:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d64:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001d6a:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d70:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d76:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d84:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d86:	4a17      	ldr	r2, [pc, #92]	; (8001de4 <MX_ADC1_Init+0xa0>)
 8001d88:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d8a:	4b14      	ldr	r3, [pc, #80]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001da4:	480d      	ldr	r0, [pc, #52]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001da6:	f000 fe2b 	bl	8002a00 <HAL_ADC_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001db0:	f000 faf6 	bl	80023a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001db4:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <MX_ADC1_Init+0xa4>)
 8001db6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001db8:	2301      	movs	r3, #1
 8001dba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001dbc:	2307      	movs	r3, #7
 8001dbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4805      	ldr	r0, [pc, #20]	; (8001ddc <MX_ADC1_Init+0x98>)
 8001dc6:	f000 ffdf 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001dd0:	f000 fae6 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000380 	.word	0x20000380
 8001de0:	40012000 	.word	0x40012000
 8001de4:	0f000001 	.word	0x0f000001
 8001de8:	10000012 	.word	0x10000012

08001dec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08e      	sub	sp, #56	; 0x38
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e00:	f107 0320 	add.w	r3, r7, #32
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
 8001e18:	615a      	str	r2, [r3, #20]
 8001e1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e1e:	4a2e      	ldr	r2, [pc, #184]	; (8001ed8 <MX_TIM3_Init+0xec>)
 8001e20:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001e22:	4b2c      	ldr	r3, [pc, #176]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e24:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001e30:	4b28      	ldr	r3, [pc, #160]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e32:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e38:	4b26      	ldr	r3, [pc, #152]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e3e:	4b25      	ldr	r3, [pc, #148]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e40:	2280      	movs	r2, #128	; 0x80
 8001e42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e44:	4823      	ldr	r0, [pc, #140]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e46:	f002 fcb7 	bl	80047b8 <HAL_TIM_Base_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001e50:	f000 faa6 	bl	80023a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e58:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e5e:	4619      	mov	r1, r3
 8001e60:	481c      	ldr	r0, [pc, #112]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e62:	f002 fe13 	bl	8004a8c <HAL_TIM_ConfigClockSource>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001e6c:	f000 fa98 	bl	80023a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e70:	4818      	ldr	r0, [pc, #96]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e72:	f002 fcf0 	bl	8004856 <HAL_TIM_PWM_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001e7c:	f000 fa90 	bl	80023a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e80:	2300      	movs	r3, #0
 8001e82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e88:	f107 0320 	add.w	r3, r7, #32
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4811      	ldr	r0, [pc, #68]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001e90:	f003 f96a 	bl	8005168 <HAL_TIMEx_MasterConfigSynchronization>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001e9a:	f000 fa81 	bl	80023a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e9e:	2360      	movs	r3, #96	; 0x60
 8001ea0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 8001ea2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ea6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4807      	ldr	r0, [pc, #28]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001eb8:	f002 fd26 	bl	8004908 <HAL_TIM_PWM_ConfigChannel>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001ec2:	f000 fa6d 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ec6:	4803      	ldr	r0, [pc, #12]	; (8001ed4 <MX_TIM3_Init+0xe8>)
 8001ec8:	f000 fadc 	bl	8002484 <HAL_TIM_MspPostInit>

}
 8001ecc:	bf00      	nop
 8001ece:	3738      	adds	r7, #56	; 0x38
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	200003c8 	.word	0x200003c8
 8001ed8:	40000400 	.word	0x40000400

08001edc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001ee2:	4a12      	ldr	r2, [pc, #72]	; (8001f2c <MX_USART2_UART_Init+0x50>)
 8001ee4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001ee8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001efa:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f00:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001f02:	220c      	movs	r2, #12
 8001f04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f06:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f12:	4805      	ldr	r0, [pc, #20]	; (8001f28 <MX_USART2_UART_Init+0x4c>)
 8001f14:	f003 f996 	bl	8005244 <HAL_UART_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f1e:	f000 fa3f 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000410 	.word	0x20000410
 8001f2c:	40004400 	.word	0x40004400

08001f30 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f34:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f36:	4a12      	ldr	r2, [pc, #72]	; (8001f80 <MX_USART6_UART_Init+0x50>)
 8001f38:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001f3a:	4b10      	ldr	r3, [pc, #64]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f40:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f42:	4b0e      	ldr	r3, [pc, #56]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f54:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f56:	220c      	movs	r2, #12
 8001f58:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5a:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f66:	4805      	ldr	r0, [pc, #20]	; (8001f7c <MX_USART6_UART_Init+0x4c>)
 8001f68:	f003 f96c 	bl	8005244 <HAL_UART_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001f72:	f000 fa15 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000454 	.word	0x20000454
 8001f80:	40011400 	.word	0x40011400

08001f84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	607b      	str	r3, [r7, #4]
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <MX_DMA_Init+0x3c>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	4a0b      	ldr	r2, [pc, #44]	; (8001fc0 <MX_DMA_Init+0x3c>)
 8001f94:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f98:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9a:	4b09      	ldr	r3, [pc, #36]	; (8001fc0 <MX_DMA_Init+0x3c>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2100      	movs	r1, #0
 8001faa:	2039      	movs	r0, #57	; 0x39
 8001fac:	f001 f9f5 	bl	800339a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001fb0:	2039      	movs	r0, #57	; 0x39
 8001fb2:	f001 fa0e 	bl	80033d2 <HAL_NVIC_EnableIRQ>

}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800

08001fc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	; 0x28
 8001fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	4b38      	ldr	r3, [pc, #224]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a37      	ldr	r2, [pc, #220]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b35      	ldr	r3, [pc, #212]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	4b31      	ldr	r3, [pc, #196]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	4a30      	ldr	r2, [pc, #192]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002004:	6313      	str	r3, [r2, #48]	; 0x30
 8002006:	4b2e      	ldr	r3, [pc, #184]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	4b2a      	ldr	r3, [pc, #168]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a29      	ldr	r2, [pc, #164]	; (80020c0 <MX_GPIO_Init+0xfc>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	4b23      	ldr	r3, [pc, #140]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a22      	ldr	r2, [pc, #136]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
 800203e:	4b20      	ldr	r3, [pc, #128]	; (80020c0 <MX_GPIO_Init+0xfc>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	2120      	movs	r1, #32
 800204e:	481d      	ldr	r0, [pc, #116]	; (80020c4 <MX_GPIO_Init+0x100>)
 8002050:	f001 fece 	bl	8003df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002054:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800205a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800205e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4817      	ldr	r0, [pc, #92]	; (80020c8 <MX_GPIO_Init+0x104>)
 800206c:	f001 fd3c 	bl	8003ae8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002070:	2320      	movs	r3, #32
 8002072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002074:	2301      	movs	r3, #1
 8002076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207c:	2300      	movs	r3, #0
 800207e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	4619      	mov	r1, r3
 8002086:	480f      	ldr	r0, [pc, #60]	; (80020c4 <MX_GPIO_Init+0x100>)
 8002088:	f001 fd2e 	bl	8003ae8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800208c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002090:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002096:	2302      	movs	r3, #2
 8002098:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209a:	f107 0314 	add.w	r3, r7, #20
 800209e:	4619      	mov	r1, r3
 80020a0:	480a      	ldr	r0, [pc, #40]	; (80020cc <MX_GPIO_Init+0x108>)
 80020a2:	f001 fd21 	bl	8003ae8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	2028      	movs	r0, #40	; 0x28
 80020ac:	f001 f975 	bl	800339a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020b0:	2028      	movs	r0, #40	; 0x28
 80020b2:	f001 f98e 	bl	80033d2 <HAL_NVIC_EnableIRQ>

}
 80020b6:	bf00      	nop
 80020b8:	3728      	adds	r7, #40	; 0x28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40020000 	.word	0x40020000
 80020c8:	40020800 	.word	0x40020800
 80020cc:	40020400 	.word	0x40020400

080020d0 <CPUTemprdINIT>:

/* USER CODE BEGIN 4 */
void CPUTemprdINIT(){
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
	ADCChannell[0].Confix.Channel = ADC_CHANNEL_TEMPSENSOR;
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <CPUTemprdINIT+0x20>)
 80020d6:	4a07      	ldr	r2, [pc, #28]	; (80020f4 <CPUTemprdINIT+0x24>)
 80020d8:	601a      	str	r2, [r3, #0]
	ADCChannell[0].Confix.Rank = 1;
 80020da:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <CPUTemprdINIT+0x20>)
 80020dc:	2201      	movs	r2, #1
 80020de:	605a      	str	r2, [r3, #4]
	ADCChannell[0].Confix.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020e0:	4b03      	ldr	r3, [pc, #12]	; (80020f0 <CPUTemprdINIT+0x20>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	200004f8 	.word	0x200004f8
 80020f4:	10000012 	.word	0x10000012

080020f8 <CPUTempread>:

uint16_t CPUTempread(){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
	uint16_t tmpbf;

	HAL_ADC_ConfigChannel(&hadc1, &ADCChannell[0].Confix); //
 80020fe:	490d      	ldr	r1, [pc, #52]	; (8002134 <CPUTempread+0x3c>)
 8002100:	480d      	ldr	r0, [pc, #52]	; (8002138 <CPUTempread+0x40>)
 8002102:	f000 fe41 	bl	8002d88 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(&hadc1);
 8002106:	480c      	ldr	r0, [pc, #48]	; (8002138 <CPUTempread+0x40>)
 8002108:	f000 fcbe 	bl	8002a88 <HAL_ADC_Start>

	if(HAL_ADC_PollForConversion(&hadc1, 10)==HAL_OK) //10mSec timeout
 800210c:	210a      	movs	r1, #10
 800210e:	480a      	ldr	r0, [pc, #40]	; (8002138 <CPUTempread+0x40>)
 8002110:	f000 fda1 	bl	8002c56 <HAL_ADC_PollForConversion>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d104      	bne.n	8002124 <CPUTempread+0x2c>
		{
			//ReadData to confix channel
			tmpbf = HAL_ADC_GetValue(&hadc1);
 800211a:	4807      	ldr	r0, [pc, #28]	; (8002138 <CPUTempread+0x40>)
 800211c:	f000 fe26 	bl	8002d6c <HAL_ADC_GetValue>
 8002120:	4603      	mov	r3, r0
 8002122:	80fb      	strh	r3, [r7, #6]
		}

	HAL_ADC_Stop(&hadc1);
 8002124:	4804      	ldr	r0, [pc, #16]	; (8002138 <CPUTempread+0x40>)
 8002126:	f000 fd63 	bl	8002bf0 <HAL_ADC_Stop>

	return tmpbf;
 800212a:	88fb      	ldrh	r3, [r7, #6]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	200004f8 	.word	0x200004f8
 8002138:	20000380 	.word	0x20000380
 800213c:	00000000 	.word	0x00000000

08002140 <ADCTVolta>:

float ADCTVolta(uint16_t btt){
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	80fb      	strh	r3, [r7, #6]
	// convert 0-4096 ADC bit -> 0-3.3V
	return (btt /4096.0) * 3.3;
 800214a:	88fb      	ldrh	r3, [r7, #6]
 800214c:	4618      	mov	r0, r3
 800214e:	f7fe f9f1 	bl	8000534 <__aeabi_i2d>
 8002152:	f04f 0200 	mov.w	r2, #0
 8002156:	4b10      	ldr	r3, [pc, #64]	; (8002198 <ADCTVolta+0x58>)
 8002158:	f7fe fb80 	bl	800085c <__aeabi_ddiv>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	4610      	mov	r0, r2
 8002162:	4619      	mov	r1, r3
 8002164:	a30a      	add	r3, pc, #40	; (adr r3, 8002190 <ADCTVolta+0x50>)
 8002166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216a:	f7fe fa4d 	bl	8000608 <__aeabi_dmul>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4610      	mov	r0, r2
 8002174:	4619      	mov	r1, r3
 8002176:	f7fe fd1f 	bl	8000bb8 <__aeabi_d2f>
 800217a:	4603      	mov	r3, r0
 800217c:	ee07 3a90 	vmov	s15, r3
}
 8002180:	eeb0 0a67 	vmov.f32	s0, s15
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	f3af 8000 	nop.w
 8002190:	66666666 	.word	0x66666666
 8002194:	400a6666 	.word	0x400a6666
 8002198:	40b00000 	.word	0x40b00000
 800219c:	00000000 	.word	0x00000000

080021a0 <TempEquat>:

float TempEquat(float Vs){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	ed87 0a01 	vstr	s0, [r7, #4]
	//Vs = V tmp read , V25= 0.76V, Avg_slope = 2.5 mV
	return ((Vs - 0.76)/(0.0025)) + 25.0; //2.5*0.001
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe f9d4 	bl	8000558 <__aeabi_f2d>
 80021b0:	a314      	add	r3, pc, #80	; (adr r3, 8002204 <TempEquat+0x64>)
 80021b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b6:	f7fe f86f 	bl	8000298 <__aeabi_dsub>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4610      	mov	r0, r2
 80021c0:	4619      	mov	r1, r3
 80021c2:	a312      	add	r3, pc, #72	; (adr r3, 800220c <TempEquat+0x6c>)
 80021c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c8:	f7fe fb48 	bl	800085c <__aeabi_ddiv>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4610      	mov	r0, r2
 80021d2:	4619      	mov	r1, r3
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	4b09      	ldr	r3, [pc, #36]	; (8002200 <TempEquat+0x60>)
 80021da:	f7fe f85f 	bl	800029c <__adddf3>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	f7fe fce7 	bl	8000bb8 <__aeabi_d2f>
 80021ea:	4603      	mov	r3, r0
 80021ec:	ee07 3a90 	vmov	s15, r3
}
 80021f0:	eeb0 0a67 	vmov.f32	s0, s15
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	f3af 8000 	nop.w
 8002200:	40390000 	.word	0x40390000
 8002204:	851eb852 	.word	0x851eb852
 8002208:	3fe851eb 	.word	0x3fe851eb
 800220c:	47ae147b 	.word	0x47ae147b
 8002210:	3f647ae1 	.word	0x3f647ae1

08002214 <Compare_pin_32>:
//		 }
//
//	}
//}

void Compare_pin_32(uint32_t raw32, uint16_t *Lista_GPIOx, uint8_t gpst,char *outchar){
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	b089      	sub	sp, #36	; 0x24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	603b      	str	r3, [r7, #0]
 8002220:	4613      	mov	r3, r2
 8002222:	71fb      	strb	r3, [r7, #7]
	 * 	@param raw32       rawuint32_t data given from gpio_testscript functions
	 * 	@param Lista_GPIOx List of GPIOs bank need to be checked
	 * 	@param gpst        select report type [0 - PA_] [1 - PB_] [2 - PC_]
	 * 	@param outchar     char for record the compare result report
	 * */
	uint16_t raw32_N = raw32 & 0xFFFF;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	83bb      	strh	r3, [r7, #28]
	uint16_t raw32_P = (raw32 >> 16) & 0xFFFF;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	0c1b      	lsrs	r3, r3, #16
 800222c:	837b      	strh	r3, [r7, #26]
	uint8_t iaa, iab, cntr_w = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	77fb      	strb	r3, [r7, #31]
	char aadd[6];

	for(register int i = 0;i < 16;i++){
 8002232:	2400      	movs	r4, #0
 8002234:	e067      	b.n	8002306 <Compare_pin_32+0xf2>
		if(Lista_GPIOx[i] >= 20){break;}
 8002236:	4623      	mov	r3, r4
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	4413      	add	r3, r2
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	2b13      	cmp	r3, #19
 8002242:	d863      	bhi.n	800230c <Compare_pin_32+0xf8>

		iaa = (raw32_N >> Lista_GPIOx[i]) & 0x01;
 8002244:	8bbb      	ldrh	r3, [r7, #28]
 8002246:	4622      	mov	r2, r4
 8002248:	0052      	lsls	r2, r2, #1
 800224a:	68b9      	ldr	r1, [r7, #8]
 800224c:	440a      	add	r2, r1
 800224e:	8812      	ldrh	r2, [r2, #0]
 8002250:	4113      	asrs	r3, r2
 8002252:	b2db      	uxtb	r3, r3
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	767b      	strb	r3, [r7, #25]
		iab = (raw32_P >> Lista_GPIOx[i]) & 0x01;
 800225a:	8b7b      	ldrh	r3, [r7, #26]
 800225c:	4622      	mov	r2, r4
 800225e:	0052      	lsls	r2, r2, #1
 8002260:	68b9      	ldr	r1, [r7, #8]
 8002262:	440a      	add	r2, r1
 8002264:	8812      	ldrh	r2, [r2, #0]
 8002266:	4113      	asrs	r3, r2
 8002268:	b2db      	uxtb	r3, r3
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	763b      	strb	r3, [r7, #24]
		 if(iaa == iab){
 8002270:	7e7a      	ldrb	r2, [r7, #25]
 8002272:	7e3b      	ldrb	r3, [r7, #24]
 8002274:	429a      	cmp	r2, r3
 8002276:	d145      	bne.n	8002304 <Compare_pin_32+0xf0>

			 cntr_w++; // count if match
 8002278:	7ffb      	ldrb	r3, [r7, #31]
 800227a:	3301      	adds	r3, #1
 800227c:	77fb      	strb	r3, [r7, #31]

			 switch(gpst){
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d00f      	beq.n	80022a4 <Compare_pin_32+0x90>
 8002284:	2b02      	cmp	r3, #2
 8002286:	d01b      	beq.n	80022c0 <Compare_pin_32+0xac>
			 default:
			 case 0: // A
				 sprintf(aadd, "PA%d", (uint8_t)Lista_GPIOx[i]); //
 8002288:	4623      	mov	r3, r4
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	4413      	add	r3, r2
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	b2db      	uxtb	r3, r3
 8002294:	461a      	mov	r2, r3
 8002296:	f107 0310 	add.w	r3, r7, #16
 800229a:	4927      	ldr	r1, [pc, #156]	; (8002338 <Compare_pin_32+0x124>)
 800229c:	4618      	mov	r0, r3
 800229e:	f004 faab 	bl	80067f8 <siprintf>
				 break;
 80022a2:	e01b      	b.n	80022dc <Compare_pin_32+0xc8>
			 case 1: // B
			 	 sprintf(aadd, "PB%d", (uint8_t)Lista_GPIOx[i]); //
 80022a4:	4623      	mov	r3, r4
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	4413      	add	r3, r2
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	461a      	mov	r2, r3
 80022b2:	f107 0310 	add.w	r3, r7, #16
 80022b6:	4921      	ldr	r1, [pc, #132]	; (800233c <Compare_pin_32+0x128>)
 80022b8:	4618      	mov	r0, r3
 80022ba:	f004 fa9d 	bl	80067f8 <siprintf>
			 	 break;
 80022be:	e00d      	b.n	80022dc <Compare_pin_32+0xc8>
			 case 2: // C
			 	 sprintf(aadd, "PC%d", (uint8_t)Lista_GPIOx[i]); //
 80022c0:	4623      	mov	r3, r4
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	4413      	add	r3, r2
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	461a      	mov	r2, r3
 80022ce:	f107 0310 	add.w	r3, r7, #16
 80022d2:	491b      	ldr	r1, [pc, #108]	; (8002340 <Compare_pin_32+0x12c>)
 80022d4:	4618      	mov	r0, r3
 80022d6:	f004 fa8f 	bl	80067f8 <siprintf>
			 	 break;
 80022da:	bf00      	nop

			 }
			 strncat(outchar, aadd, 4);
 80022dc:	f107 0310 	add.w	r3, r7, #16
 80022e0:	2204      	movs	r2, #4
 80022e2:	4619      	mov	r1, r3
 80022e4:	6838      	ldr	r0, [r7, #0]
 80022e6:	f004 faa7 	bl	8006838 <strncat>
			 sprintf(aadd, " ");
 80022ea:	f107 0310 	add.w	r3, r7, #16
 80022ee:	4915      	ldr	r1, [pc, #84]	; (8002344 <Compare_pin_32+0x130>)
 80022f0:	4618      	mov	r0, r3
 80022f2:	f004 fa81 	bl	80067f8 <siprintf>
			 strncat(outchar, aadd, 1);
 80022f6:	f107 0310 	add.w	r3, r7, #16
 80022fa:	2201      	movs	r2, #1
 80022fc:	4619      	mov	r1, r3
 80022fe:	6838      	ldr	r0, [r7, #0]
 8002300:	f004 fa9a 	bl	8006838 <strncat>
	for(register int i = 0;i < 16;i++){
 8002304:	3401      	adds	r4, #1
 8002306:	2c0f      	cmp	r4, #15
 8002308:	dd95      	ble.n	8002236 <Compare_pin_32+0x22>
 800230a:	e000      	b.n	800230e <Compare_pin_32+0xfa>
		if(Lista_GPIOx[i] >= 20){break;}
 800230c:	bf00      	nop
		 }
	}

	if(!cntr_w){
 800230e:	7ffb      	ldrb	r3, [r7, #31]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d10c      	bne.n	800232e <Compare_pin_32+0x11a>
		sprintf(aadd, "_PASS");
 8002314:	f107 0310 	add.w	r3, r7, #16
 8002318:	490b      	ldr	r1, [pc, #44]	; (8002348 <Compare_pin_32+0x134>)
 800231a:	4618      	mov	r0, r3
 800231c:	f004 fa6c 	bl	80067f8 <siprintf>
		strncat(outchar, aadd, 7);
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	2207      	movs	r2, #7
 8002326:	4619      	mov	r1, r3
 8002328:	6838      	ldr	r0, [r7, #0]
 800232a:	f004 fa85 	bl	8006838 <strncat>
	}
}
 800232e:	bf00      	nop
 8002330:	3724      	adds	r7, #36	; 0x24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd90      	pop	{r4, r7, pc}
 8002336:	bf00      	nop
 8002338:	08008dbc 	.word	0x08008dbc
 800233c:	08008dc4 	.word	0x08008dc4
 8002340:	08008dcc 	.word	0x08008dcc
 8002344:	08008dd4 	.word	0x08008dd4
 8002348:	08008dd8 	.word	0x08008dd8

0800234c <HAL_GPIO_EXTI_Callback>:



//// ----------------GPIO_EXTI_Callback-----------------------------------------

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 8002356:	88fb      	ldrh	r3, [r7, #6]
 8002358:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800235c:	d113      	bne.n	8002386 <HAL_GPIO_EXTI_Callback+0x3a>
		bluecounter++;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <HAL_GPIO_EXTI_Callback+0x48>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <HAL_GPIO_EXTI_Callback+0x48>)
 8002368:	701a      	strb	r2, [r3, #0]
		bluecounter%=4;
 800236a:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <HAL_GPIO_EXTI_Callback+0x48>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	b2da      	uxtb	r2, r3
 8002374:	4b07      	ldr	r3, [pc, #28]	; (8002394 <HAL_GPIO_EXTI_Callback+0x48>)
 8002376:	701a      	strb	r2, [r3, #0]

		flag_gpioselftest = 1;
 8002378:	4b07      	ldr	r3, [pc, #28]	; (8002398 <HAL_GPIO_EXTI_Callback+0x4c>)
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]
		VR_Cli.Mark.Flag_ger = VRF_GPIO_Runalltest;
 800237e:	4b07      	ldr	r3, [pc, #28]	; (800239c <HAL_GPIO_EXTI_Callback+0x50>)
 8002380:	2202      	movs	r2, #2
 8002382:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
#endif


		}
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000514 	.word	0x20000514
 8002398:	20000534 	.word	0x20000534
 800239c:	20000538 	.word	0x20000538

080023a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023a4:	b672      	cpsid	i
}
 80023a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <Error_Handler+0x8>
	...

080023ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	607b      	str	r3, [r7, #4]
 80023b6:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <HAL_MspInit+0x4c>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	4a0f      	ldr	r2, [pc, #60]	; (80023f8 <HAL_MspInit+0x4c>)
 80023bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023c0:	6453      	str	r3, [r2, #68]	; 0x44
 80023c2:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <HAL_MspInit+0x4c>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ca:	607b      	str	r3, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	603b      	str	r3, [r7, #0]
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <HAL_MspInit+0x4c>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	4a08      	ldr	r2, [pc, #32]	; (80023f8 <HAL_MspInit+0x4c>)
 80023d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023dc:	6413      	str	r3, [r2, #64]	; 0x40
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_MspInit+0x4c>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e6:	603b      	str	r3, [r7, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80023ea:	2007      	movs	r0, #7
 80023ec:	f000 ffca 	bl	8003384 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40023800 	.word	0x40023800

080023fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0b      	ldr	r2, [pc, #44]	; (8002438 <HAL_ADC_MspInit+0x3c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d10d      	bne.n	800242a <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_ADC_MspInit+0x40>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002416:	4a09      	ldr	r2, [pc, #36]	; (800243c <HAL_ADC_MspInit+0x40>)
 8002418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241c:	6453      	str	r3, [r2, #68]	; 0x44
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <HAL_ADC_MspInit+0x40>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40012000 	.word	0x40012000
 800243c:	40023800 	.word	0x40023800

08002440 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0b      	ldr	r2, [pc, #44]	; (800247c <HAL_TIM_Base_MspInit+0x3c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d10d      	bne.n	800246e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <HAL_TIM_Base_MspInit+0x40>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	4a09      	ldr	r2, [pc, #36]	; (8002480 <HAL_TIM_Base_MspInit+0x40>)
 800245c:	f043 0302 	orr.w	r3, r3, #2
 8002460:	6413      	str	r3, [r2, #64]	; 0x40
 8002462:	4b07      	ldr	r3, [pc, #28]	; (8002480 <HAL_TIM_Base_MspInit+0x40>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40000400 	.word	0x40000400
 8002480:	40023800 	.word	0x40023800

08002484 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b088      	sub	sp, #32
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 030c 	add.w	r3, r7, #12
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a12      	ldr	r2, [pc, #72]	; (80024ec <HAL_TIM_MspPostInit+0x68>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d11d      	bne.n	80024e2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <HAL_TIM_MspPostInit+0x6c>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	4a10      	ldr	r2, [pc, #64]	; (80024f0 <HAL_TIM_MspPostInit+0x6c>)
 80024b0:	f043 0302 	orr.w	r3, r3, #2
 80024b4:	6313      	str	r3, [r2, #48]	; 0x30
 80024b6:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <HAL_TIM_MspPostInit+0x6c>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024c2:	2310      	movs	r3, #16
 80024c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024d2:	2302      	movs	r3, #2
 80024d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d6:	f107 030c 	add.w	r3, r7, #12
 80024da:	4619      	mov	r1, r3
 80024dc:	4805      	ldr	r0, [pc, #20]	; (80024f4 <HAL_TIM_MspPostInit+0x70>)
 80024de:	f001 fb03 	bl	8003ae8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024e2:	bf00      	nop
 80024e4:	3720      	adds	r7, #32
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40000400 	.word	0x40000400
 80024f0:	40023800 	.word	0x40023800
 80024f4:	40020400 	.word	0x40020400

080024f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b08c      	sub	sp, #48	; 0x30
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002500:	f107 031c 	add.w	r3, r7, #28
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a4a      	ldr	r2, [pc, #296]	; (8002640 <HAL_UART_MspInit+0x148>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d12c      	bne.n	8002574 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	61bb      	str	r3, [r7, #24]
 800251e:	4b49      	ldr	r3, [pc, #292]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	4a48      	ldr	r2, [pc, #288]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002528:	6413      	str	r3, [r2, #64]	; 0x40
 800252a:	4b46      	ldr	r3, [pc, #280]	; (8002644 <HAL_UART_MspInit+0x14c>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	61bb      	str	r3, [r7, #24]
 8002534:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	4b42      	ldr	r3, [pc, #264]	; (8002644 <HAL_UART_MspInit+0x14c>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	4a41      	ldr	r2, [pc, #260]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002540:	f043 0301 	orr.w	r3, r3, #1
 8002544:	6313      	str	r3, [r2, #48]	; 0x30
 8002546:	4b3f      	ldr	r3, [pc, #252]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002552:	230c      	movs	r3, #12
 8002554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002556:	2302      	movs	r3, #2
 8002558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255e:	2303      	movs	r3, #3
 8002560:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002562:	2307      	movs	r3, #7
 8002564:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002566:	f107 031c 	add.w	r3, r7, #28
 800256a:	4619      	mov	r1, r3
 800256c:	4836      	ldr	r0, [pc, #216]	; (8002648 <HAL_UART_MspInit+0x150>)
 800256e:	f001 fabb 	bl	8003ae8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002572:	e060      	b.n	8002636 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART6)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a34      	ldr	r2, [pc, #208]	; (800264c <HAL_UART_MspInit+0x154>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d15b      	bne.n	8002636 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART6_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	613b      	str	r3, [r7, #16]
 8002582:	4b30      	ldr	r3, [pc, #192]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	4a2f      	ldr	r2, [pc, #188]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002588:	f043 0320 	orr.w	r3, r3, #32
 800258c:	6453      	str	r3, [r2, #68]	; 0x44
 800258e:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_UART_MspInit+0x14c>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	613b      	str	r3, [r7, #16]
 8002598:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	4b29      	ldr	r3, [pc, #164]	; (8002644 <HAL_UART_MspInit+0x14c>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	4a28      	ldr	r2, [pc, #160]	; (8002644 <HAL_UART_MspInit+0x14c>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	6313      	str	r3, [r2, #48]	; 0x30
 80025aa:	4b26      	ldr	r3, [pc, #152]	; (8002644 <HAL_UART_MspInit+0x14c>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80025b6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80025ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025bc:	2302      	movs	r3, #2
 80025be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c4:	2303      	movs	r3, #3
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80025c8:	2308      	movs	r3, #8
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	4619      	mov	r1, r3
 80025d2:	481d      	ldr	r0, [pc, #116]	; (8002648 <HAL_UART_MspInit+0x150>)
 80025d4:	f001 fa88 	bl	8003ae8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80025d8:	4b1d      	ldr	r3, [pc, #116]	; (8002650 <HAL_UART_MspInit+0x158>)
 80025da:	4a1e      	ldr	r2, [pc, #120]	; (8002654 <HAL_UART_MspInit+0x15c>)
 80025dc:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_UART_MspInit+0x158>)
 80025e0:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80025e4:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025e6:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <HAL_UART_MspInit+0x158>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ec:	4b18      	ldr	r3, [pc, #96]	; (8002650 <HAL_UART_MspInit+0x158>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025f2:	4b17      	ldr	r3, [pc, #92]	; (8002650 <HAL_UART_MspInit+0x158>)
 80025f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025f8:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_UART_MspInit+0x158>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002600:	4b13      	ldr	r3, [pc, #76]	; (8002650 <HAL_UART_MspInit+0x158>)
 8002602:	2200      	movs	r2, #0
 8002604:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_UART_MspInit+0x158>)
 8002608:	f44f 7280 	mov.w	r2, #256	; 0x100
 800260c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <HAL_UART_MspInit+0x158>)
 8002610:	2200      	movs	r2, #0
 8002612:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002614:	4b0e      	ldr	r3, [pc, #56]	; (8002650 <HAL_UART_MspInit+0x158>)
 8002616:	2200      	movs	r2, #0
 8002618:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800261a:	480d      	ldr	r0, [pc, #52]	; (8002650 <HAL_UART_MspInit+0x158>)
 800261c:	f000 fef4 	bl	8003408 <HAL_DMA_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_UART_MspInit+0x132>
      Error_Handler();
 8002626:	f7ff febb 	bl	80023a0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a08      	ldr	r2, [pc, #32]	; (8002650 <HAL_UART_MspInit+0x158>)
 800262e:	639a      	str	r2, [r3, #56]	; 0x38
 8002630:	4a07      	ldr	r2, [pc, #28]	; (8002650 <HAL_UART_MspInit+0x158>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002636:	bf00      	nop
 8002638:	3730      	adds	r7, #48	; 0x30
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40004400 	.word	0x40004400
 8002644:	40023800 	.word	0x40023800
 8002648:	40020000 	.word	0x40020000
 800264c:	40011400 	.word	0x40011400
 8002650:	20000498 	.word	0x20000498
 8002654:	40026428 	.word	0x40026428

08002658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800265c:	e7fe      	b.n	800265c <NMI_Handler+0x4>

0800265e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002662:	e7fe      	b.n	8002662 <HardFault_Handler+0x4>

08002664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002668:	e7fe      	b.n	8002668 <MemManage_Handler+0x4>

0800266a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800266e:	e7fe      	b.n	800266e <BusFault_Handler+0x4>

08002670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002674:	e7fe      	b.n	8002674 <UsageFault_Handler+0x4>

08002676 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002676:	b480      	push	{r7}
 8002678:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002692:	b480      	push	{r7}
 8002694:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002696:	bf00      	nop
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026a4:	f000 f968 	bl	8002978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}

080026ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80026b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80026b4:	f001 fbd0 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80026b8:	bf00      	nop
 80026ba:	bd80      	pop	{r7, pc}

080026bc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80026c0:	4802      	ldr	r0, [pc, #8]	; (80026cc <DMA2_Stream1_IRQHandler+0x10>)
 80026c2:	f000 ffa7 	bl	8003614 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000498 	.word	0x20000498

080026d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
	return 1;
 80026d4:	2301      	movs	r3, #1
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <_kill>:

int _kill(int pid, int sig)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026ea:	f003 fbe9 	bl	8005ec0 <__errno>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2216      	movs	r2, #22
 80026f2:	601a      	str	r2, [r3, #0]
	return -1;
 80026f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <_exit>:

void _exit (int status)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002708:	f04f 31ff 	mov.w	r1, #4294967295
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff ffe7 	bl	80026e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002712:	e7fe      	b.n	8002712 <_exit+0x12>

08002714 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
 8002724:	e00a      	b.n	800273c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002726:	f3af 8000 	nop.w
 800272a:	4601      	mov	r1, r0
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	60ba      	str	r2, [r7, #8]
 8002732:	b2ca      	uxtb	r2, r1
 8002734:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	3301      	adds	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	429a      	cmp	r2, r3
 8002742:	dbf0      	blt.n	8002726 <_read+0x12>
	}

return len;
 8002744:	687b      	ldr	r3, [r7, #4]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b086      	sub	sp, #24
 8002752:	af00      	add	r7, sp, #0
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800275a:	2300      	movs	r3, #0
 800275c:	617b      	str	r3, [r7, #20]
 800275e:	e009      	b.n	8002774 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	60ba      	str	r2, [r7, #8]
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	3301      	adds	r3, #1
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	429a      	cmp	r2, r3
 800277a:	dbf1      	blt.n	8002760 <_write+0x12>
	}
	return len;
 800277c:	687b      	ldr	r3, [r7, #4]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <_close>:

int _close(int file)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
	return -1;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027ae:	605a      	str	r2, [r3, #4]
	return 0;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <_isatty>:

int _isatty(int file)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
	return 1;
 80027c6:	2301      	movs	r3, #1
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
	return 0;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
	...

080027f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027f8:	4a14      	ldr	r2, [pc, #80]	; (800284c <_sbrk+0x5c>)
 80027fa:	4b15      	ldr	r3, [pc, #84]	; (8002850 <_sbrk+0x60>)
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002804:	4b13      	ldr	r3, [pc, #76]	; (8002854 <_sbrk+0x64>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d102      	bne.n	8002812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800280c:	4b11      	ldr	r3, [pc, #68]	; (8002854 <_sbrk+0x64>)
 800280e:	4a12      	ldr	r2, [pc, #72]	; (8002858 <_sbrk+0x68>)
 8002810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002812:	4b10      	ldr	r3, [pc, #64]	; (8002854 <_sbrk+0x64>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4413      	add	r3, r2
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	429a      	cmp	r2, r3
 800281e:	d207      	bcs.n	8002830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002820:	f003 fb4e 	bl	8005ec0 <__errno>
 8002824:	4603      	mov	r3, r0
 8002826:	220c      	movs	r2, #12
 8002828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800282a:	f04f 33ff 	mov.w	r3, #4294967295
 800282e:	e009      	b.n	8002844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002830:	4b08      	ldr	r3, [pc, #32]	; (8002854 <_sbrk+0x64>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002836:	4b07      	ldr	r3, [pc, #28]	; (8002854 <_sbrk+0x64>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4413      	add	r3, r2
 800283e:	4a05      	ldr	r2, [pc, #20]	; (8002854 <_sbrk+0x64>)
 8002840:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002842:	68fb      	ldr	r3, [r7, #12]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20020000 	.word	0x20020000
 8002850:	00000400 	.word	0x00000400
 8002854:	20000624 	.word	0x20000624
 8002858:	20000640 	.word	0x20000640

0800285c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <SystemInit+0x20>)
 8002862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002866:	4a05      	ldr	r2, [pc, #20]	; (800287c <SystemInit+0x20>)
 8002868:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800286c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002870:	bf00      	nop
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	e000ed00 	.word	0xe000ed00

08002880 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002880:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002884:	480d      	ldr	r0, [pc, #52]	; (80028bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002886:	490e      	ldr	r1, [pc, #56]	; (80028c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002888:	4a0e      	ldr	r2, [pc, #56]	; (80028c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800288c:	e002      	b.n	8002894 <LoopCopyDataInit>

0800288e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800288e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002892:	3304      	adds	r3, #4

08002894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002898:	d3f9      	bcc.n	800288e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800289a:	4a0b      	ldr	r2, [pc, #44]	; (80028c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800289c:	4c0b      	ldr	r4, [pc, #44]	; (80028cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800289e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028a0:	e001      	b.n	80028a6 <LoopFillZerobss>

080028a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028a4:	3204      	adds	r2, #4

080028a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a8:	d3fb      	bcc.n	80028a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028aa:	f7ff ffd7 	bl	800285c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028ae:	f003 fb0d 	bl	8005ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028b2:	f7fe ff3b 	bl	800172c <main>
  bx  lr    
 80028b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028c0:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 80028c4:	080091ec 	.word	0x080091ec
  ldr r2, =_sbss
 80028c8:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 80028cc:	2000063c 	.word	0x2000063c

080028d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028d0:	e7fe      	b.n	80028d0 <ADC_IRQHandler>
	...

080028d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028d8:	4b0e      	ldr	r3, [pc, #56]	; (8002914 <HAL_Init+0x40>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0d      	ldr	r2, [pc, #52]	; (8002914 <HAL_Init+0x40>)
 80028de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028e4:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_Init+0x40>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a0a      	ldr	r2, [pc, #40]	; (8002914 <HAL_Init+0x40>)
 80028ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f0:	4b08      	ldr	r3, [pc, #32]	; (8002914 <HAL_Init+0x40>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a07      	ldr	r2, [pc, #28]	; (8002914 <HAL_Init+0x40>)
 80028f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028fc:	2003      	movs	r0, #3
 80028fe:	f000 fd41 	bl	8003384 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002902:	2000      	movs	r0, #0
 8002904:	f000 f808 	bl	8002918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002908:	f7ff fd50 	bl	80023ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023c00 	.word	0x40023c00

08002918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002920:	4b12      	ldr	r3, [pc, #72]	; (800296c <HAL_InitTick+0x54>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b12      	ldr	r3, [pc, #72]	; (8002970 <HAL_InitTick+0x58>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	4619      	mov	r1, r3
 800292a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800292e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	4618      	mov	r0, r3
 8002938:	f000 fd59 	bl	80033ee <HAL_SYSTICK_Config>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e00e      	b.n	8002964 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d80a      	bhi.n	8002962 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800294c:	2200      	movs	r2, #0
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	f04f 30ff 	mov.w	r0, #4294967295
 8002954:	f000 fd21 	bl	800339a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002958:	4a06      	ldr	r2, [pc, #24]	; (8002974 <HAL_InitTick+0x5c>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e000      	b.n	8002964 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000178 	.word	0x20000178
 8002970:	20000180 	.word	0x20000180
 8002974:	2000017c 	.word	0x2000017c

08002978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800297c:	4b06      	ldr	r3, [pc, #24]	; (8002998 <HAL_IncTick+0x20>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_IncTick+0x24>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4413      	add	r3, r2
 8002988:	4a04      	ldr	r2, [pc, #16]	; (800299c <HAL_IncTick+0x24>)
 800298a:	6013      	str	r3, [r2, #0]
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000180 	.word	0x20000180
 800299c:	20000628 	.word	0x20000628

080029a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return uwTick;
 80029a4:	4b03      	ldr	r3, [pc, #12]	; (80029b4 <HAL_GetTick+0x14>)
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	20000628 	.word	0x20000628

080029b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c0:	f7ff ffee 	bl	80029a0 <HAL_GetTick>
 80029c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d0:	d005      	beq.n	80029de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <HAL_Delay+0x44>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4413      	add	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029de:	bf00      	nop
 80029e0:	f7ff ffde 	bl	80029a0 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d8f7      	bhi.n	80029e0 <HAL_Delay+0x28>
  {
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000180 	.word	0x20000180

08002a00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e033      	b.n	8002a7e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d109      	bne.n	8002a32 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fcec 	bl	80023fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f003 0310 	and.w	r3, r3, #16
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d118      	bne.n	8002a70 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a46:	f023 0302 	bic.w	r3, r3, #2
 8002a4a:	f043 0202 	orr.w	r2, r3, #2
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 faca 	bl	8002fec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	f023 0303 	bic.w	r3, r3, #3
 8002a66:	f043 0201 	orr.w	r2, r3, #1
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	641a      	str	r2, [r3, #64]	; 0x40
 8002a6e:	e001      	b.n	8002a74 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_ADC_Start+0x1a>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e097      	b.n	8002bd2 <HAL_ADC_Start+0x14a>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d018      	beq.n	8002aea <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 0201 	orr.w	r2, r2, #1
 8002ac6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ac8:	4b45      	ldr	r3, [pc, #276]	; (8002be0 <HAL_ADC_Start+0x158>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a45      	ldr	r2, [pc, #276]	; (8002be4 <HAL_ADC_Start+0x15c>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	0c9a      	lsrs	r2, r3, #18
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	4413      	add	r3, r2
 8002ada:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002adc:	e002      	b.n	8002ae4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f9      	bne.n	8002ade <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d15f      	bne.n	8002bb8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b00:	f023 0301 	bic.w	r3, r3, #1
 8002b04:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d007      	beq.n	8002b2a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b22:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b36:	d106      	bne.n	8002b46 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3c:	f023 0206 	bic.w	r2, r3, #6
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	645a      	str	r2, [r3, #68]	; 0x44
 8002b44:	e002      	b.n	8002b4c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b54:	4b24      	ldr	r3, [pc, #144]	; (8002be8 <HAL_ADC_Start+0x160>)
 8002b56:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b60:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f003 031f 	and.w	r3, r3, #31
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d10f      	bne.n	8002b8e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d129      	bne.n	8002bd0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	e020      	b.n	8002bd0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a16      	ldr	r2, [pc, #88]	; (8002bec <HAL_ADC_Start+0x164>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d11b      	bne.n	8002bd0 <HAL_ADC_Start+0x148>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d114      	bne.n	8002bd0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bb4:	609a      	str	r2, [r3, #8]
 8002bb6:	e00b      	b.n	8002bd0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	f043 0210 	orr.w	r2, r3, #16
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc8:	f043 0201 	orr.w	r2, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	20000178 	.word	0x20000178
 8002be4:	431bde83 	.word	0x431bde83
 8002be8:	40012300 	.word	0x40012300
 8002bec:	40012000 	.word	0x40012000

08002bf0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <HAL_ADC_Stop+0x16>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e021      	b.n	8002c4a <HAL_ADC_Stop+0x5a>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 0201 	bic.w	r2, r2, #1
 8002c1c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d109      	bne.n	8002c40 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c34:	f023 0301 	bic.w	r3, r3, #1
 8002c38:	f043 0201 	orr.w	r2, r3, #1
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b084      	sub	sp, #16
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
 8002c5e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c72:	d113      	bne.n	8002c9c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c82:	d10b      	bne.n	8002c9c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c88:	f043 0220 	orr.w	r2, r3, #32
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e063      	b.n	8002d64 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002c9c:	f7ff fe80 	bl	80029a0 <HAL_GetTick>
 8002ca0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ca2:	e021      	b.n	8002ce8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002caa:	d01d      	beq.n	8002ce8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d007      	beq.n	8002cc2 <HAL_ADC_PollForConversion+0x6c>
 8002cb2:	f7ff fe75 	bl	80029a0 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d212      	bcs.n	8002ce8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d00b      	beq.n	8002ce8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	f043 0204 	orr.w	r2, r3, #4
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e03d      	b.n	8002d64 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d1d6      	bne.n	8002ca4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f06f 0212 	mvn.w	r2, #18
 8002cfe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d123      	bne.n	8002d62 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d11f      	bne.n	8002d62 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d28:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d006      	beq.n	8002d3e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d111      	bne.n	8002d62 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d105      	bne.n	8002d62 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	f043 0201 	orr.w	r2, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_ADC_ConfigChannel+0x1c>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e113      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x244>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2b09      	cmp	r3, #9
 8002db2:	d925      	bls.n	8002e00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68d9      	ldr	r1, [r3, #12]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4413      	add	r3, r2
 8002dc8:	3b1e      	subs	r3, #30
 8002dca:	2207      	movs	r2, #7
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43da      	mvns	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	400a      	ands	r2, r1
 8002dd8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68d9      	ldr	r1, [r3, #12]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	4618      	mov	r0, r3
 8002dec:	4603      	mov	r3, r0
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	4403      	add	r3, r0
 8002df2:	3b1e      	subs	r3, #30
 8002df4:	409a      	lsls	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	e022      	b.n	8002e46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6919      	ldr	r1, [r3, #16]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4613      	mov	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4413      	add	r3, r2
 8002e14:	2207      	movs	r2, #7
 8002e16:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1a:	43da      	mvns	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	400a      	ands	r2, r1
 8002e22:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6919      	ldr	r1, [r3, #16]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4618      	mov	r0, r3
 8002e36:	4603      	mov	r3, r0
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	4403      	add	r3, r0
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b06      	cmp	r3, #6
 8002e4c:	d824      	bhi.n	8002e98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3b05      	subs	r3, #5
 8002e60:	221f      	movs	r2, #31
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43da      	mvns	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	400a      	ands	r2, r1
 8002e6e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	4613      	mov	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4413      	add	r3, r2
 8002e88:	3b05      	subs	r3, #5
 8002e8a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	635a      	str	r2, [r3, #52]	; 0x34
 8002e96:	e04c      	b.n	8002f32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b0c      	cmp	r3, #12
 8002e9e:	d824      	bhi.n	8002eea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	3b23      	subs	r3, #35	; 0x23
 8002eb2:	221f      	movs	r2, #31
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43da      	mvns	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	400a      	ands	r2, r1
 8002ec0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	3b23      	subs	r3, #35	; 0x23
 8002edc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ee8:	e023      	b.n	8002f32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4413      	add	r3, r2
 8002efa:	3b41      	subs	r3, #65	; 0x41
 8002efc:	221f      	movs	r2, #31
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43da      	mvns	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	400a      	ands	r2, r1
 8002f0a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	4618      	mov	r0, r3
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4413      	add	r3, r2
 8002f24:	3b41      	subs	r3, #65	; 0x41
 8002f26:	fa00 f203 	lsl.w	r2, r0, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f32:	4b29      	ldr	r3, [pc, #164]	; (8002fd8 <HAL_ADC_ConfigChannel+0x250>)
 8002f34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a28      	ldr	r2, [pc, #160]	; (8002fdc <HAL_ADC_ConfigChannel+0x254>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d10f      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x1d8>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b12      	cmp	r3, #18
 8002f46:	d10b      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a1d      	ldr	r2, [pc, #116]	; (8002fdc <HAL_ADC_ConfigChannel+0x254>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d12b      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x23a>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a1c      	ldr	r2, [pc, #112]	; (8002fe0 <HAL_ADC_ConfigChannel+0x258>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d003      	beq.n	8002f7c <HAL_ADC_ConfigChannel+0x1f4>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2b11      	cmp	r3, #17
 8002f7a:	d122      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a11      	ldr	r2, [pc, #68]	; (8002fe0 <HAL_ADC_ConfigChannel+0x258>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d111      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f9e:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <HAL_ADC_ConfigChannel+0x25c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a11      	ldr	r2, [pc, #68]	; (8002fe8 <HAL_ADC_ConfigChannel+0x260>)
 8002fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa8:	0c9a      	lsrs	r2, r3, #18
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fb4:	e002      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f9      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	40012300 	.word	0x40012300
 8002fdc:	40012000 	.word	0x40012000
 8002fe0:	10000012 	.word	0x10000012
 8002fe4:	20000178 	.word	0x20000178
 8002fe8:	431bde83 	.word	0x431bde83

08002fec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ff4:	4b79      	ldr	r3, [pc, #484]	; (80031dc <ADC_Init+0x1f0>)
 8002ff6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	431a      	orrs	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003020:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6859      	ldr	r1, [r3, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	021a      	lsls	r2, r3, #8
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	430a      	orrs	r2, r1
 8003034:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003044:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6859      	ldr	r1, [r3, #4]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003066:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6899      	ldr	r1, [r3, #8]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307e:	4a58      	ldr	r2, [pc, #352]	; (80031e0 <ADC_Init+0x1f4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d022      	beq.n	80030ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003092:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6899      	ldr	r1, [r3, #8]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6899      	ldr	r1, [r3, #8]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	609a      	str	r2, [r3, #8]
 80030c8:	e00f      	b.n	80030ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0202 	bic.w	r2, r2, #2
 80030f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6899      	ldr	r1, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	7e1b      	ldrb	r3, [r3, #24]
 8003104:	005a      	lsls	r2, r3, #1
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d01b      	beq.n	8003150 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003126:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003136:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6859      	ldr	r1, [r3, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	3b01      	subs	r3, #1
 8003144:	035a      	lsls	r2, r3, #13
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	e007      	b.n	8003160 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800315e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800316e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	3b01      	subs	r3, #1
 800317c:	051a      	lsls	r2, r3, #20
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003194:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6899      	ldr	r1, [r3, #8]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031a2:	025a      	lsls	r2, r3, #9
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6899      	ldr	r1, [r3, #8]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	029a      	lsls	r2, r3, #10
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	609a      	str	r2, [r3, #8]
}
 80031d0:	bf00      	nop
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	40012300 	.word	0x40012300
 80031e0:	0f000001 	.word	0x0f000001

080031e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031f4:	4b0c      	ldr	r3, [pc, #48]	; (8003228 <__NVIC_SetPriorityGrouping+0x44>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003200:	4013      	ands	r3, r2
 8003202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800320c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003216:	4a04      	ldr	r2, [pc, #16]	; (8003228 <__NVIC_SetPriorityGrouping+0x44>)
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	60d3      	str	r3, [r2, #12]
}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003230:	4b04      	ldr	r3, [pc, #16]	; (8003244 <__NVIC_GetPriorityGrouping+0x18>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	0a1b      	lsrs	r3, r3, #8
 8003236:	f003 0307 	and.w	r3, r3, #7
}
 800323a:	4618      	mov	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	e000ed00 	.word	0xe000ed00

08003248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	4603      	mov	r3, r0
 8003250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003256:	2b00      	cmp	r3, #0
 8003258:	db0b      	blt.n	8003272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	f003 021f 	and.w	r2, r3, #31
 8003260:	4907      	ldr	r1, [pc, #28]	; (8003280 <__NVIC_EnableIRQ+0x38>)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	095b      	lsrs	r3, r3, #5
 8003268:	2001      	movs	r0, #1
 800326a:	fa00 f202 	lsl.w	r2, r0, r2
 800326e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	e000e100 	.word	0xe000e100

08003284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	6039      	str	r1, [r7, #0]
 800328e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003294:	2b00      	cmp	r3, #0
 8003296:	db0a      	blt.n	80032ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	b2da      	uxtb	r2, r3
 800329c:	490c      	ldr	r1, [pc, #48]	; (80032d0 <__NVIC_SetPriority+0x4c>)
 800329e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a2:	0112      	lsls	r2, r2, #4
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	440b      	add	r3, r1
 80032a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032ac:	e00a      	b.n	80032c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	4908      	ldr	r1, [pc, #32]	; (80032d4 <__NVIC_SetPriority+0x50>)
 80032b4:	79fb      	ldrb	r3, [r7, #7]
 80032b6:	f003 030f 	and.w	r3, r3, #15
 80032ba:	3b04      	subs	r3, #4
 80032bc:	0112      	lsls	r2, r2, #4
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	440b      	add	r3, r1
 80032c2:	761a      	strb	r2, [r3, #24]
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000e100 	.word	0xe000e100
 80032d4:	e000ed00 	.word	0xe000ed00

080032d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d8:	b480      	push	{r7}
 80032da:	b089      	sub	sp, #36	; 0x24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	f1c3 0307 	rsb	r3, r3, #7
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	bf28      	it	cs
 80032f6:	2304      	movcs	r3, #4
 80032f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	3304      	adds	r3, #4
 80032fe:	2b06      	cmp	r3, #6
 8003300:	d902      	bls.n	8003308 <NVIC_EncodePriority+0x30>
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	3b03      	subs	r3, #3
 8003306:	e000      	b.n	800330a <NVIC_EncodePriority+0x32>
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800330c:	f04f 32ff 	mov.w	r2, #4294967295
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	43da      	mvns	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	401a      	ands	r2, r3
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003320:	f04f 31ff 	mov.w	r1, #4294967295
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	fa01 f303 	lsl.w	r3, r1, r3
 800332a:	43d9      	mvns	r1, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003330:	4313      	orrs	r3, r2
         );
}
 8003332:	4618      	mov	r0, r3
 8003334:	3724      	adds	r7, #36	; 0x24
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
	...

08003340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3b01      	subs	r3, #1
 800334c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003350:	d301      	bcc.n	8003356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003352:	2301      	movs	r3, #1
 8003354:	e00f      	b.n	8003376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003356:	4a0a      	ldr	r2, [pc, #40]	; (8003380 <SysTick_Config+0x40>)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3b01      	subs	r3, #1
 800335c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800335e:	210f      	movs	r1, #15
 8003360:	f04f 30ff 	mov.w	r0, #4294967295
 8003364:	f7ff ff8e 	bl	8003284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003368:	4b05      	ldr	r3, [pc, #20]	; (8003380 <SysTick_Config+0x40>)
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800336e:	4b04      	ldr	r3, [pc, #16]	; (8003380 <SysTick_Config+0x40>)
 8003370:	2207      	movs	r2, #7
 8003372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	e000e010 	.word	0xe000e010

08003384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f7ff ff29 	bl	80031e4 <__NVIC_SetPriorityGrouping>
}
 8003392:	bf00      	nop
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800339a:	b580      	push	{r7, lr}
 800339c:	b086      	sub	sp, #24
 800339e:	af00      	add	r7, sp, #0
 80033a0:	4603      	mov	r3, r0
 80033a2:	60b9      	str	r1, [r7, #8]
 80033a4:	607a      	str	r2, [r7, #4]
 80033a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033ac:	f7ff ff3e 	bl	800322c <__NVIC_GetPriorityGrouping>
 80033b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	68b9      	ldr	r1, [r7, #8]
 80033b6:	6978      	ldr	r0, [r7, #20]
 80033b8:	f7ff ff8e 	bl	80032d8 <NVIC_EncodePriority>
 80033bc:	4602      	mov	r2, r0
 80033be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033c2:	4611      	mov	r1, r2
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff ff5d 	bl	8003284 <__NVIC_SetPriority>
}
 80033ca:	bf00      	nop
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b082      	sub	sp, #8
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	4603      	mov	r3, r0
 80033da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff ff31 	bl	8003248 <__NVIC_EnableIRQ>
}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b082      	sub	sp, #8
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7ff ffa2 	bl	8003340 <SysTick_Config>
 80033fc:	4603      	mov	r3, r0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003414:	f7ff fac4 	bl	80029a0 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e099      	b.n	8003558 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0201 	bic.w	r2, r2, #1
 8003442:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003444:	e00f      	b.n	8003466 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003446:	f7ff faab 	bl	80029a0 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b05      	cmp	r3, #5
 8003452:	d908      	bls.n	8003466 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2220      	movs	r2, #32
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2203      	movs	r2, #3
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e078      	b.n	8003558 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e8      	bne.n	8003446 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	4b38      	ldr	r3, [pc, #224]	; (8003560 <HAL_DMA_Init+0x158>)
 8003480:	4013      	ands	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003492:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800349e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d107      	bne.n	80034d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c8:	4313      	orrs	r3, r2
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f023 0307 	bic.w	r3, r3, #7
 80034e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	d117      	bne.n	800352a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00e      	beq.n	800352a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 fa6f 	bl	80039f0 <DMA_CheckFifoParam>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d008      	beq.n	800352a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2240      	movs	r2, #64	; 0x40
 800351c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003526:	2301      	movs	r3, #1
 8003528:	e016      	b.n	8003558 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 fa26 	bl	8003984 <DMA_CalcBaseAndBitshift>
 8003538:	4603      	mov	r3, r0
 800353a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003540:	223f      	movs	r2, #63	; 0x3f
 8003542:	409a      	lsls	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3718      	adds	r7, #24
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	f010803f 	.word	0xf010803f

08003564 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_DMA_Start_IT+0x26>
 8003586:	2302      	movs	r3, #2
 8003588:	e040      	b.n	800360c <HAL_DMA_Start_IT+0xa8>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b01      	cmp	r3, #1
 800359c:	d12f      	bne.n	80035fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2202      	movs	r2, #2
 80035a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	68b9      	ldr	r1, [r7, #8]
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 f9b8 	bl	8003928 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035bc:	223f      	movs	r2, #63	; 0x3f
 80035be:	409a      	lsls	r2, r3
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f042 0216 	orr.w	r2, r2, #22
 80035d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d007      	beq.n	80035ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 0208 	orr.w	r2, r2, #8
 80035ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	e005      	b.n	800360a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003606:	2302      	movs	r3, #2
 8003608:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800360a:	7dfb      	ldrb	r3, [r7, #23]
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800361c:	2300      	movs	r3, #0
 800361e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003620:	4b8e      	ldr	r3, [pc, #568]	; (800385c <HAL_DMA_IRQHandler+0x248>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a8e      	ldr	r2, [pc, #568]	; (8003860 <HAL_DMA_IRQHandler+0x24c>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	0a9b      	lsrs	r3, r3, #10
 800362c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003632:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363e:	2208      	movs	r2, #8
 8003640:	409a      	lsls	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4013      	ands	r3, r2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d01a      	beq.n	8003680 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d013      	beq.n	8003680 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f022 0204 	bic.w	r2, r2, #4
 8003666:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366c:	2208      	movs	r2, #8
 800366e:	409a      	lsls	r2, r3
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003678:	f043 0201 	orr.w	r2, r3, #1
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003684:	2201      	movs	r2, #1
 8003686:	409a      	lsls	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4013      	ands	r3, r2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d012      	beq.n	80036b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00b      	beq.n	80036b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a2:	2201      	movs	r2, #1
 80036a4:	409a      	lsls	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ae:	f043 0202 	orr.w	r2, r3, #2
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ba:	2204      	movs	r2, #4
 80036bc:	409a      	lsls	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4013      	ands	r3, r2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d012      	beq.n	80036ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00b      	beq.n	80036ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d8:	2204      	movs	r2, #4
 80036da:	409a      	lsls	r2, r3
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e4:	f043 0204 	orr.w	r2, r3, #4
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f0:	2210      	movs	r2, #16
 80036f2:	409a      	lsls	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4013      	ands	r3, r2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d043      	beq.n	8003784 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d03c      	beq.n	8003784 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370e:	2210      	movs	r2, #16
 8003710:	409a      	lsls	r2, r3
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d018      	beq.n	8003756 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d108      	bne.n	8003744 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	2b00      	cmp	r3, #0
 8003738:	d024      	beq.n	8003784 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	4798      	blx	r3
 8003742:	e01f      	b.n	8003784 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01b      	beq.n	8003784 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4798      	blx	r3
 8003754:	e016      	b.n	8003784 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003760:	2b00      	cmp	r3, #0
 8003762:	d107      	bne.n	8003774 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0208 	bic.w	r2, r2, #8
 8003772:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003788:	2220      	movs	r2, #32
 800378a:	409a      	lsls	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4013      	ands	r3, r2
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 808f 	beq.w	80038b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 8087 	beq.w	80038b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037aa:	2220      	movs	r2, #32
 80037ac:	409a      	lsls	r2, r3
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b05      	cmp	r3, #5
 80037bc:	d136      	bne.n	800382c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0216 	bic.w	r2, r2, #22
 80037cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695a      	ldr	r2, [r3, #20]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d103      	bne.n	80037ee <HAL_DMA_IRQHandler+0x1da>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d007      	beq.n	80037fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0208 	bic.w	r2, r2, #8
 80037fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003802:	223f      	movs	r2, #63	; 0x3f
 8003804:	409a      	lsls	r2, r3
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800381e:	2b00      	cmp	r3, #0
 8003820:	d07e      	beq.n	8003920 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	4798      	blx	r3
        }
        return;
 800382a:	e079      	b.n	8003920 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d01d      	beq.n	8003876 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10d      	bne.n	8003864 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384c:	2b00      	cmp	r3, #0
 800384e:	d031      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	4798      	blx	r3
 8003858:	e02c      	b.n	80038b4 <HAL_DMA_IRQHandler+0x2a0>
 800385a:	bf00      	nop
 800385c:	20000178 	.word	0x20000178
 8003860:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003868:	2b00      	cmp	r3, #0
 800386a:	d023      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	4798      	blx	r3
 8003874:	e01e      	b.n	80038b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10f      	bne.n	80038a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 0210 	bic.w	r2, r2, #16
 8003892:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d032      	beq.n	8003922 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d022      	beq.n	800390e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2205      	movs	r2, #5
 80038cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0201 	bic.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	3301      	adds	r3, #1
 80038e4:	60bb      	str	r3, [r7, #8]
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d307      	bcc.n	80038fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1f2      	bne.n	80038e0 <HAL_DMA_IRQHandler+0x2cc>
 80038fa:	e000      	b.n	80038fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80038fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d005      	beq.n	8003922 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	4798      	blx	r3
 800391e:	e000      	b.n	8003922 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003920:	bf00      	nop
    }
  }
}
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
 8003934:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003944:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	2b40      	cmp	r3, #64	; 0x40
 8003954:	d108      	bne.n	8003968 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003966:	e007      	b.n	8003978 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	60da      	str	r2, [r3, #12]
}
 8003978:	bf00      	nop
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	b2db      	uxtb	r3, r3
 8003992:	3b10      	subs	r3, #16
 8003994:	4a14      	ldr	r2, [pc, #80]	; (80039e8 <DMA_CalcBaseAndBitshift+0x64>)
 8003996:	fba2 2303 	umull	r2, r3, r2, r3
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800399e:	4a13      	ldr	r2, [pc, #76]	; (80039ec <DMA_CalcBaseAndBitshift+0x68>)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4413      	add	r3, r2
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d909      	bls.n	80039c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ba:	f023 0303 	bic.w	r3, r3, #3
 80039be:	1d1a      	adds	r2, r3, #4
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	659a      	str	r2, [r3, #88]	; 0x58
 80039c4:	e007      	b.n	80039d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ce:	f023 0303 	bic.w	r3, r3, #3
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3714      	adds	r7, #20
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	aaaaaaab 	.word	0xaaaaaaab
 80039ec:	08008df8 	.word	0x08008df8

080039f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d11f      	bne.n	8003a4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	d856      	bhi.n	8003abe <DMA_CheckFifoParam+0xce>
 8003a10:	a201      	add	r2, pc, #4	; (adr r2, 8003a18 <DMA_CheckFifoParam+0x28>)
 8003a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a16:	bf00      	nop
 8003a18:	08003a29 	.word	0x08003a29
 8003a1c:	08003a3b 	.word	0x08003a3b
 8003a20:	08003a29 	.word	0x08003a29
 8003a24:	08003abf 	.word	0x08003abf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d046      	beq.n	8003ac2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a38:	e043      	b.n	8003ac2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a42:	d140      	bne.n	8003ac6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a48:	e03d      	b.n	8003ac6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a52:	d121      	bne.n	8003a98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b03      	cmp	r3, #3
 8003a58:	d837      	bhi.n	8003aca <DMA_CheckFifoParam+0xda>
 8003a5a:	a201      	add	r2, pc, #4	; (adr r2, 8003a60 <DMA_CheckFifoParam+0x70>)
 8003a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a60:	08003a71 	.word	0x08003a71
 8003a64:	08003a77 	.word	0x08003a77
 8003a68:	08003a71 	.word	0x08003a71
 8003a6c:	08003a89 	.word	0x08003a89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	73fb      	strb	r3, [r7, #15]
      break;
 8003a74:	e030      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d025      	beq.n	8003ace <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a86:	e022      	b.n	8003ace <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a90:	d11f      	bne.n	8003ad2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a96:	e01c      	b.n	8003ad2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d903      	bls.n	8003aa6 <DMA_CheckFifoParam+0xb6>
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d003      	beq.n	8003aac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003aa4:	e018      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	73fb      	strb	r3, [r7, #15]
      break;
 8003aaa:	e015      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00e      	beq.n	8003ad6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	73fb      	strb	r3, [r7, #15]
      break;
 8003abc:	e00b      	b.n	8003ad6 <DMA_CheckFifoParam+0xe6>
      break;
 8003abe:	bf00      	nop
 8003ac0:	e00a      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ac2:	bf00      	nop
 8003ac4:	e008      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ac6:	bf00      	nop
 8003ac8:	e006      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aca:	bf00      	nop
 8003acc:	e004      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop

08003ae8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b089      	sub	sp, #36	; 0x24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003af6:	2300      	movs	r3, #0
 8003af8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003afe:	2300      	movs	r3, #0
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	e159      	b.n	8003db8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b04:	2201      	movs	r2, #1
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	4013      	ands	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	f040 8148 	bne.w	8003db2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d005      	beq.n	8003b3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d130      	bne.n	8003b9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	2203      	movs	r2, #3
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5e:	69ba      	ldr	r2, [r7, #24]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b70:	2201      	movs	r2, #1
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	091b      	lsrs	r3, r3, #4
 8003b86:	f003 0201 	and.w	r2, r3, #1
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d017      	beq.n	8003bd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d123      	bne.n	8003c2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	08da      	lsrs	r2, r3, #3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3208      	adds	r2, #8
 8003bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	220f      	movs	r2, #15
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	691a      	ldr	r2, [r3, #16]
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	f003 0307 	and.w	r3, r3, #7
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	08da      	lsrs	r2, r3, #3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3208      	adds	r2, #8
 8003c26:	69b9      	ldr	r1, [r7, #24]
 8003c28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	2203      	movs	r2, #3
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4013      	ands	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f003 0203 	and.w	r2, r3, #3
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 80a2 	beq.w	8003db2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	4b57      	ldr	r3, [pc, #348]	; (8003dd0 <HAL_GPIO_Init+0x2e8>)
 8003c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c76:	4a56      	ldr	r2, [pc, #344]	; (8003dd0 <HAL_GPIO_Init+0x2e8>)
 8003c78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c7e:	4b54      	ldr	r3, [pc, #336]	; (8003dd0 <HAL_GPIO_Init+0x2e8>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c86:	60fb      	str	r3, [r7, #12]
 8003c88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c8a:	4a52      	ldr	r2, [pc, #328]	; (8003dd4 <HAL_GPIO_Init+0x2ec>)
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	089b      	lsrs	r3, r3, #2
 8003c90:	3302      	adds	r3, #2
 8003c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	f003 0303 	and.w	r3, r3, #3
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	220f      	movs	r2, #15
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	4013      	ands	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a49      	ldr	r2, [pc, #292]	; (8003dd8 <HAL_GPIO_Init+0x2f0>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d019      	beq.n	8003cea <HAL_GPIO_Init+0x202>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a48      	ldr	r2, [pc, #288]	; (8003ddc <HAL_GPIO_Init+0x2f4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d013      	beq.n	8003ce6 <HAL_GPIO_Init+0x1fe>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a47      	ldr	r2, [pc, #284]	; (8003de0 <HAL_GPIO_Init+0x2f8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d00d      	beq.n	8003ce2 <HAL_GPIO_Init+0x1fa>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a46      	ldr	r2, [pc, #280]	; (8003de4 <HAL_GPIO_Init+0x2fc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d007      	beq.n	8003cde <HAL_GPIO_Init+0x1f6>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a45      	ldr	r2, [pc, #276]	; (8003de8 <HAL_GPIO_Init+0x300>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d101      	bne.n	8003cda <HAL_GPIO_Init+0x1f2>
 8003cd6:	2304      	movs	r3, #4
 8003cd8:	e008      	b.n	8003cec <HAL_GPIO_Init+0x204>
 8003cda:	2307      	movs	r3, #7
 8003cdc:	e006      	b.n	8003cec <HAL_GPIO_Init+0x204>
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e004      	b.n	8003cec <HAL_GPIO_Init+0x204>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e002      	b.n	8003cec <HAL_GPIO_Init+0x204>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e000      	b.n	8003cec <HAL_GPIO_Init+0x204>
 8003cea:	2300      	movs	r3, #0
 8003cec:	69fa      	ldr	r2, [r7, #28]
 8003cee:	f002 0203 	and.w	r2, r2, #3
 8003cf2:	0092      	lsls	r2, r2, #2
 8003cf4:	4093      	lsls	r3, r2
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cfc:	4935      	ldr	r1, [pc, #212]	; (8003dd4 <HAL_GPIO_Init+0x2ec>)
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	089b      	lsrs	r3, r3, #2
 8003d02:	3302      	adds	r3, #2
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d0a:	4b38      	ldr	r3, [pc, #224]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	43db      	mvns	r3, r3
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	4013      	ands	r3, r2
 8003d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d2e:	4a2f      	ldr	r2, [pc, #188]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d34:	4b2d      	ldr	r3, [pc, #180]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	4013      	ands	r3, r2
 8003d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d58:	4a24      	ldr	r2, [pc, #144]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d5e:	4b23      	ldr	r3, [pc, #140]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	43db      	mvns	r3, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d82:	4a1a      	ldr	r2, [pc, #104]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d88:	4b18      	ldr	r3, [pc, #96]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003dac:	4a0f      	ldr	r2, [pc, #60]	; (8003dec <HAL_GPIO_Init+0x304>)
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	3301      	adds	r3, #1
 8003db6:	61fb      	str	r3, [r7, #28]
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	2b0f      	cmp	r3, #15
 8003dbc:	f67f aea2 	bls.w	8003b04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003dc0:	bf00      	nop
 8003dc2:	bf00      	nop
 8003dc4:	3724      	adds	r7, #36	; 0x24
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	40013800 	.word	0x40013800
 8003dd8:	40020000 	.word	0x40020000
 8003ddc:	40020400 	.word	0x40020400
 8003de0:	40020800 	.word	0x40020800
 8003de4:	40020c00 	.word	0x40020c00
 8003de8:	40021000 	.word	0x40021000
 8003dec:	40013c00 	.word	0x40013c00

08003df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	460b      	mov	r3, r1
 8003dfa:	807b      	strh	r3, [r7, #2]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e00:	787b      	ldrb	r3, [r7, #1]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e06:	887a      	ldrh	r2, [r7, #2]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e0c:	e003      	b.n	8003e16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e0e:	887b      	ldrh	r3, [r7, #2]
 8003e10:	041a      	lsls	r2, r3, #16
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	619a      	str	r2, [r3, #24]
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b085      	sub	sp, #20
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e34:	887a      	ldrh	r2, [r7, #2]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	041a      	lsls	r2, r3, #16
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	43d9      	mvns	r1, r3
 8003e40:	887b      	ldrh	r3, [r7, #2]
 8003e42:	400b      	ands	r3, r1
 8003e44:	431a      	orrs	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	619a      	str	r2, [r3, #24]
}
 8003e4a:	bf00      	nop
 8003e4c:	3714      	adds	r7, #20
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
	...

08003e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e62:	4b08      	ldr	r3, [pc, #32]	; (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d006      	beq.n	8003e7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e6e:	4a05      	ldr	r2, [pc, #20]	; (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e74:	88fb      	ldrh	r3, [r7, #6]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fe fa68 	bl	800234c <HAL_GPIO_EXTI_Callback>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40013c00 	.word	0x40013c00

08003e88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e267      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d075      	beq.n	8003f92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ea6:	4b88      	ldr	r3, [pc, #544]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 030c 	and.w	r3, r3, #12
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d00c      	beq.n	8003ecc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eb2:	4b85      	ldr	r3, [pc, #532]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003eba:	2b08      	cmp	r3, #8
 8003ebc:	d112      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ebe:	4b82      	ldr	r3, [pc, #520]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eca:	d10b      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	4b7e      	ldr	r3, [pc, #504]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d05b      	beq.n	8003f90 <HAL_RCC_OscConfig+0x108>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d157      	bne.n	8003f90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e242      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eec:	d106      	bne.n	8003efc <HAL_RCC_OscConfig+0x74>
 8003eee:	4b76      	ldr	r3, [pc, #472]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a75      	ldr	r2, [pc, #468]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	e01d      	b.n	8003f38 <HAL_RCC_OscConfig+0xb0>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f04:	d10c      	bne.n	8003f20 <HAL_RCC_OscConfig+0x98>
 8003f06:	4b70      	ldr	r3, [pc, #448]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a6f      	ldr	r2, [pc, #444]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	4b6d      	ldr	r3, [pc, #436]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a6c      	ldr	r2, [pc, #432]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	e00b      	b.n	8003f38 <HAL_RCC_OscConfig+0xb0>
 8003f20:	4b69      	ldr	r3, [pc, #420]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a68      	ldr	r2, [pc, #416]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f2a:	6013      	str	r3, [r2, #0]
 8003f2c:	4b66      	ldr	r3, [pc, #408]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a65      	ldr	r2, [pc, #404]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d013      	beq.n	8003f68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f40:	f7fe fd2e 	bl	80029a0 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f48:	f7fe fd2a 	bl	80029a0 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b64      	cmp	r3, #100	; 0x64
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e207      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f5a:	4b5b      	ldr	r3, [pc, #364]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0xc0>
 8003f66:	e014      	b.n	8003f92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f68:	f7fe fd1a 	bl	80029a0 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f70:	f7fe fd16 	bl	80029a0 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b64      	cmp	r3, #100	; 0x64
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e1f3      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f82:	4b51      	ldr	r3, [pc, #324]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0xe8>
 8003f8e:	e000      	b.n	8003f92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d063      	beq.n	8004066 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f9e:	4b4a      	ldr	r3, [pc, #296]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00b      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003faa:	4b47      	ldr	r3, [pc, #284]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fb2:	2b08      	cmp	r3, #8
 8003fb4:	d11c      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fb6:	4b44      	ldr	r3, [pc, #272]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d116      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fc2:	4b41      	ldr	r3, [pc, #260]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d005      	beq.n	8003fda <HAL_RCC_OscConfig+0x152>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d001      	beq.n	8003fda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e1c7      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fda:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	4937      	ldr	r1, [pc, #220]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fee:	e03a      	b.n	8004066 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d020      	beq.n	800403a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ff8:	4b34      	ldr	r3, [pc, #208]	; (80040cc <HAL_RCC_OscConfig+0x244>)
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffe:	f7fe fccf 	bl	80029a0 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004006:	f7fe fccb 	bl	80029a0 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e1a8      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004018:	4b2b      	ldr	r3, [pc, #172]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f0      	beq.n	8004006 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004024:	4b28      	ldr	r3, [pc, #160]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4925      	ldr	r1, [pc, #148]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 8004034:	4313      	orrs	r3, r2
 8004036:	600b      	str	r3, [r1, #0]
 8004038:	e015      	b.n	8004066 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800403a:	4b24      	ldr	r3, [pc, #144]	; (80040cc <HAL_RCC_OscConfig+0x244>)
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004040:	f7fe fcae 	bl	80029a0 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004048:	f7fe fcaa 	bl	80029a0 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e187      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800405a:	4b1b      	ldr	r3, [pc, #108]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f0      	bne.n	8004048 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d036      	beq.n	80040e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d016      	beq.n	80040a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800407a:	4b15      	ldr	r3, [pc, #84]	; (80040d0 <HAL_RCC_OscConfig+0x248>)
 800407c:	2201      	movs	r2, #1
 800407e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004080:	f7fe fc8e 	bl	80029a0 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004088:	f7fe fc8a 	bl	80029a0 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e167      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800409a:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <HAL_RCC_OscConfig+0x240>)
 800409c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0f0      	beq.n	8004088 <HAL_RCC_OscConfig+0x200>
 80040a6:	e01b      	b.n	80040e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040a8:	4b09      	ldr	r3, [pc, #36]	; (80040d0 <HAL_RCC_OscConfig+0x248>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ae:	f7fe fc77 	bl	80029a0 <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040b4:	e00e      	b.n	80040d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040b6:	f7fe fc73 	bl	80029a0 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d907      	bls.n	80040d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e150      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
 80040c8:	40023800 	.word	0x40023800
 80040cc:	42470000 	.word	0x42470000
 80040d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d4:	4b88      	ldr	r3, [pc, #544]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80040d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1ea      	bne.n	80040b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 8097 	beq.w	800421c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ee:	2300      	movs	r3, #0
 80040f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040f2:	4b81      	ldr	r3, [pc, #516]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10f      	bne.n	800411e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	60bb      	str	r3, [r7, #8]
 8004102:	4b7d      	ldr	r3, [pc, #500]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	4a7c      	ldr	r2, [pc, #496]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800410c:	6413      	str	r3, [r2, #64]	; 0x40
 800410e:	4b7a      	ldr	r3, [pc, #488]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004116:	60bb      	str	r3, [r7, #8]
 8004118:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800411a:	2301      	movs	r3, #1
 800411c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411e:	4b77      	ldr	r3, [pc, #476]	; (80042fc <HAL_RCC_OscConfig+0x474>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004126:	2b00      	cmp	r3, #0
 8004128:	d118      	bne.n	800415c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800412a:	4b74      	ldr	r3, [pc, #464]	; (80042fc <HAL_RCC_OscConfig+0x474>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a73      	ldr	r2, [pc, #460]	; (80042fc <HAL_RCC_OscConfig+0x474>)
 8004130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004134:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004136:	f7fe fc33 	bl	80029a0 <HAL_GetTick>
 800413a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413c:	e008      	b.n	8004150 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800413e:	f7fe fc2f 	bl	80029a0 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	d901      	bls.n	8004150 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e10c      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004150:	4b6a      	ldr	r3, [pc, #424]	; (80042fc <HAL_RCC_OscConfig+0x474>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0f0      	beq.n	800413e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d106      	bne.n	8004172 <HAL_RCC_OscConfig+0x2ea>
 8004164:	4b64      	ldr	r3, [pc, #400]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004168:	4a63      	ldr	r2, [pc, #396]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6713      	str	r3, [r2, #112]	; 0x70
 8004170:	e01c      	b.n	80041ac <HAL_RCC_OscConfig+0x324>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2b05      	cmp	r3, #5
 8004178:	d10c      	bne.n	8004194 <HAL_RCC_OscConfig+0x30c>
 800417a:	4b5f      	ldr	r3, [pc, #380]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 800417c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800417e:	4a5e      	ldr	r2, [pc, #376]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004180:	f043 0304 	orr.w	r3, r3, #4
 8004184:	6713      	str	r3, [r2, #112]	; 0x70
 8004186:	4b5c      	ldr	r3, [pc, #368]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418a:	4a5b      	ldr	r2, [pc, #364]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	6713      	str	r3, [r2, #112]	; 0x70
 8004192:	e00b      	b.n	80041ac <HAL_RCC_OscConfig+0x324>
 8004194:	4b58      	ldr	r3, [pc, #352]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004198:	4a57      	ldr	r2, [pc, #348]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 800419a:	f023 0301 	bic.w	r3, r3, #1
 800419e:	6713      	str	r3, [r2, #112]	; 0x70
 80041a0:	4b55      	ldr	r3, [pc, #340]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80041a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a4:	4a54      	ldr	r2, [pc, #336]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80041a6:	f023 0304 	bic.w	r3, r3, #4
 80041aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d015      	beq.n	80041e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b4:	f7fe fbf4 	bl	80029a0 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ba:	e00a      	b.n	80041d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041bc:	f7fe fbf0 	bl	80029a0 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e0cb      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d2:	4b49      	ldr	r3, [pc, #292]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80041d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d0ee      	beq.n	80041bc <HAL_RCC_OscConfig+0x334>
 80041de:	e014      	b.n	800420a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e0:	f7fe fbde 	bl	80029a0 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041e6:	e00a      	b.n	80041fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041e8:	f7fe fbda 	bl	80029a0 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e0b5      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041fe:	4b3e      	ldr	r3, [pc, #248]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1ee      	bne.n	80041e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800420a:	7dfb      	ldrb	r3, [r7, #23]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d105      	bne.n	800421c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004210:	4b39      	ldr	r3, [pc, #228]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004214:	4a38      	ldr	r2, [pc, #224]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800421a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 80a1 	beq.w	8004368 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004226:	4b34      	ldr	r3, [pc, #208]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f003 030c 	and.w	r3, r3, #12
 800422e:	2b08      	cmp	r3, #8
 8004230:	d05c      	beq.n	80042ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d141      	bne.n	80042be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800423a:	4b31      	ldr	r3, [pc, #196]	; (8004300 <HAL_RCC_OscConfig+0x478>)
 800423c:	2200      	movs	r2, #0
 800423e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004240:	f7fe fbae 	bl	80029a0 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004248:	f7fe fbaa 	bl	80029a0 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e087      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800425a:	4b27      	ldr	r3, [pc, #156]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1f0      	bne.n	8004248 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69da      	ldr	r2, [r3, #28]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	431a      	orrs	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	019b      	lsls	r3, r3, #6
 8004276:	431a      	orrs	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800427c:	085b      	lsrs	r3, r3, #1
 800427e:	3b01      	subs	r3, #1
 8004280:	041b      	lsls	r3, r3, #16
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004288:	061b      	lsls	r3, r3, #24
 800428a:	491b      	ldr	r1, [pc, #108]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 800428c:	4313      	orrs	r3, r2
 800428e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004290:	4b1b      	ldr	r3, [pc, #108]	; (8004300 <HAL_RCC_OscConfig+0x478>)
 8004292:	2201      	movs	r2, #1
 8004294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004296:	f7fe fb83 	bl	80029a0 <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800429e:	f7fe fb7f 	bl	80029a0 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e05c      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b0:	4b11      	ldr	r3, [pc, #68]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f0      	beq.n	800429e <HAL_RCC_OscConfig+0x416>
 80042bc:	e054      	b.n	8004368 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042be:	4b10      	ldr	r3, [pc, #64]	; (8004300 <HAL_RCC_OscConfig+0x478>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c4:	f7fe fb6c 	bl	80029a0 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042cc:	f7fe fb68 	bl	80029a0 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e045      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042de:	4b06      	ldr	r3, [pc, #24]	; (80042f8 <HAL_RCC_OscConfig+0x470>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f0      	bne.n	80042cc <HAL_RCC_OscConfig+0x444>
 80042ea:	e03d      	b.n	8004368 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d107      	bne.n	8004304 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e038      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
 80042f8:	40023800 	.word	0x40023800
 80042fc:	40007000 	.word	0x40007000
 8004300:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004304:	4b1b      	ldr	r3, [pc, #108]	; (8004374 <HAL_RCC_OscConfig+0x4ec>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d028      	beq.n	8004364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800431c:	429a      	cmp	r2, r3
 800431e:	d121      	bne.n	8004364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800432a:	429a      	cmp	r2, r3
 800432c:	d11a      	bne.n	8004364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004334:	4013      	ands	r3, r2
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800433a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800433c:	4293      	cmp	r3, r2
 800433e:	d111      	bne.n	8004364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	3b01      	subs	r3, #1
 800434e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004350:	429a      	cmp	r2, r3
 8004352:	d107      	bne.n	8004364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004360:	429a      	cmp	r2, r3
 8004362:	d001      	beq.n	8004368 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e000      	b.n	800436a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40023800 	.word	0x40023800

08004378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e0cc      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800438c:	4b68      	ldr	r3, [pc, #416]	; (8004530 <HAL_RCC_ClockConfig+0x1b8>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d90c      	bls.n	80043b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800439a:	4b65      	ldr	r3, [pc, #404]	; (8004530 <HAL_RCC_ClockConfig+0x1b8>)
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a2:	4b63      	ldr	r3, [pc, #396]	; (8004530 <HAL_RCC_ClockConfig+0x1b8>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0307 	and.w	r3, r3, #7
 80043aa:	683a      	ldr	r2, [r7, #0]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d001      	beq.n	80043b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e0b8      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d020      	beq.n	8004402 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d005      	beq.n	80043d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043cc:	4b59      	ldr	r3, [pc, #356]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	4a58      	ldr	r2, [pc, #352]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80043d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0308 	and.w	r3, r3, #8
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d005      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043e4:	4b53      	ldr	r3, [pc, #332]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	4a52      	ldr	r2, [pc, #328]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043f0:	4b50      	ldr	r3, [pc, #320]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	494d      	ldr	r1, [pc, #308]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d044      	beq.n	8004498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d107      	bne.n	8004426 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004416:	4b47      	ldr	r3, [pc, #284]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d119      	bne.n	8004456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e07f      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b02      	cmp	r3, #2
 800442c:	d003      	beq.n	8004436 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004432:	2b03      	cmp	r3, #3
 8004434:	d107      	bne.n	8004446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004436:	4b3f      	ldr	r3, [pc, #252]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d109      	bne.n	8004456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e06f      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004446:	4b3b      	ldr	r3, [pc, #236]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e067      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004456:	4b37      	ldr	r3, [pc, #220]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f023 0203 	bic.w	r2, r3, #3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	4934      	ldr	r1, [pc, #208]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	4313      	orrs	r3, r2
 8004466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004468:	f7fe fa9a 	bl	80029a0 <HAL_GetTick>
 800446c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800446e:	e00a      	b.n	8004486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004470:	f7fe fa96 	bl	80029a0 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f241 3288 	movw	r2, #5000	; 0x1388
 800447e:	4293      	cmp	r3, r2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e04f      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004486:	4b2b      	ldr	r3, [pc, #172]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 020c 	and.w	r2, r3, #12
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	429a      	cmp	r2, r3
 8004496:	d1eb      	bne.n	8004470 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004498:	4b25      	ldr	r3, [pc, #148]	; (8004530 <HAL_RCC_ClockConfig+0x1b8>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d20c      	bcs.n	80044c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	4b22      	ldr	r3, [pc, #136]	; (8004530 <HAL_RCC_ClockConfig+0x1b8>)
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ae:	4b20      	ldr	r3, [pc, #128]	; (8004530 <HAL_RCC_ClockConfig+0x1b8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d001      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e032      	b.n	8004526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0304 	and.w	r3, r3, #4
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d008      	beq.n	80044de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044cc:	4b19      	ldr	r3, [pc, #100]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	4916      	ldr	r1, [pc, #88]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d009      	beq.n	80044fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044ea:	4b12      	ldr	r3, [pc, #72]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	490e      	ldr	r1, [pc, #56]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044fe:	f000 f821 	bl	8004544 <HAL_RCC_GetSysClockFreq>
 8004502:	4602      	mov	r2, r0
 8004504:	4b0b      	ldr	r3, [pc, #44]	; (8004534 <HAL_RCC_ClockConfig+0x1bc>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	091b      	lsrs	r3, r3, #4
 800450a:	f003 030f 	and.w	r3, r3, #15
 800450e:	490a      	ldr	r1, [pc, #40]	; (8004538 <HAL_RCC_ClockConfig+0x1c0>)
 8004510:	5ccb      	ldrb	r3, [r1, r3]
 8004512:	fa22 f303 	lsr.w	r3, r2, r3
 8004516:	4a09      	ldr	r2, [pc, #36]	; (800453c <HAL_RCC_ClockConfig+0x1c4>)
 8004518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800451a:	4b09      	ldr	r3, [pc, #36]	; (8004540 <HAL_RCC_ClockConfig+0x1c8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f7fe f9fa 	bl	8002918 <HAL_InitTick>

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40023c00 	.word	0x40023c00
 8004534:	40023800 	.word	0x40023800
 8004538:	08008de0 	.word	0x08008de0
 800453c:	20000178 	.word	0x20000178
 8004540:	2000017c 	.word	0x2000017c

08004544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004548:	b094      	sub	sp, #80	; 0x50
 800454a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	647b      	str	r3, [r7, #68]	; 0x44
 8004550:	2300      	movs	r3, #0
 8004552:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004554:	2300      	movs	r3, #0
 8004556:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800455c:	4b79      	ldr	r3, [pc, #484]	; (8004744 <HAL_RCC_GetSysClockFreq+0x200>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 030c 	and.w	r3, r3, #12
 8004564:	2b08      	cmp	r3, #8
 8004566:	d00d      	beq.n	8004584 <HAL_RCC_GetSysClockFreq+0x40>
 8004568:	2b08      	cmp	r3, #8
 800456a:	f200 80e1 	bhi.w	8004730 <HAL_RCC_GetSysClockFreq+0x1ec>
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <HAL_RCC_GetSysClockFreq+0x34>
 8004572:	2b04      	cmp	r3, #4
 8004574:	d003      	beq.n	800457e <HAL_RCC_GetSysClockFreq+0x3a>
 8004576:	e0db      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004578:	4b73      	ldr	r3, [pc, #460]	; (8004748 <HAL_RCC_GetSysClockFreq+0x204>)
 800457a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800457c:	e0db      	b.n	8004736 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800457e:	4b73      	ldr	r3, [pc, #460]	; (800474c <HAL_RCC_GetSysClockFreq+0x208>)
 8004580:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004582:	e0d8      	b.n	8004736 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004584:	4b6f      	ldr	r3, [pc, #444]	; (8004744 <HAL_RCC_GetSysClockFreq+0x200>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800458c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800458e:	4b6d      	ldr	r3, [pc, #436]	; (8004744 <HAL_RCC_GetSysClockFreq+0x200>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d063      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800459a:	4b6a      	ldr	r3, [pc, #424]	; (8004744 <HAL_RCC_GetSysClockFreq+0x200>)
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	099b      	lsrs	r3, r3, #6
 80045a0:	2200      	movs	r2, #0
 80045a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80045a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80045a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ac:	633b      	str	r3, [r7, #48]	; 0x30
 80045ae:	2300      	movs	r3, #0
 80045b0:	637b      	str	r3, [r7, #52]	; 0x34
 80045b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80045b6:	4622      	mov	r2, r4
 80045b8:	462b      	mov	r3, r5
 80045ba:	f04f 0000 	mov.w	r0, #0
 80045be:	f04f 0100 	mov.w	r1, #0
 80045c2:	0159      	lsls	r1, r3, #5
 80045c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045c8:	0150      	lsls	r0, r2, #5
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	4621      	mov	r1, r4
 80045d0:	1a51      	subs	r1, r2, r1
 80045d2:	6139      	str	r1, [r7, #16]
 80045d4:	4629      	mov	r1, r5
 80045d6:	eb63 0301 	sbc.w	r3, r3, r1
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	f04f 0200 	mov.w	r2, #0
 80045e0:	f04f 0300 	mov.w	r3, #0
 80045e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045e8:	4659      	mov	r1, fp
 80045ea:	018b      	lsls	r3, r1, #6
 80045ec:	4651      	mov	r1, sl
 80045ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045f2:	4651      	mov	r1, sl
 80045f4:	018a      	lsls	r2, r1, #6
 80045f6:	4651      	mov	r1, sl
 80045f8:	ebb2 0801 	subs.w	r8, r2, r1
 80045fc:	4659      	mov	r1, fp
 80045fe:	eb63 0901 	sbc.w	r9, r3, r1
 8004602:	f04f 0200 	mov.w	r2, #0
 8004606:	f04f 0300 	mov.w	r3, #0
 800460a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800460e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004612:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004616:	4690      	mov	r8, r2
 8004618:	4699      	mov	r9, r3
 800461a:	4623      	mov	r3, r4
 800461c:	eb18 0303 	adds.w	r3, r8, r3
 8004620:	60bb      	str	r3, [r7, #8]
 8004622:	462b      	mov	r3, r5
 8004624:	eb49 0303 	adc.w	r3, r9, r3
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004636:	4629      	mov	r1, r5
 8004638:	024b      	lsls	r3, r1, #9
 800463a:	4621      	mov	r1, r4
 800463c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004640:	4621      	mov	r1, r4
 8004642:	024a      	lsls	r2, r1, #9
 8004644:	4610      	mov	r0, r2
 8004646:	4619      	mov	r1, r3
 8004648:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800464a:	2200      	movs	r2, #0
 800464c:	62bb      	str	r3, [r7, #40]	; 0x28
 800464e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004650:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004654:	f7fc fb00 	bl	8000c58 <__aeabi_uldivmod>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4613      	mov	r3, r2
 800465e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004660:	e058      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004662:	4b38      	ldr	r3, [pc, #224]	; (8004744 <HAL_RCC_GetSysClockFreq+0x200>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	099b      	lsrs	r3, r3, #6
 8004668:	2200      	movs	r2, #0
 800466a:	4618      	mov	r0, r3
 800466c:	4611      	mov	r1, r2
 800466e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004672:	623b      	str	r3, [r7, #32]
 8004674:	2300      	movs	r3, #0
 8004676:	627b      	str	r3, [r7, #36]	; 0x24
 8004678:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800467c:	4642      	mov	r2, r8
 800467e:	464b      	mov	r3, r9
 8004680:	f04f 0000 	mov.w	r0, #0
 8004684:	f04f 0100 	mov.w	r1, #0
 8004688:	0159      	lsls	r1, r3, #5
 800468a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800468e:	0150      	lsls	r0, r2, #5
 8004690:	4602      	mov	r2, r0
 8004692:	460b      	mov	r3, r1
 8004694:	4641      	mov	r1, r8
 8004696:	ebb2 0a01 	subs.w	sl, r2, r1
 800469a:	4649      	mov	r1, r9
 800469c:	eb63 0b01 	sbc.w	fp, r3, r1
 80046a0:	f04f 0200 	mov.w	r2, #0
 80046a4:	f04f 0300 	mov.w	r3, #0
 80046a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046b4:	ebb2 040a 	subs.w	r4, r2, sl
 80046b8:	eb63 050b 	sbc.w	r5, r3, fp
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	00eb      	lsls	r3, r5, #3
 80046c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046ca:	00e2      	lsls	r2, r4, #3
 80046cc:	4614      	mov	r4, r2
 80046ce:	461d      	mov	r5, r3
 80046d0:	4643      	mov	r3, r8
 80046d2:	18e3      	adds	r3, r4, r3
 80046d4:	603b      	str	r3, [r7, #0]
 80046d6:	464b      	mov	r3, r9
 80046d8:	eb45 0303 	adc.w	r3, r5, r3
 80046dc:	607b      	str	r3, [r7, #4]
 80046de:	f04f 0200 	mov.w	r2, #0
 80046e2:	f04f 0300 	mov.w	r3, #0
 80046e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046ea:	4629      	mov	r1, r5
 80046ec:	028b      	lsls	r3, r1, #10
 80046ee:	4621      	mov	r1, r4
 80046f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046f4:	4621      	mov	r1, r4
 80046f6:	028a      	lsls	r2, r1, #10
 80046f8:	4610      	mov	r0, r2
 80046fa:	4619      	mov	r1, r3
 80046fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046fe:	2200      	movs	r2, #0
 8004700:	61bb      	str	r3, [r7, #24]
 8004702:	61fa      	str	r2, [r7, #28]
 8004704:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004708:	f7fc faa6 	bl	8000c58 <__aeabi_uldivmod>
 800470c:	4602      	mov	r2, r0
 800470e:	460b      	mov	r3, r1
 8004710:	4613      	mov	r3, r2
 8004712:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004714:	4b0b      	ldr	r3, [pc, #44]	; (8004744 <HAL_RCC_GetSysClockFreq+0x200>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	0c1b      	lsrs	r3, r3, #16
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	3301      	adds	r3, #1
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004724:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004726:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004728:	fbb2 f3f3 	udiv	r3, r2, r3
 800472c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800472e:	e002      	b.n	8004736 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004730:	4b05      	ldr	r3, [pc, #20]	; (8004748 <HAL_RCC_GetSysClockFreq+0x204>)
 8004732:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004734:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004736:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004738:	4618      	mov	r0, r3
 800473a:	3750      	adds	r7, #80	; 0x50
 800473c:	46bd      	mov	sp, r7
 800473e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004742:	bf00      	nop
 8004744:	40023800 	.word	0x40023800
 8004748:	00f42400 	.word	0x00f42400
 800474c:	007a1200 	.word	0x007a1200

08004750 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004750:	b480      	push	{r7}
 8004752:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004754:	4b03      	ldr	r3, [pc, #12]	; (8004764 <HAL_RCC_GetHCLKFreq+0x14>)
 8004756:	681b      	ldr	r3, [r3, #0]
}
 8004758:	4618      	mov	r0, r3
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	20000178 	.word	0x20000178

08004768 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800476c:	f7ff fff0 	bl	8004750 <HAL_RCC_GetHCLKFreq>
 8004770:	4602      	mov	r2, r0
 8004772:	4b05      	ldr	r3, [pc, #20]	; (8004788 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	0a9b      	lsrs	r3, r3, #10
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	4903      	ldr	r1, [pc, #12]	; (800478c <HAL_RCC_GetPCLK1Freq+0x24>)
 800477e:	5ccb      	ldrb	r3, [r1, r3]
 8004780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004784:	4618      	mov	r0, r3
 8004786:	bd80      	pop	{r7, pc}
 8004788:	40023800 	.word	0x40023800
 800478c:	08008df0 	.word	0x08008df0

08004790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004794:	f7ff ffdc 	bl	8004750 <HAL_RCC_GetHCLKFreq>
 8004798:	4602      	mov	r2, r0
 800479a:	4b05      	ldr	r3, [pc, #20]	; (80047b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	0b5b      	lsrs	r3, r3, #13
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	4903      	ldr	r1, [pc, #12]	; (80047b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047a6:	5ccb      	ldrb	r3, [r1, r3]
 80047a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40023800 	.word	0x40023800
 80047b4:	08008df0 	.word	0x08008df0

080047b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e041      	b.n	800484e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fd fe2e 	bl	8002440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f000 fa10 	bl	8004c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b082      	sub	sp, #8
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d101      	bne.n	8004868 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e041      	b.n	80048ec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d106      	bne.n	8004882 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f839 	bl	80048f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2202      	movs	r2, #2
 8004886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3304      	adds	r3, #4
 8004892:	4619      	mov	r1, r3
 8004894:	4610      	mov	r0, r2
 8004896:	f000 f9c1 	bl	8004c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004914:	2300      	movs	r3, #0
 8004916:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004922:	2302      	movs	r3, #2
 8004924:	e0ae      	b.n	8004a84 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b0c      	cmp	r3, #12
 8004932:	f200 809f 	bhi.w	8004a74 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004936:	a201      	add	r2, pc, #4	; (adr r2, 800493c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	08004971 	.word	0x08004971
 8004940:	08004a75 	.word	0x08004a75
 8004944:	08004a75 	.word	0x08004a75
 8004948:	08004a75 	.word	0x08004a75
 800494c:	080049b1 	.word	0x080049b1
 8004950:	08004a75 	.word	0x08004a75
 8004954:	08004a75 	.word	0x08004a75
 8004958:	08004a75 	.word	0x08004a75
 800495c:	080049f3 	.word	0x080049f3
 8004960:	08004a75 	.word	0x08004a75
 8004964:	08004a75 	.word	0x08004a75
 8004968:	08004a75 	.word	0x08004a75
 800496c:	08004a33 	.word	0x08004a33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68b9      	ldr	r1, [r7, #8]
 8004976:	4618      	mov	r0, r3
 8004978:	f000 f9d0 	bl	8004d1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699a      	ldr	r2, [r3, #24]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0208 	orr.w	r2, r2, #8
 800498a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699a      	ldr	r2, [r3, #24]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 0204 	bic.w	r2, r2, #4
 800499a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6999      	ldr	r1, [r3, #24]
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	691a      	ldr	r2, [r3, #16]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	619a      	str	r2, [r3, #24]
      break;
 80049ae:	e064      	b.n	8004a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68b9      	ldr	r1, [r7, #8]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 fa16 	bl	8004de8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699a      	ldr	r2, [r3, #24]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699a      	ldr	r2, [r3, #24]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6999      	ldr	r1, [r3, #24]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	021a      	lsls	r2, r3, #8
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	619a      	str	r2, [r3, #24]
      break;
 80049f0:	e043      	b.n	8004a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68b9      	ldr	r1, [r7, #8]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fa61 	bl	8004ec0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	69da      	ldr	r2, [r3, #28]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f042 0208 	orr.w	r2, r2, #8
 8004a0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	69da      	ldr	r2, [r3, #28]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0204 	bic.w	r2, r2, #4
 8004a1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	69d9      	ldr	r1, [r3, #28]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	61da      	str	r2, [r3, #28]
      break;
 8004a30:	e023      	b.n	8004a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68b9      	ldr	r1, [r7, #8]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 faab 	bl	8004f94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	69da      	ldr	r2, [r3, #28]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69da      	ldr	r2, [r3, #28]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69d9      	ldr	r1, [r3, #28]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	021a      	lsls	r2, r3, #8
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	61da      	str	r2, [r3, #28]
      break;
 8004a72:	e002      	b.n	8004a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	75fb      	strb	r3, [r7, #23]
      break;
 8004a78:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a96:	2300      	movs	r3, #0
 8004a98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d101      	bne.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c>
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	e0b4      	b.n	8004c12 <HAL_TIM_ConfigClockSource+0x186>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ace:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68ba      	ldr	r2, [r7, #8]
 8004ad6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ae0:	d03e      	beq.n	8004b60 <HAL_TIM_ConfigClockSource+0xd4>
 8004ae2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ae6:	f200 8087 	bhi.w	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aee:	f000 8086 	beq.w	8004bfe <HAL_TIM_ConfigClockSource+0x172>
 8004af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004af6:	d87f      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004af8:	2b70      	cmp	r3, #112	; 0x70
 8004afa:	d01a      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0xa6>
 8004afc:	2b70      	cmp	r3, #112	; 0x70
 8004afe:	d87b      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004b00:	2b60      	cmp	r3, #96	; 0x60
 8004b02:	d050      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x11a>
 8004b04:	2b60      	cmp	r3, #96	; 0x60
 8004b06:	d877      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004b08:	2b50      	cmp	r3, #80	; 0x50
 8004b0a:	d03c      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0xfa>
 8004b0c:	2b50      	cmp	r3, #80	; 0x50
 8004b0e:	d873      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d058      	beq.n	8004bc6 <HAL_TIM_ConfigClockSource+0x13a>
 8004b14:	2b40      	cmp	r3, #64	; 0x40
 8004b16:	d86f      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004b18:	2b30      	cmp	r3, #48	; 0x30
 8004b1a:	d064      	beq.n	8004be6 <HAL_TIM_ConfigClockSource+0x15a>
 8004b1c:	2b30      	cmp	r3, #48	; 0x30
 8004b1e:	d86b      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004b20:	2b20      	cmp	r3, #32
 8004b22:	d060      	beq.n	8004be6 <HAL_TIM_ConfigClockSource+0x15a>
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	d867      	bhi.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d05c      	beq.n	8004be6 <HAL_TIM_ConfigClockSource+0x15a>
 8004b2c:	2b10      	cmp	r3, #16
 8004b2e:	d05a      	beq.n	8004be6 <HAL_TIM_ConfigClockSource+0x15a>
 8004b30:	e062      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6818      	ldr	r0, [r3, #0]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	6899      	ldr	r1, [r3, #8]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	f000 faf1 	bl	8005128 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	609a      	str	r2, [r3, #8]
      break;
 8004b5e:	e04f      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	6899      	ldr	r1, [r3, #8]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	f000 fada 	bl	8005128 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b82:	609a      	str	r2, [r3, #8]
      break;
 8004b84:	e03c      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6818      	ldr	r0, [r3, #0]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	6859      	ldr	r1, [r3, #4]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	461a      	mov	r2, r3
 8004b94:	f000 fa4e 	bl	8005034 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2150      	movs	r1, #80	; 0x50
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 faa7 	bl	80050f2 <TIM_ITRx_SetConfig>
      break;
 8004ba4:	e02c      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6818      	ldr	r0, [r3, #0]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	6859      	ldr	r1, [r3, #4]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f000 fa6d 	bl	8005092 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2160      	movs	r1, #96	; 0x60
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fa97 	bl	80050f2 <TIM_ITRx_SetConfig>
      break;
 8004bc4:	e01c      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	6859      	ldr	r1, [r3, #4]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	f000 fa2e 	bl	8005034 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2140      	movs	r1, #64	; 0x40
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 fa87 	bl	80050f2 <TIM_ITRx_SetConfig>
      break;
 8004be4:	e00c      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4619      	mov	r1, r3
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	f000 fa7e 	bl	80050f2 <TIM_ITRx_SetConfig>
      break;
 8004bf6:	e003      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8004bfc:	e000      	b.n	8004c00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004bfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a34      	ldr	r2, [pc, #208]	; (8004d00 <TIM_Base_SetConfig+0xe4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d00f      	beq.n	8004c54 <TIM_Base_SetConfig+0x38>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c3a:	d00b      	beq.n	8004c54 <TIM_Base_SetConfig+0x38>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a31      	ldr	r2, [pc, #196]	; (8004d04 <TIM_Base_SetConfig+0xe8>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d007      	beq.n	8004c54 <TIM_Base_SetConfig+0x38>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a30      	ldr	r2, [pc, #192]	; (8004d08 <TIM_Base_SetConfig+0xec>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d003      	beq.n	8004c54 <TIM_Base_SetConfig+0x38>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a2f      	ldr	r2, [pc, #188]	; (8004d0c <TIM_Base_SetConfig+0xf0>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d108      	bne.n	8004c66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a25      	ldr	r2, [pc, #148]	; (8004d00 <TIM_Base_SetConfig+0xe4>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d01b      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c74:	d017      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a22      	ldr	r2, [pc, #136]	; (8004d04 <TIM_Base_SetConfig+0xe8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d013      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a21      	ldr	r2, [pc, #132]	; (8004d08 <TIM_Base_SetConfig+0xec>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00f      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a20      	ldr	r2, [pc, #128]	; (8004d0c <TIM_Base_SetConfig+0xf0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d00b      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a1f      	ldr	r2, [pc, #124]	; (8004d10 <TIM_Base_SetConfig+0xf4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d007      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a1e      	ldr	r2, [pc, #120]	; (8004d14 <TIM_Base_SetConfig+0xf8>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d003      	beq.n	8004ca6 <TIM_Base_SetConfig+0x8a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a1d      	ldr	r2, [pc, #116]	; (8004d18 <TIM_Base_SetConfig+0xfc>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d108      	bne.n	8004cb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a08      	ldr	r2, [pc, #32]	; (8004d00 <TIM_Base_SetConfig+0xe4>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d103      	bne.n	8004cec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	615a      	str	r2, [r3, #20]
}
 8004cf2:	bf00      	nop
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40010000 	.word	0x40010000
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40014000 	.word	0x40014000
 8004d14:	40014400 	.word	0x40014400
 8004d18:	40014800 	.word	0x40014800

08004d1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b087      	sub	sp, #28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	f023 0201 	bic.w	r2, r3, #1
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f023 0303 	bic.w	r3, r3, #3
 8004d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f023 0302 	bic.w	r3, r3, #2
 8004d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a1c      	ldr	r2, [pc, #112]	; (8004de4 <TIM_OC1_SetConfig+0xc8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d10c      	bne.n	8004d92 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f023 0308 	bic.w	r3, r3, #8
 8004d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	f023 0304 	bic.w	r3, r3, #4
 8004d90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a13      	ldr	r2, [pc, #76]	; (8004de4 <TIM_OC1_SetConfig+0xc8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d111      	bne.n	8004dbe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	621a      	str	r2, [r3, #32]
}
 8004dd8:	bf00      	nop
 8004dda:	371c      	adds	r7, #28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	40010000 	.word	0x40010000

08004de8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	f023 0210 	bic.w	r2, r3, #16
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	021b      	lsls	r3, r3, #8
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f023 0320 	bic.w	r3, r3, #32
 8004e32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a1e      	ldr	r2, [pc, #120]	; (8004ebc <TIM_OC2_SetConfig+0xd4>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d10d      	bne.n	8004e64 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a15      	ldr	r2, [pc, #84]	; (8004ebc <TIM_OC2_SetConfig+0xd4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d113      	bne.n	8004e94 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40010000 	.word	0x40010000

08004ec0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0303 	bic.w	r3, r3, #3
 8004ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	021b      	lsls	r3, r3, #8
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a1d      	ldr	r2, [pc, #116]	; (8004f90 <TIM_OC3_SetConfig+0xd0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d10d      	bne.n	8004f3a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	021b      	lsls	r3, r3, #8
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a14      	ldr	r2, [pc, #80]	; (8004f90 <TIM_OC3_SetConfig+0xd0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d113      	bne.n	8004f6a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	011b      	lsls	r3, r3, #4
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	011b      	lsls	r3, r3, #4
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	697a      	ldr	r2, [r7, #20]
 8004f82:	621a      	str	r2, [r3, #32]
}
 8004f84:	bf00      	nop
 8004f86:	371c      	adds	r7, #28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	40010000 	.word	0x40010000

08004f94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	021b      	lsls	r3, r3, #8
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	031b      	lsls	r3, r3, #12
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a10      	ldr	r2, [pc, #64]	; (8005030 <TIM_OC4_SetConfig+0x9c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d109      	bne.n	8005008 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ffa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	019b      	lsls	r3, r3, #6
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	4313      	orrs	r3, r2
 8005006:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	621a      	str	r2, [r3, #32]
}
 8005022:	bf00      	nop
 8005024:	371c      	adds	r7, #28
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop
 8005030:	40010000 	.word	0x40010000

08005034 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	f023 0201 	bic.w	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800505e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	011b      	lsls	r3, r3, #4
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f023 030a 	bic.w	r3, r3, #10
 8005070:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	4313      	orrs	r3, r2
 8005078:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	621a      	str	r2, [r3, #32]
}
 8005086:	bf00      	nop
 8005088:	371c      	adds	r7, #28
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005092:	b480      	push	{r7}
 8005094:	b087      	sub	sp, #28
 8005096:	af00      	add	r7, sp, #0
 8005098:	60f8      	str	r0, [r7, #12]
 800509a:	60b9      	str	r1, [r7, #8]
 800509c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	f023 0210 	bic.w	r2, r3, #16
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	031b      	lsls	r3, r3, #12
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	621a      	str	r2, [r3, #32]
}
 80050e6:	bf00      	nop
 80050e8:	371c      	adds	r7, #28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b085      	sub	sp, #20
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
 80050fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005108:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4313      	orrs	r3, r2
 8005110:	f043 0307 	orr.w	r3, r3, #7
 8005114:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	609a      	str	r2, [r3, #8]
}
 800511c:	bf00      	nop
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005142:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	021a      	lsls	r2, r3, #8
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	431a      	orrs	r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	4313      	orrs	r3, r2
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	4313      	orrs	r3, r2
 8005154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	609a      	str	r2, [r3, #8]
}
 800515c:	bf00      	nop
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800517c:	2302      	movs	r3, #2
 800517e:	e050      	b.n	8005222 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a1c      	ldr	r2, [pc, #112]	; (8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d018      	beq.n	80051f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051cc:	d013      	beq.n	80051f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a18      	ldr	r2, [pc, #96]	; (8005234 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00e      	beq.n	80051f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a16      	ldr	r2, [pc, #88]	; (8005238 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d009      	beq.n	80051f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a15      	ldr	r2, [pc, #84]	; (800523c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d004      	beq.n	80051f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a13      	ldr	r2, [pc, #76]	; (8005240 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d10c      	bne.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4313      	orrs	r3, r2
 8005206:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	40010000 	.word	0x40010000
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40000c00 	.word	0x40000c00
 8005240:	40014000 	.word	0x40014000

08005244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e03f      	b.n	80052d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fd f944 	bl	80024f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2224      	movs	r2, #36	; 0x24
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 fba5 	bl	80059d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800529c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695a      	ldr	r2, [r3, #20]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b08a      	sub	sp, #40	; 0x28
 80052e2:	af02      	add	r7, sp, #8
 80052e4:	60f8      	str	r0, [r7, #12]
 80052e6:	60b9      	str	r1, [r7, #8]
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	4613      	mov	r3, r2
 80052ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052ee:	2300      	movs	r3, #0
 80052f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d17c      	bne.n	80053f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_UART_Transmit+0x2c>
 8005304:	88fb      	ldrh	r3, [r7, #6]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e075      	b.n	80053fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005314:	2b01      	cmp	r3, #1
 8005316:	d101      	bne.n	800531c <HAL_UART_Transmit+0x3e>
 8005318:	2302      	movs	r3, #2
 800531a:	e06e      	b.n	80053fa <HAL_UART_Transmit+0x11c>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2221      	movs	r2, #33	; 0x21
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005332:	f7fd fb35 	bl	80029a0 <HAL_GetTick>
 8005336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	88fa      	ldrh	r2, [r7, #6]
 800533c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	88fa      	ldrh	r2, [r7, #6]
 8005342:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800534c:	d108      	bne.n	8005360 <HAL_UART_Transmit+0x82>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d104      	bne.n	8005360 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	e003      	b.n	8005368 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005364:	2300      	movs	r3, #0
 8005366:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005370:	e02a      	b.n	80053c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2200      	movs	r2, #0
 800537a:	2180      	movs	r1, #128	; 0x80
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 f992 	bl	80056a6 <UART_WaitOnFlagUntilTimeout>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e036      	b.n	80053fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10b      	bne.n	80053aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	461a      	mov	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	3302      	adds	r3, #2
 80053a6:	61bb      	str	r3, [r7, #24]
 80053a8:	e007      	b.n	80053ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	781a      	ldrb	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	3301      	adds	r3, #1
 80053b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1cf      	bne.n	8005372 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2200      	movs	r2, #0
 80053da:	2140      	movs	r1, #64	; 0x40
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 f962 	bl	80056a6 <UART_WaitOnFlagUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e006      	b.n	80053fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2220      	movs	r2, #32
 80053f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	e000      	b.n	80053fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053f8:	2302      	movs	r3, #2
  }
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3720      	adds	r7, #32
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	60f8      	str	r0, [r7, #12]
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	4613      	mov	r3, r2
 800540e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b20      	cmp	r3, #32
 800541a:	d11d      	bne.n	8005458 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <HAL_UART_Receive_DMA+0x26>
 8005422:	88fb      	ldrh	r3, [r7, #6]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e016      	b.n	800545a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005432:	2b01      	cmp	r3, #1
 8005434:	d101      	bne.n	800543a <HAL_UART_Receive_DMA+0x38>
 8005436:	2302      	movs	r3, #2
 8005438:	e00f      	b.n	800545a <HAL_UART_Receive_DMA+0x58>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005448:	88fb      	ldrh	r3, [r7, #6]
 800544a:	461a      	mov	r2, r3
 800544c:	68b9      	ldr	r1, [r7, #8]
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 f998 	bl	8005784 <UART_Start_Receive_DMA>
 8005454:	4603      	mov	r3, r0
 8005456:	e000      	b.n	800545a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005458:	2302      	movs	r3, #2
  }
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800546a:	bf00      	nop
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr

08005476 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005476:	b480      	push	{r7}
 8005478:	b083      	sub	sp, #12
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	460b      	mov	r3, r1
 80054a8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b09c      	sub	sp, #112	; 0x70
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d172      	bne.n	80055b8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80054d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d4:	2200      	movs	r2, #0
 80054d6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	330c      	adds	r3, #12
 80054de:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054e2:	e853 3f00 	ldrex	r3, [r3]
 80054e6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80054e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80054f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	330c      	adds	r3, #12
 80054f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80054f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80054fa:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005500:	e841 2300 	strex	r3, r2, [r1]
 8005504:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005506:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1e5      	bne.n	80054d8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	3314      	adds	r3, #20
 8005512:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005516:	e853 3f00 	ldrex	r3, [r3]
 800551a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800551c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551e:	f023 0301 	bic.w	r3, r3, #1
 8005522:	667b      	str	r3, [r7, #100]	; 0x64
 8005524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	3314      	adds	r3, #20
 800552a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800552c:	647a      	str	r2, [r7, #68]	; 0x44
 800552e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005530:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005532:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005534:	e841 2300 	strex	r3, r2, [r1]
 8005538:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800553a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1e5      	bne.n	800550c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	3314      	adds	r3, #20
 8005546:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	e853 3f00 	ldrex	r3, [r3]
 800554e:	623b      	str	r3, [r7, #32]
   return(result);
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005556:	663b      	str	r3, [r7, #96]	; 0x60
 8005558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	3314      	adds	r3, #20
 800555e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005560:	633a      	str	r2, [r7, #48]	; 0x30
 8005562:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005568:	e841 2300 	strex	r3, r2, [r1]
 800556c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1e5      	bne.n	8005540 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005576:	2220      	movs	r2, #32
 8005578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800557c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800557e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005580:	2b01      	cmp	r3, #1
 8005582:	d119      	bne.n	80055b8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	60fb      	str	r3, [r7, #12]
   return(result);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f023 0310 	bic.w	r3, r3, #16
 800559a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800559c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055a4:	61fa      	str	r2, [r7, #28]
 80055a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	69b9      	ldr	r1, [r7, #24]
 80055aa:	69fa      	ldr	r2, [r7, #28]
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	617b      	str	r3, [r7, #20]
   return(result);
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e5      	bne.n	8005584 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d106      	bne.n	80055ce <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055c4:	4619      	mov	r1, r3
 80055c6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80055c8:	f7ff ff69 	bl	800549e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055cc:	e002      	b.n	80055d4 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80055ce:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80055d0:	f7ff ff47 	bl	8005462 <HAL_UART_RxCpltCallback>
}
 80055d4:	bf00      	nop
 80055d6:	3770      	adds	r7, #112	; 0x70
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d108      	bne.n	8005604 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055f6:	085b      	lsrs	r3, r3, #1
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	4619      	mov	r1, r3
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f7ff ff4e 	bl	800549e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005602:	e002      	b.n	800560a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f7ff ff36 	bl	8005476 <HAL_UART_RxHalfCpltCallback>
}
 800560a:	bf00      	nop
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b084      	sub	sp, #16
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800561a:	2300      	movs	r3, #0
 800561c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005622:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800562e:	2b80      	cmp	r3, #128	; 0x80
 8005630:	bf0c      	ite	eq
 8005632:	2301      	moveq	r3, #1
 8005634:	2300      	movne	r3, #0
 8005636:	b2db      	uxtb	r3, r3
 8005638:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b21      	cmp	r3, #33	; 0x21
 8005644:	d108      	bne.n	8005658 <UART_DMAError+0x46>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	2200      	movs	r2, #0
 8005650:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005652:	68b8      	ldr	r0, [r7, #8]
 8005654:	f000 f934 	bl	80058c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005662:	2b40      	cmp	r3, #64	; 0x40
 8005664:	bf0c      	ite	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	2300      	movne	r3, #0
 800566a:	b2db      	uxtb	r3, r3
 800566c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b22      	cmp	r3, #34	; 0x22
 8005678:	d108      	bne.n	800568c <UART_DMAError+0x7a>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d005      	beq.n	800568c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	2200      	movs	r2, #0
 8005684:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005686:	68b8      	ldr	r0, [r7, #8]
 8005688:	f000 f942 	bl	8005910 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005690:	f043 0210 	orr.w	r2, r3, #16
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005698:	68b8      	ldr	r0, [r7, #8]
 800569a:	f7ff fef6 	bl	800548a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800569e:	bf00      	nop
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b090      	sub	sp, #64	; 0x40
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	603b      	str	r3, [r7, #0]
 80056b2:	4613      	mov	r3, r2
 80056b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056b6:	e050      	b.n	800575a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056be:	d04c      	beq.n	800575a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80056c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d007      	beq.n	80056d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80056c6:	f7fd f96b 	bl	80029a0 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d241      	bcs.n	800575a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	330c      	adds	r3, #12
 80056dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056f6:	637a      	str	r2, [r7, #52]	; 0x34
 80056f8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	3314      	adds	r3, #20
 8005710:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	e853 3f00 	ldrex	r3, [r3]
 8005718:	613b      	str	r3, [r7, #16]
   return(result);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	f023 0301 	bic.w	r3, r3, #1
 8005720:	63bb      	str	r3, [r7, #56]	; 0x38
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	3314      	adds	r3, #20
 8005728:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800572a:	623a      	str	r2, [r7, #32]
 800572c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	69f9      	ldr	r1, [r7, #28]
 8005730:	6a3a      	ldr	r2, [r7, #32]
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	61bb      	str	r3, [r7, #24]
   return(result);
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e5      	bne.n	800570a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2220      	movs	r2, #32
 8005742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2220      	movs	r2, #32
 800574a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e00f      	b.n	800577a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4013      	ands	r3, r2
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	429a      	cmp	r2, r3
 8005768:	bf0c      	ite	eq
 800576a:	2301      	moveq	r3, #1
 800576c:	2300      	movne	r3, #0
 800576e:	b2db      	uxtb	r3, r3
 8005770:	461a      	mov	r2, r3
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	429a      	cmp	r2, r3
 8005776:	d09f      	beq.n	80056b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3740      	adds	r7, #64	; 0x40
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b098      	sub	sp, #96	; 0x60
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	4613      	mov	r3, r2
 8005790:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005792:	68ba      	ldr	r2, [r7, #8]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	88fa      	ldrh	r2, [r7, #6]
 800579c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2222      	movs	r2, #34	; 0x22
 80057a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b0:	4a40      	ldr	r2, [pc, #256]	; (80058b4 <UART_Start_Receive_DMA+0x130>)
 80057b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b8:	4a3f      	ldr	r2, [pc, #252]	; (80058b8 <UART_Start_Receive_DMA+0x134>)
 80057ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	4a3e      	ldr	r2, [pc, #248]	; (80058bc <UART_Start_Receive_DMA+0x138>)
 80057c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c8:	2200      	movs	r2, #0
 80057ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80057cc:	f107 0308 	add.w	r3, r7, #8
 80057d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3304      	adds	r3, #4
 80057dc:	4619      	mov	r1, r3
 80057de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	88fb      	ldrh	r3, [r7, #6]
 80057e4:	f7fd febe 	bl	8003564 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80057e8:	2300      	movs	r3, #0
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	613b      	str	r3, [r7, #16]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	613b      	str	r3, [r7, #16]
 80057fc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d019      	beq.n	8005842 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	330c      	adds	r3, #12
 8005814:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005816:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005818:	e853 3f00 	ldrex	r3, [r3]
 800581c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800581e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005824:	65bb      	str	r3, [r7, #88]	; 0x58
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330c      	adds	r3, #12
 800582c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800582e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005830:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005832:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005834:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005836:	e841 2300 	strex	r3, r2, [r1]
 800583a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800583c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1e5      	bne.n	800580e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3314      	adds	r3, #20
 8005848:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800584c:	e853 3f00 	ldrex	r3, [r3]
 8005850:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005854:	f043 0301 	orr.w	r3, r3, #1
 8005858:	657b      	str	r3, [r7, #84]	; 0x54
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3314      	adds	r3, #20
 8005860:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005862:	63ba      	str	r2, [r7, #56]	; 0x38
 8005864:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800586a:	e841 2300 	strex	r3, r2, [r1]
 800586e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1e5      	bne.n	8005842 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	3314      	adds	r3, #20
 800587c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	e853 3f00 	ldrex	r3, [r3]
 8005884:	617b      	str	r3, [r7, #20]
   return(result);
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800588c:	653b      	str	r3, [r7, #80]	; 0x50
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3314      	adds	r3, #20
 8005894:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005896:	627a      	str	r2, [r7, #36]	; 0x24
 8005898:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589a:	6a39      	ldr	r1, [r7, #32]
 800589c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800589e:	e841 2300 	strex	r3, r2, [r1]
 80058a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1e5      	bne.n	8005876 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3760      	adds	r7, #96	; 0x60
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	080054b7 	.word	0x080054b7
 80058b8:	080055dd 	.word	0x080055dd
 80058bc:	08005613 	.word	0x08005613

080058c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b089      	sub	sp, #36	; 0x24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80058de:	61fb      	str	r3, [r7, #28]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	330c      	adds	r3, #12
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	61ba      	str	r2, [r7, #24]
 80058ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	6979      	ldr	r1, [r7, #20]
 80058ee:	69ba      	ldr	r2, [r7, #24]
 80058f0:	e841 2300 	strex	r3, r2, [r1]
 80058f4:	613b      	str	r3, [r7, #16]
   return(result);
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e5      	bne.n	80058c8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005904:	bf00      	nop
 8005906:	3724      	adds	r7, #36	; 0x24
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005910:	b480      	push	{r7}
 8005912:	b095      	sub	sp, #84	; 0x54
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	330c      	adds	r3, #12
 800591e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005922:	e853 3f00 	ldrex	r3, [r3]
 8005926:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800592a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800592e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	330c      	adds	r3, #12
 8005936:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005938:	643a      	str	r2, [r7, #64]	; 0x40
 800593a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800593e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e5      	bne.n	8005918 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	3314      	adds	r3, #20
 8005952:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005954:	6a3b      	ldr	r3, [r7, #32]
 8005956:	e853 3f00 	ldrex	r3, [r3]
 800595a:	61fb      	str	r3, [r7, #28]
   return(result);
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	f023 0301 	bic.w	r3, r3, #1
 8005962:	64bb      	str	r3, [r7, #72]	; 0x48
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	3314      	adds	r3, #20
 800596a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800596c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800596e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005970:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005972:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005974:	e841 2300 	strex	r3, r2, [r1]
 8005978:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1e5      	bne.n	800594c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005984:	2b01      	cmp	r3, #1
 8005986:	d119      	bne.n	80059bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	330c      	adds	r3, #12
 800598e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	e853 3f00 	ldrex	r3, [r3]
 8005996:	60bb      	str	r3, [r7, #8]
   return(result);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f023 0310 	bic.w	r3, r3, #16
 800599e:	647b      	str	r3, [r7, #68]	; 0x44
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	330c      	adds	r3, #12
 80059a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059a8:	61ba      	str	r2, [r7, #24]
 80059aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ac:	6979      	ldr	r1, [r7, #20]
 80059ae:	69ba      	ldr	r2, [r7, #24]
 80059b0:	e841 2300 	strex	r3, r2, [r1]
 80059b4:	613b      	str	r3, [r7, #16]
   return(result);
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1e5      	bne.n	8005988 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2220      	movs	r2, #32
 80059c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059ca:	bf00      	nop
 80059cc:	3754      	adds	r7, #84	; 0x54
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
	...

080059d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059dc:	b0c0      	sub	sp, #256	; 0x100
 80059de:	af00      	add	r7, sp, #0
 80059e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80059f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f4:	68d9      	ldr	r1, [r3, #12]
 80059f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	ea40 0301 	orr.w	r3, r0, r1
 8005a00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	431a      	orrs	r2, r3
 8005a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a30:	f021 010c 	bic.w	r1, r1, #12
 8005a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a3e:	430b      	orrs	r3, r1
 8005a40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a52:	6999      	ldr	r1, [r3, #24]
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	ea40 0301 	orr.w	r3, r0, r1
 8005a5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	4b8f      	ldr	r3, [pc, #572]	; (8005ca4 <UART_SetConfig+0x2cc>)
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d005      	beq.n	8005a78 <UART_SetConfig+0xa0>
 8005a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	4b8d      	ldr	r3, [pc, #564]	; (8005ca8 <UART_SetConfig+0x2d0>)
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d104      	bne.n	8005a82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a78:	f7fe fe8a 	bl	8004790 <HAL_RCC_GetPCLK2Freq>
 8005a7c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a80:	e003      	b.n	8005a8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a82:	f7fe fe71 	bl	8004768 <HAL_RCC_GetPCLK1Freq>
 8005a86:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a94:	f040 810c 	bne.w	8005cb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005aa2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005aa6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005aaa:	4622      	mov	r2, r4
 8005aac:	462b      	mov	r3, r5
 8005aae:	1891      	adds	r1, r2, r2
 8005ab0:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ab2:	415b      	adcs	r3, r3
 8005ab4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ab6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005aba:	4621      	mov	r1, r4
 8005abc:	eb12 0801 	adds.w	r8, r2, r1
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	eb43 0901 	adc.w	r9, r3, r1
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ad2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ad6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ada:	4690      	mov	r8, r2
 8005adc:	4699      	mov	r9, r3
 8005ade:	4623      	mov	r3, r4
 8005ae0:	eb18 0303 	adds.w	r3, r8, r3
 8005ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ae8:	462b      	mov	r3, r5
 8005aea:	eb49 0303 	adc.w	r3, r9, r3
 8005aee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005afe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b06:	460b      	mov	r3, r1
 8005b08:	18db      	adds	r3, r3, r3
 8005b0a:	653b      	str	r3, [r7, #80]	; 0x50
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	eb42 0303 	adc.w	r3, r2, r3
 8005b12:	657b      	str	r3, [r7, #84]	; 0x54
 8005b14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b1c:	f7fb f89c 	bl	8000c58 <__aeabi_uldivmod>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4b61      	ldr	r3, [pc, #388]	; (8005cac <UART_SetConfig+0x2d4>)
 8005b26:	fba3 2302 	umull	r2, r3, r3, r2
 8005b2a:	095b      	lsrs	r3, r3, #5
 8005b2c:	011c      	lsls	r4, r3, #4
 8005b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b32:	2200      	movs	r2, #0
 8005b34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b38:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b40:	4642      	mov	r2, r8
 8005b42:	464b      	mov	r3, r9
 8005b44:	1891      	adds	r1, r2, r2
 8005b46:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b48:	415b      	adcs	r3, r3
 8005b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b50:	4641      	mov	r1, r8
 8005b52:	eb12 0a01 	adds.w	sl, r2, r1
 8005b56:	4649      	mov	r1, r9
 8005b58:	eb43 0b01 	adc.w	fp, r3, r1
 8005b5c:	f04f 0200 	mov.w	r2, #0
 8005b60:	f04f 0300 	mov.w	r3, #0
 8005b64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b70:	4692      	mov	sl, r2
 8005b72:	469b      	mov	fp, r3
 8005b74:	4643      	mov	r3, r8
 8005b76:	eb1a 0303 	adds.w	r3, sl, r3
 8005b7a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b7e:	464b      	mov	r3, r9
 8005b80:	eb4b 0303 	adc.w	r3, fp, r3
 8005b84:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b94:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005b98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	18db      	adds	r3, r3, r3
 8005ba0:	643b      	str	r3, [r7, #64]	; 0x40
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	eb42 0303 	adc.w	r3, r2, r3
 8005ba8:	647b      	str	r3, [r7, #68]	; 0x44
 8005baa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bb2:	f7fb f851 	bl	8000c58 <__aeabi_uldivmod>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	4611      	mov	r1, r2
 8005bbc:	4b3b      	ldr	r3, [pc, #236]	; (8005cac <UART_SetConfig+0x2d4>)
 8005bbe:	fba3 2301 	umull	r2, r3, r3, r1
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	2264      	movs	r2, #100	; 0x64
 8005bc6:	fb02 f303 	mul.w	r3, r2, r3
 8005bca:	1acb      	subs	r3, r1, r3
 8005bcc:	00db      	lsls	r3, r3, #3
 8005bce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005bd2:	4b36      	ldr	r3, [pc, #216]	; (8005cac <UART_SetConfig+0x2d4>)
 8005bd4:	fba3 2302 	umull	r2, r3, r3, r2
 8005bd8:	095b      	lsrs	r3, r3, #5
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005be0:	441c      	add	r4, r3
 8005be2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005bec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005bf0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005bf4:	4642      	mov	r2, r8
 8005bf6:	464b      	mov	r3, r9
 8005bf8:	1891      	adds	r1, r2, r2
 8005bfa:	63b9      	str	r1, [r7, #56]	; 0x38
 8005bfc:	415b      	adcs	r3, r3
 8005bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c04:	4641      	mov	r1, r8
 8005c06:	1851      	adds	r1, r2, r1
 8005c08:	6339      	str	r1, [r7, #48]	; 0x30
 8005c0a:	4649      	mov	r1, r9
 8005c0c:	414b      	adcs	r3, r1
 8005c0e:	637b      	str	r3, [r7, #52]	; 0x34
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f04f 0300 	mov.w	r3, #0
 8005c18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c1c:	4659      	mov	r1, fp
 8005c1e:	00cb      	lsls	r3, r1, #3
 8005c20:	4651      	mov	r1, sl
 8005c22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c26:	4651      	mov	r1, sl
 8005c28:	00ca      	lsls	r2, r1, #3
 8005c2a:	4610      	mov	r0, r2
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	4603      	mov	r3, r0
 8005c30:	4642      	mov	r2, r8
 8005c32:	189b      	adds	r3, r3, r2
 8005c34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c38:	464b      	mov	r3, r9
 8005c3a:	460a      	mov	r2, r1
 8005c3c:	eb42 0303 	adc.w	r3, r2, r3
 8005c40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c50:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c58:	460b      	mov	r3, r1
 8005c5a:	18db      	adds	r3, r3, r3
 8005c5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c5e:	4613      	mov	r3, r2
 8005c60:	eb42 0303 	adc.w	r3, r2, r3
 8005c64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c6e:	f7fa fff3 	bl	8000c58 <__aeabi_uldivmod>
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	4b0d      	ldr	r3, [pc, #52]	; (8005cac <UART_SetConfig+0x2d4>)
 8005c78:	fba3 1302 	umull	r1, r3, r3, r2
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	2164      	movs	r1, #100	; 0x64
 8005c80:	fb01 f303 	mul.w	r3, r1, r3
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	3332      	adds	r3, #50	; 0x32
 8005c8a:	4a08      	ldr	r2, [pc, #32]	; (8005cac <UART_SetConfig+0x2d4>)
 8005c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	f003 0207 	and.w	r2, r3, #7
 8005c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4422      	add	r2, r4
 8005c9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ca0:	e105      	b.n	8005eae <UART_SetConfig+0x4d6>
 8005ca2:	bf00      	nop
 8005ca4:	40011000 	.word	0x40011000
 8005ca8:	40011400 	.word	0x40011400
 8005cac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005cba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005cbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005cc2:	4642      	mov	r2, r8
 8005cc4:	464b      	mov	r3, r9
 8005cc6:	1891      	adds	r1, r2, r2
 8005cc8:	6239      	str	r1, [r7, #32]
 8005cca:	415b      	adcs	r3, r3
 8005ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cd2:	4641      	mov	r1, r8
 8005cd4:	1854      	adds	r4, r2, r1
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	eb43 0501 	adc.w	r5, r3, r1
 8005cdc:	f04f 0200 	mov.w	r2, #0
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	00eb      	lsls	r3, r5, #3
 8005ce6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cea:	00e2      	lsls	r2, r4, #3
 8005cec:	4614      	mov	r4, r2
 8005cee:	461d      	mov	r5, r3
 8005cf0:	4643      	mov	r3, r8
 8005cf2:	18e3      	adds	r3, r4, r3
 8005cf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005cf8:	464b      	mov	r3, r9
 8005cfa:	eb45 0303 	adc.w	r3, r5, r3
 8005cfe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d12:	f04f 0200 	mov.w	r2, #0
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d1e:	4629      	mov	r1, r5
 8005d20:	008b      	lsls	r3, r1, #2
 8005d22:	4621      	mov	r1, r4
 8005d24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d28:	4621      	mov	r1, r4
 8005d2a:	008a      	lsls	r2, r1, #2
 8005d2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d30:	f7fa ff92 	bl	8000c58 <__aeabi_uldivmod>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4b60      	ldr	r3, [pc, #384]	; (8005ebc <UART_SetConfig+0x4e4>)
 8005d3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d3e:	095b      	lsrs	r3, r3, #5
 8005d40:	011c      	lsls	r4, r3, #4
 8005d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d46:	2200      	movs	r2, #0
 8005d48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d4c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d54:	4642      	mov	r2, r8
 8005d56:	464b      	mov	r3, r9
 8005d58:	1891      	adds	r1, r2, r2
 8005d5a:	61b9      	str	r1, [r7, #24]
 8005d5c:	415b      	adcs	r3, r3
 8005d5e:	61fb      	str	r3, [r7, #28]
 8005d60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d64:	4641      	mov	r1, r8
 8005d66:	1851      	adds	r1, r2, r1
 8005d68:	6139      	str	r1, [r7, #16]
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	414b      	adcs	r3, r1
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	f04f 0200 	mov.w	r2, #0
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	00cb      	lsls	r3, r1, #3
 8005d80:	4651      	mov	r1, sl
 8005d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d86:	4651      	mov	r1, sl
 8005d88:	00ca      	lsls	r2, r1, #3
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4603      	mov	r3, r0
 8005d90:	4642      	mov	r2, r8
 8005d92:	189b      	adds	r3, r3, r2
 8005d94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005d98:	464b      	mov	r3, r9
 8005d9a:	460a      	mov	r2, r1
 8005d9c:	eb42 0303 	adc.w	r3, r2, r3
 8005da0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dae:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005db0:	f04f 0200 	mov.w	r2, #0
 8005db4:	f04f 0300 	mov.w	r3, #0
 8005db8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005dbc:	4649      	mov	r1, r9
 8005dbe:	008b      	lsls	r3, r1, #2
 8005dc0:	4641      	mov	r1, r8
 8005dc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dc6:	4641      	mov	r1, r8
 8005dc8:	008a      	lsls	r2, r1, #2
 8005dca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005dce:	f7fa ff43 	bl	8000c58 <__aeabi_uldivmod>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	4b39      	ldr	r3, [pc, #228]	; (8005ebc <UART_SetConfig+0x4e4>)
 8005dd8:	fba3 1302 	umull	r1, r3, r3, r2
 8005ddc:	095b      	lsrs	r3, r3, #5
 8005dde:	2164      	movs	r1, #100	; 0x64
 8005de0:	fb01 f303 	mul.w	r3, r1, r3
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	011b      	lsls	r3, r3, #4
 8005de8:	3332      	adds	r3, #50	; 0x32
 8005dea:	4a34      	ldr	r2, [pc, #208]	; (8005ebc <UART_SetConfig+0x4e4>)
 8005dec:	fba2 2303 	umull	r2, r3, r2, r3
 8005df0:	095b      	lsrs	r3, r3, #5
 8005df2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005df6:	441c      	add	r4, r3
 8005df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	673b      	str	r3, [r7, #112]	; 0x70
 8005e00:	677a      	str	r2, [r7, #116]	; 0x74
 8005e02:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e06:	4642      	mov	r2, r8
 8005e08:	464b      	mov	r3, r9
 8005e0a:	1891      	adds	r1, r2, r2
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	415b      	adcs	r3, r3
 8005e10:	60fb      	str	r3, [r7, #12]
 8005e12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e16:	4641      	mov	r1, r8
 8005e18:	1851      	adds	r1, r2, r1
 8005e1a:	6039      	str	r1, [r7, #0]
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	414b      	adcs	r3, r1
 8005e20:	607b      	str	r3, [r7, #4]
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	f04f 0300 	mov.w	r3, #0
 8005e2a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e2e:	4659      	mov	r1, fp
 8005e30:	00cb      	lsls	r3, r1, #3
 8005e32:	4651      	mov	r1, sl
 8005e34:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e38:	4651      	mov	r1, sl
 8005e3a:	00ca      	lsls	r2, r1, #3
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4603      	mov	r3, r0
 8005e42:	4642      	mov	r2, r8
 8005e44:	189b      	adds	r3, r3, r2
 8005e46:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e48:	464b      	mov	r3, r9
 8005e4a:	460a      	mov	r2, r1
 8005e4c:	eb42 0303 	adc.w	r3, r2, r3
 8005e50:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	663b      	str	r3, [r7, #96]	; 0x60
 8005e5c:	667a      	str	r2, [r7, #100]	; 0x64
 8005e5e:	f04f 0200 	mov.w	r2, #0
 8005e62:	f04f 0300 	mov.w	r3, #0
 8005e66:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	008b      	lsls	r3, r1, #2
 8005e6e:	4641      	mov	r1, r8
 8005e70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e74:	4641      	mov	r1, r8
 8005e76:	008a      	lsls	r2, r1, #2
 8005e78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005e7c:	f7fa feec 	bl	8000c58 <__aeabi_uldivmod>
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4b0d      	ldr	r3, [pc, #52]	; (8005ebc <UART_SetConfig+0x4e4>)
 8005e86:	fba3 1302 	umull	r1, r3, r3, r2
 8005e8a:	095b      	lsrs	r3, r3, #5
 8005e8c:	2164      	movs	r1, #100	; 0x64
 8005e8e:	fb01 f303 	mul.w	r3, r1, r3
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	011b      	lsls	r3, r3, #4
 8005e96:	3332      	adds	r3, #50	; 0x32
 8005e98:	4a08      	ldr	r2, [pc, #32]	; (8005ebc <UART_SetConfig+0x4e4>)
 8005e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9e:	095b      	lsrs	r3, r3, #5
 8005ea0:	f003 020f 	and.w	r2, r3, #15
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4422      	add	r2, r4
 8005eac:	609a      	str	r2, [r3, #8]
}
 8005eae:	bf00      	nop
 8005eb0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eba:	bf00      	nop
 8005ebc:	51eb851f 	.word	0x51eb851f

08005ec0 <__errno>:
 8005ec0:	4b01      	ldr	r3, [pc, #4]	; (8005ec8 <__errno+0x8>)
 8005ec2:	6818      	ldr	r0, [r3, #0]
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	20000184 	.word	0x20000184

08005ecc <__libc_init_array>:
 8005ecc:	b570      	push	{r4, r5, r6, lr}
 8005ece:	4d0d      	ldr	r5, [pc, #52]	; (8005f04 <__libc_init_array+0x38>)
 8005ed0:	4c0d      	ldr	r4, [pc, #52]	; (8005f08 <__libc_init_array+0x3c>)
 8005ed2:	1b64      	subs	r4, r4, r5
 8005ed4:	10a4      	asrs	r4, r4, #2
 8005ed6:	2600      	movs	r6, #0
 8005ed8:	42a6      	cmp	r6, r4
 8005eda:	d109      	bne.n	8005ef0 <__libc_init_array+0x24>
 8005edc:	4d0b      	ldr	r5, [pc, #44]	; (8005f0c <__libc_init_array+0x40>)
 8005ede:	4c0c      	ldr	r4, [pc, #48]	; (8005f10 <__libc_init_array+0x44>)
 8005ee0:	f002 ff16 	bl	8008d10 <_init>
 8005ee4:	1b64      	subs	r4, r4, r5
 8005ee6:	10a4      	asrs	r4, r4, #2
 8005ee8:	2600      	movs	r6, #0
 8005eea:	42a6      	cmp	r6, r4
 8005eec:	d105      	bne.n	8005efa <__libc_init_array+0x2e>
 8005eee:	bd70      	pop	{r4, r5, r6, pc}
 8005ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ef4:	4798      	blx	r3
 8005ef6:	3601      	adds	r6, #1
 8005ef8:	e7ee      	b.n	8005ed8 <__libc_init_array+0xc>
 8005efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005efe:	4798      	blx	r3
 8005f00:	3601      	adds	r6, #1
 8005f02:	e7f2      	b.n	8005eea <__libc_init_array+0x1e>
 8005f04:	080091e4 	.word	0x080091e4
 8005f08:	080091e4 	.word	0x080091e4
 8005f0c:	080091e4 	.word	0x080091e4
 8005f10:	080091e8 	.word	0x080091e8

08005f14 <memset>:
 8005f14:	4402      	add	r2, r0
 8005f16:	4603      	mov	r3, r0
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d100      	bne.n	8005f1e <memset+0xa>
 8005f1c:	4770      	bx	lr
 8005f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f22:	e7f9      	b.n	8005f18 <memset+0x4>

08005f24 <__cvt>:
 8005f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f28:	ec55 4b10 	vmov	r4, r5, d0
 8005f2c:	2d00      	cmp	r5, #0
 8005f2e:	460e      	mov	r6, r1
 8005f30:	4619      	mov	r1, r3
 8005f32:	462b      	mov	r3, r5
 8005f34:	bfbb      	ittet	lt
 8005f36:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f3a:	461d      	movlt	r5, r3
 8005f3c:	2300      	movge	r3, #0
 8005f3e:	232d      	movlt	r3, #45	; 0x2d
 8005f40:	700b      	strb	r3, [r1, #0]
 8005f42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f44:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f48:	4691      	mov	r9, r2
 8005f4a:	f023 0820 	bic.w	r8, r3, #32
 8005f4e:	bfbc      	itt	lt
 8005f50:	4622      	movlt	r2, r4
 8005f52:	4614      	movlt	r4, r2
 8005f54:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f58:	d005      	beq.n	8005f66 <__cvt+0x42>
 8005f5a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f5e:	d100      	bne.n	8005f62 <__cvt+0x3e>
 8005f60:	3601      	adds	r6, #1
 8005f62:	2102      	movs	r1, #2
 8005f64:	e000      	b.n	8005f68 <__cvt+0x44>
 8005f66:	2103      	movs	r1, #3
 8005f68:	ab03      	add	r3, sp, #12
 8005f6a:	9301      	str	r3, [sp, #4]
 8005f6c:	ab02      	add	r3, sp, #8
 8005f6e:	9300      	str	r3, [sp, #0]
 8005f70:	ec45 4b10 	vmov	d0, r4, r5
 8005f74:	4653      	mov	r3, sl
 8005f76:	4632      	mov	r2, r6
 8005f78:	f000 fcfe 	bl	8006978 <_dtoa_r>
 8005f7c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f80:	4607      	mov	r7, r0
 8005f82:	d102      	bne.n	8005f8a <__cvt+0x66>
 8005f84:	f019 0f01 	tst.w	r9, #1
 8005f88:	d022      	beq.n	8005fd0 <__cvt+0xac>
 8005f8a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f8e:	eb07 0906 	add.w	r9, r7, r6
 8005f92:	d110      	bne.n	8005fb6 <__cvt+0x92>
 8005f94:	783b      	ldrb	r3, [r7, #0]
 8005f96:	2b30      	cmp	r3, #48	; 0x30
 8005f98:	d10a      	bne.n	8005fb0 <__cvt+0x8c>
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	f7fa fd99 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fa6:	b918      	cbnz	r0, 8005fb0 <__cvt+0x8c>
 8005fa8:	f1c6 0601 	rsb	r6, r6, #1
 8005fac:	f8ca 6000 	str.w	r6, [sl]
 8005fb0:	f8da 3000 	ldr.w	r3, [sl]
 8005fb4:	4499      	add	r9, r3
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	2300      	movs	r3, #0
 8005fba:	4620      	mov	r0, r4
 8005fbc:	4629      	mov	r1, r5
 8005fbe:	f7fa fd8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fc2:	b108      	cbz	r0, 8005fc8 <__cvt+0xa4>
 8005fc4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fc8:	2230      	movs	r2, #48	; 0x30
 8005fca:	9b03      	ldr	r3, [sp, #12]
 8005fcc:	454b      	cmp	r3, r9
 8005fce:	d307      	bcc.n	8005fe0 <__cvt+0xbc>
 8005fd0:	9b03      	ldr	r3, [sp, #12]
 8005fd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fd4:	1bdb      	subs	r3, r3, r7
 8005fd6:	4638      	mov	r0, r7
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	b004      	add	sp, #16
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	1c59      	adds	r1, r3, #1
 8005fe2:	9103      	str	r1, [sp, #12]
 8005fe4:	701a      	strb	r2, [r3, #0]
 8005fe6:	e7f0      	b.n	8005fca <__cvt+0xa6>

08005fe8 <__exponent>:
 8005fe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fea:	4603      	mov	r3, r0
 8005fec:	2900      	cmp	r1, #0
 8005fee:	bfb8      	it	lt
 8005ff0:	4249      	neglt	r1, r1
 8005ff2:	f803 2b02 	strb.w	r2, [r3], #2
 8005ff6:	bfb4      	ite	lt
 8005ff8:	222d      	movlt	r2, #45	; 0x2d
 8005ffa:	222b      	movge	r2, #43	; 0x2b
 8005ffc:	2909      	cmp	r1, #9
 8005ffe:	7042      	strb	r2, [r0, #1]
 8006000:	dd2a      	ble.n	8006058 <__exponent+0x70>
 8006002:	f10d 0407 	add.w	r4, sp, #7
 8006006:	46a4      	mov	ip, r4
 8006008:	270a      	movs	r7, #10
 800600a:	46a6      	mov	lr, r4
 800600c:	460a      	mov	r2, r1
 800600e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006012:	fb07 1516 	mls	r5, r7, r6, r1
 8006016:	3530      	adds	r5, #48	; 0x30
 8006018:	2a63      	cmp	r2, #99	; 0x63
 800601a:	f104 34ff 	add.w	r4, r4, #4294967295
 800601e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006022:	4631      	mov	r1, r6
 8006024:	dcf1      	bgt.n	800600a <__exponent+0x22>
 8006026:	3130      	adds	r1, #48	; 0x30
 8006028:	f1ae 0502 	sub.w	r5, lr, #2
 800602c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006030:	1c44      	adds	r4, r0, #1
 8006032:	4629      	mov	r1, r5
 8006034:	4561      	cmp	r1, ip
 8006036:	d30a      	bcc.n	800604e <__exponent+0x66>
 8006038:	f10d 0209 	add.w	r2, sp, #9
 800603c:	eba2 020e 	sub.w	r2, r2, lr
 8006040:	4565      	cmp	r5, ip
 8006042:	bf88      	it	hi
 8006044:	2200      	movhi	r2, #0
 8006046:	4413      	add	r3, r2
 8006048:	1a18      	subs	r0, r3, r0
 800604a:	b003      	add	sp, #12
 800604c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800604e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006052:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006056:	e7ed      	b.n	8006034 <__exponent+0x4c>
 8006058:	2330      	movs	r3, #48	; 0x30
 800605a:	3130      	adds	r1, #48	; 0x30
 800605c:	7083      	strb	r3, [r0, #2]
 800605e:	70c1      	strb	r1, [r0, #3]
 8006060:	1d03      	adds	r3, r0, #4
 8006062:	e7f1      	b.n	8006048 <__exponent+0x60>

08006064 <_printf_float>:
 8006064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006068:	ed2d 8b02 	vpush	{d8}
 800606c:	b08d      	sub	sp, #52	; 0x34
 800606e:	460c      	mov	r4, r1
 8006070:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006074:	4616      	mov	r6, r2
 8006076:	461f      	mov	r7, r3
 8006078:	4605      	mov	r5, r0
 800607a:	f001 fa6b 	bl	8007554 <_localeconv_r>
 800607e:	f8d0 a000 	ldr.w	sl, [r0]
 8006082:	4650      	mov	r0, sl
 8006084:	f7fa f8ac 	bl	80001e0 <strlen>
 8006088:	2300      	movs	r3, #0
 800608a:	930a      	str	r3, [sp, #40]	; 0x28
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	9305      	str	r3, [sp, #20]
 8006090:	f8d8 3000 	ldr.w	r3, [r8]
 8006094:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006098:	3307      	adds	r3, #7
 800609a:	f023 0307 	bic.w	r3, r3, #7
 800609e:	f103 0208 	add.w	r2, r3, #8
 80060a2:	f8c8 2000 	str.w	r2, [r8]
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80060ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80060b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060b6:	9307      	str	r3, [sp, #28]
 80060b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80060bc:	ee08 0a10 	vmov	s16, r0
 80060c0:	4b9f      	ldr	r3, [pc, #636]	; (8006340 <_printf_float+0x2dc>)
 80060c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060c6:	f04f 32ff 	mov.w	r2, #4294967295
 80060ca:	f7fa fd37 	bl	8000b3c <__aeabi_dcmpun>
 80060ce:	bb88      	cbnz	r0, 8006134 <_printf_float+0xd0>
 80060d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060d4:	4b9a      	ldr	r3, [pc, #616]	; (8006340 <_printf_float+0x2dc>)
 80060d6:	f04f 32ff 	mov.w	r2, #4294967295
 80060da:	f7fa fd11 	bl	8000b00 <__aeabi_dcmple>
 80060de:	bb48      	cbnz	r0, 8006134 <_printf_float+0xd0>
 80060e0:	2200      	movs	r2, #0
 80060e2:	2300      	movs	r3, #0
 80060e4:	4640      	mov	r0, r8
 80060e6:	4649      	mov	r1, r9
 80060e8:	f7fa fd00 	bl	8000aec <__aeabi_dcmplt>
 80060ec:	b110      	cbz	r0, 80060f4 <_printf_float+0x90>
 80060ee:	232d      	movs	r3, #45	; 0x2d
 80060f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060f4:	4b93      	ldr	r3, [pc, #588]	; (8006344 <_printf_float+0x2e0>)
 80060f6:	4894      	ldr	r0, [pc, #592]	; (8006348 <_printf_float+0x2e4>)
 80060f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80060fc:	bf94      	ite	ls
 80060fe:	4698      	movls	r8, r3
 8006100:	4680      	movhi	r8, r0
 8006102:	2303      	movs	r3, #3
 8006104:	6123      	str	r3, [r4, #16]
 8006106:	9b05      	ldr	r3, [sp, #20]
 8006108:	f023 0204 	bic.w	r2, r3, #4
 800610c:	6022      	str	r2, [r4, #0]
 800610e:	f04f 0900 	mov.w	r9, #0
 8006112:	9700      	str	r7, [sp, #0]
 8006114:	4633      	mov	r3, r6
 8006116:	aa0b      	add	r2, sp, #44	; 0x2c
 8006118:	4621      	mov	r1, r4
 800611a:	4628      	mov	r0, r5
 800611c:	f000 f9d8 	bl	80064d0 <_printf_common>
 8006120:	3001      	adds	r0, #1
 8006122:	f040 8090 	bne.w	8006246 <_printf_float+0x1e2>
 8006126:	f04f 30ff 	mov.w	r0, #4294967295
 800612a:	b00d      	add	sp, #52	; 0x34
 800612c:	ecbd 8b02 	vpop	{d8}
 8006130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006134:	4642      	mov	r2, r8
 8006136:	464b      	mov	r3, r9
 8006138:	4640      	mov	r0, r8
 800613a:	4649      	mov	r1, r9
 800613c:	f7fa fcfe 	bl	8000b3c <__aeabi_dcmpun>
 8006140:	b140      	cbz	r0, 8006154 <_printf_float+0xf0>
 8006142:	464b      	mov	r3, r9
 8006144:	2b00      	cmp	r3, #0
 8006146:	bfbc      	itt	lt
 8006148:	232d      	movlt	r3, #45	; 0x2d
 800614a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800614e:	487f      	ldr	r0, [pc, #508]	; (800634c <_printf_float+0x2e8>)
 8006150:	4b7f      	ldr	r3, [pc, #508]	; (8006350 <_printf_float+0x2ec>)
 8006152:	e7d1      	b.n	80060f8 <_printf_float+0x94>
 8006154:	6863      	ldr	r3, [r4, #4]
 8006156:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800615a:	9206      	str	r2, [sp, #24]
 800615c:	1c5a      	adds	r2, r3, #1
 800615e:	d13f      	bne.n	80061e0 <_printf_float+0x17c>
 8006160:	2306      	movs	r3, #6
 8006162:	6063      	str	r3, [r4, #4]
 8006164:	9b05      	ldr	r3, [sp, #20]
 8006166:	6861      	ldr	r1, [r4, #4]
 8006168:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800616c:	2300      	movs	r3, #0
 800616e:	9303      	str	r3, [sp, #12]
 8006170:	ab0a      	add	r3, sp, #40	; 0x28
 8006172:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006176:	ab09      	add	r3, sp, #36	; 0x24
 8006178:	ec49 8b10 	vmov	d0, r8, r9
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	6022      	str	r2, [r4, #0]
 8006180:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006184:	4628      	mov	r0, r5
 8006186:	f7ff fecd 	bl	8005f24 <__cvt>
 800618a:	9b06      	ldr	r3, [sp, #24]
 800618c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800618e:	2b47      	cmp	r3, #71	; 0x47
 8006190:	4680      	mov	r8, r0
 8006192:	d108      	bne.n	80061a6 <_printf_float+0x142>
 8006194:	1cc8      	adds	r0, r1, #3
 8006196:	db02      	blt.n	800619e <_printf_float+0x13a>
 8006198:	6863      	ldr	r3, [r4, #4]
 800619a:	4299      	cmp	r1, r3
 800619c:	dd41      	ble.n	8006222 <_printf_float+0x1be>
 800619e:	f1ab 0b02 	sub.w	fp, fp, #2
 80061a2:	fa5f fb8b 	uxtb.w	fp, fp
 80061a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061aa:	d820      	bhi.n	80061ee <_printf_float+0x18a>
 80061ac:	3901      	subs	r1, #1
 80061ae:	465a      	mov	r2, fp
 80061b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061b4:	9109      	str	r1, [sp, #36]	; 0x24
 80061b6:	f7ff ff17 	bl	8005fe8 <__exponent>
 80061ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061bc:	1813      	adds	r3, r2, r0
 80061be:	2a01      	cmp	r2, #1
 80061c0:	4681      	mov	r9, r0
 80061c2:	6123      	str	r3, [r4, #16]
 80061c4:	dc02      	bgt.n	80061cc <_printf_float+0x168>
 80061c6:	6822      	ldr	r2, [r4, #0]
 80061c8:	07d2      	lsls	r2, r2, #31
 80061ca:	d501      	bpl.n	80061d0 <_printf_float+0x16c>
 80061cc:	3301      	adds	r3, #1
 80061ce:	6123      	str	r3, [r4, #16]
 80061d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d09c      	beq.n	8006112 <_printf_float+0xae>
 80061d8:	232d      	movs	r3, #45	; 0x2d
 80061da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061de:	e798      	b.n	8006112 <_printf_float+0xae>
 80061e0:	9a06      	ldr	r2, [sp, #24]
 80061e2:	2a47      	cmp	r2, #71	; 0x47
 80061e4:	d1be      	bne.n	8006164 <_printf_float+0x100>
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1bc      	bne.n	8006164 <_printf_float+0x100>
 80061ea:	2301      	movs	r3, #1
 80061ec:	e7b9      	b.n	8006162 <_printf_float+0xfe>
 80061ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80061f2:	d118      	bne.n	8006226 <_printf_float+0x1c2>
 80061f4:	2900      	cmp	r1, #0
 80061f6:	6863      	ldr	r3, [r4, #4]
 80061f8:	dd0b      	ble.n	8006212 <_printf_float+0x1ae>
 80061fa:	6121      	str	r1, [r4, #16]
 80061fc:	b913      	cbnz	r3, 8006204 <_printf_float+0x1a0>
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	07d0      	lsls	r0, r2, #31
 8006202:	d502      	bpl.n	800620a <_printf_float+0x1a6>
 8006204:	3301      	adds	r3, #1
 8006206:	440b      	add	r3, r1
 8006208:	6123      	str	r3, [r4, #16]
 800620a:	65a1      	str	r1, [r4, #88]	; 0x58
 800620c:	f04f 0900 	mov.w	r9, #0
 8006210:	e7de      	b.n	80061d0 <_printf_float+0x16c>
 8006212:	b913      	cbnz	r3, 800621a <_printf_float+0x1b6>
 8006214:	6822      	ldr	r2, [r4, #0]
 8006216:	07d2      	lsls	r2, r2, #31
 8006218:	d501      	bpl.n	800621e <_printf_float+0x1ba>
 800621a:	3302      	adds	r3, #2
 800621c:	e7f4      	b.n	8006208 <_printf_float+0x1a4>
 800621e:	2301      	movs	r3, #1
 8006220:	e7f2      	b.n	8006208 <_printf_float+0x1a4>
 8006222:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006228:	4299      	cmp	r1, r3
 800622a:	db05      	blt.n	8006238 <_printf_float+0x1d4>
 800622c:	6823      	ldr	r3, [r4, #0]
 800622e:	6121      	str	r1, [r4, #16]
 8006230:	07d8      	lsls	r0, r3, #31
 8006232:	d5ea      	bpl.n	800620a <_printf_float+0x1a6>
 8006234:	1c4b      	adds	r3, r1, #1
 8006236:	e7e7      	b.n	8006208 <_printf_float+0x1a4>
 8006238:	2900      	cmp	r1, #0
 800623a:	bfd4      	ite	le
 800623c:	f1c1 0202 	rsble	r2, r1, #2
 8006240:	2201      	movgt	r2, #1
 8006242:	4413      	add	r3, r2
 8006244:	e7e0      	b.n	8006208 <_printf_float+0x1a4>
 8006246:	6823      	ldr	r3, [r4, #0]
 8006248:	055a      	lsls	r2, r3, #21
 800624a:	d407      	bmi.n	800625c <_printf_float+0x1f8>
 800624c:	6923      	ldr	r3, [r4, #16]
 800624e:	4642      	mov	r2, r8
 8006250:	4631      	mov	r1, r6
 8006252:	4628      	mov	r0, r5
 8006254:	47b8      	blx	r7
 8006256:	3001      	adds	r0, #1
 8006258:	d12c      	bne.n	80062b4 <_printf_float+0x250>
 800625a:	e764      	b.n	8006126 <_printf_float+0xc2>
 800625c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006260:	f240 80e0 	bls.w	8006424 <_printf_float+0x3c0>
 8006264:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006268:	2200      	movs	r2, #0
 800626a:	2300      	movs	r3, #0
 800626c:	f7fa fc34 	bl	8000ad8 <__aeabi_dcmpeq>
 8006270:	2800      	cmp	r0, #0
 8006272:	d034      	beq.n	80062de <_printf_float+0x27a>
 8006274:	4a37      	ldr	r2, [pc, #220]	; (8006354 <_printf_float+0x2f0>)
 8006276:	2301      	movs	r3, #1
 8006278:	4631      	mov	r1, r6
 800627a:	4628      	mov	r0, r5
 800627c:	47b8      	blx	r7
 800627e:	3001      	adds	r0, #1
 8006280:	f43f af51 	beq.w	8006126 <_printf_float+0xc2>
 8006284:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006288:	429a      	cmp	r2, r3
 800628a:	db02      	blt.n	8006292 <_printf_float+0x22e>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	07d8      	lsls	r0, r3, #31
 8006290:	d510      	bpl.n	80062b4 <_printf_float+0x250>
 8006292:	ee18 3a10 	vmov	r3, s16
 8006296:	4652      	mov	r2, sl
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	f43f af41 	beq.w	8006126 <_printf_float+0xc2>
 80062a4:	f04f 0800 	mov.w	r8, #0
 80062a8:	f104 091a 	add.w	r9, r4, #26
 80062ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ae:	3b01      	subs	r3, #1
 80062b0:	4543      	cmp	r3, r8
 80062b2:	dc09      	bgt.n	80062c8 <_printf_float+0x264>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	079b      	lsls	r3, r3, #30
 80062b8:	f100 8105 	bmi.w	80064c6 <_printf_float+0x462>
 80062bc:	68e0      	ldr	r0, [r4, #12]
 80062be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062c0:	4298      	cmp	r0, r3
 80062c2:	bfb8      	it	lt
 80062c4:	4618      	movlt	r0, r3
 80062c6:	e730      	b.n	800612a <_printf_float+0xc6>
 80062c8:	2301      	movs	r3, #1
 80062ca:	464a      	mov	r2, r9
 80062cc:	4631      	mov	r1, r6
 80062ce:	4628      	mov	r0, r5
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f af27 	beq.w	8006126 <_printf_float+0xc2>
 80062d8:	f108 0801 	add.w	r8, r8, #1
 80062dc:	e7e6      	b.n	80062ac <_printf_float+0x248>
 80062de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	dc39      	bgt.n	8006358 <_printf_float+0x2f4>
 80062e4:	4a1b      	ldr	r2, [pc, #108]	; (8006354 <_printf_float+0x2f0>)
 80062e6:	2301      	movs	r3, #1
 80062e8:	4631      	mov	r1, r6
 80062ea:	4628      	mov	r0, r5
 80062ec:	47b8      	blx	r7
 80062ee:	3001      	adds	r0, #1
 80062f0:	f43f af19 	beq.w	8006126 <_printf_float+0xc2>
 80062f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062f8:	4313      	orrs	r3, r2
 80062fa:	d102      	bne.n	8006302 <_printf_float+0x29e>
 80062fc:	6823      	ldr	r3, [r4, #0]
 80062fe:	07d9      	lsls	r1, r3, #31
 8006300:	d5d8      	bpl.n	80062b4 <_printf_float+0x250>
 8006302:	ee18 3a10 	vmov	r3, s16
 8006306:	4652      	mov	r2, sl
 8006308:	4631      	mov	r1, r6
 800630a:	4628      	mov	r0, r5
 800630c:	47b8      	blx	r7
 800630e:	3001      	adds	r0, #1
 8006310:	f43f af09 	beq.w	8006126 <_printf_float+0xc2>
 8006314:	f04f 0900 	mov.w	r9, #0
 8006318:	f104 0a1a 	add.w	sl, r4, #26
 800631c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800631e:	425b      	negs	r3, r3
 8006320:	454b      	cmp	r3, r9
 8006322:	dc01      	bgt.n	8006328 <_printf_float+0x2c4>
 8006324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006326:	e792      	b.n	800624e <_printf_float+0x1ea>
 8006328:	2301      	movs	r3, #1
 800632a:	4652      	mov	r2, sl
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	47b8      	blx	r7
 8006332:	3001      	adds	r0, #1
 8006334:	f43f aef7 	beq.w	8006126 <_printf_float+0xc2>
 8006338:	f109 0901 	add.w	r9, r9, #1
 800633c:	e7ee      	b.n	800631c <_printf_float+0x2b8>
 800633e:	bf00      	nop
 8006340:	7fefffff 	.word	0x7fefffff
 8006344:	08008e04 	.word	0x08008e04
 8006348:	08008e08 	.word	0x08008e08
 800634c:	08008e10 	.word	0x08008e10
 8006350:	08008e0c 	.word	0x08008e0c
 8006354:	08008e14 	.word	0x08008e14
 8006358:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800635a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800635c:	429a      	cmp	r2, r3
 800635e:	bfa8      	it	ge
 8006360:	461a      	movge	r2, r3
 8006362:	2a00      	cmp	r2, #0
 8006364:	4691      	mov	r9, r2
 8006366:	dc37      	bgt.n	80063d8 <_printf_float+0x374>
 8006368:	f04f 0b00 	mov.w	fp, #0
 800636c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006370:	f104 021a 	add.w	r2, r4, #26
 8006374:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006376:	9305      	str	r3, [sp, #20]
 8006378:	eba3 0309 	sub.w	r3, r3, r9
 800637c:	455b      	cmp	r3, fp
 800637e:	dc33      	bgt.n	80063e8 <_printf_float+0x384>
 8006380:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006384:	429a      	cmp	r2, r3
 8006386:	db3b      	blt.n	8006400 <_printf_float+0x39c>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	07da      	lsls	r2, r3, #31
 800638c:	d438      	bmi.n	8006400 <_printf_float+0x39c>
 800638e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006390:	9a05      	ldr	r2, [sp, #20]
 8006392:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006394:	1a9a      	subs	r2, r3, r2
 8006396:	eba3 0901 	sub.w	r9, r3, r1
 800639a:	4591      	cmp	r9, r2
 800639c:	bfa8      	it	ge
 800639e:	4691      	movge	r9, r2
 80063a0:	f1b9 0f00 	cmp.w	r9, #0
 80063a4:	dc35      	bgt.n	8006412 <_printf_float+0x3ae>
 80063a6:	f04f 0800 	mov.w	r8, #0
 80063aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ae:	f104 0a1a 	add.w	sl, r4, #26
 80063b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b6:	1a9b      	subs	r3, r3, r2
 80063b8:	eba3 0309 	sub.w	r3, r3, r9
 80063bc:	4543      	cmp	r3, r8
 80063be:	f77f af79 	ble.w	80062b4 <_printf_float+0x250>
 80063c2:	2301      	movs	r3, #1
 80063c4:	4652      	mov	r2, sl
 80063c6:	4631      	mov	r1, r6
 80063c8:	4628      	mov	r0, r5
 80063ca:	47b8      	blx	r7
 80063cc:	3001      	adds	r0, #1
 80063ce:	f43f aeaa 	beq.w	8006126 <_printf_float+0xc2>
 80063d2:	f108 0801 	add.w	r8, r8, #1
 80063d6:	e7ec      	b.n	80063b2 <_printf_float+0x34e>
 80063d8:	4613      	mov	r3, r2
 80063da:	4631      	mov	r1, r6
 80063dc:	4642      	mov	r2, r8
 80063de:	4628      	mov	r0, r5
 80063e0:	47b8      	blx	r7
 80063e2:	3001      	adds	r0, #1
 80063e4:	d1c0      	bne.n	8006368 <_printf_float+0x304>
 80063e6:	e69e      	b.n	8006126 <_printf_float+0xc2>
 80063e8:	2301      	movs	r3, #1
 80063ea:	4631      	mov	r1, r6
 80063ec:	4628      	mov	r0, r5
 80063ee:	9205      	str	r2, [sp, #20]
 80063f0:	47b8      	blx	r7
 80063f2:	3001      	adds	r0, #1
 80063f4:	f43f ae97 	beq.w	8006126 <_printf_float+0xc2>
 80063f8:	9a05      	ldr	r2, [sp, #20]
 80063fa:	f10b 0b01 	add.w	fp, fp, #1
 80063fe:	e7b9      	b.n	8006374 <_printf_float+0x310>
 8006400:	ee18 3a10 	vmov	r3, s16
 8006404:	4652      	mov	r2, sl
 8006406:	4631      	mov	r1, r6
 8006408:	4628      	mov	r0, r5
 800640a:	47b8      	blx	r7
 800640c:	3001      	adds	r0, #1
 800640e:	d1be      	bne.n	800638e <_printf_float+0x32a>
 8006410:	e689      	b.n	8006126 <_printf_float+0xc2>
 8006412:	9a05      	ldr	r2, [sp, #20]
 8006414:	464b      	mov	r3, r9
 8006416:	4442      	add	r2, r8
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	d1c1      	bne.n	80063a6 <_printf_float+0x342>
 8006422:	e680      	b.n	8006126 <_printf_float+0xc2>
 8006424:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006426:	2a01      	cmp	r2, #1
 8006428:	dc01      	bgt.n	800642e <_printf_float+0x3ca>
 800642a:	07db      	lsls	r3, r3, #31
 800642c:	d538      	bpl.n	80064a0 <_printf_float+0x43c>
 800642e:	2301      	movs	r3, #1
 8006430:	4642      	mov	r2, r8
 8006432:	4631      	mov	r1, r6
 8006434:	4628      	mov	r0, r5
 8006436:	47b8      	blx	r7
 8006438:	3001      	adds	r0, #1
 800643a:	f43f ae74 	beq.w	8006126 <_printf_float+0xc2>
 800643e:	ee18 3a10 	vmov	r3, s16
 8006442:	4652      	mov	r2, sl
 8006444:	4631      	mov	r1, r6
 8006446:	4628      	mov	r0, r5
 8006448:	47b8      	blx	r7
 800644a:	3001      	adds	r0, #1
 800644c:	f43f ae6b 	beq.w	8006126 <_printf_float+0xc2>
 8006450:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006454:	2200      	movs	r2, #0
 8006456:	2300      	movs	r3, #0
 8006458:	f7fa fb3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800645c:	b9d8      	cbnz	r0, 8006496 <_printf_float+0x432>
 800645e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006460:	f108 0201 	add.w	r2, r8, #1
 8006464:	3b01      	subs	r3, #1
 8006466:	4631      	mov	r1, r6
 8006468:	4628      	mov	r0, r5
 800646a:	47b8      	blx	r7
 800646c:	3001      	adds	r0, #1
 800646e:	d10e      	bne.n	800648e <_printf_float+0x42a>
 8006470:	e659      	b.n	8006126 <_printf_float+0xc2>
 8006472:	2301      	movs	r3, #1
 8006474:	4652      	mov	r2, sl
 8006476:	4631      	mov	r1, r6
 8006478:	4628      	mov	r0, r5
 800647a:	47b8      	blx	r7
 800647c:	3001      	adds	r0, #1
 800647e:	f43f ae52 	beq.w	8006126 <_printf_float+0xc2>
 8006482:	f108 0801 	add.w	r8, r8, #1
 8006486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006488:	3b01      	subs	r3, #1
 800648a:	4543      	cmp	r3, r8
 800648c:	dcf1      	bgt.n	8006472 <_printf_float+0x40e>
 800648e:	464b      	mov	r3, r9
 8006490:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006494:	e6dc      	b.n	8006250 <_printf_float+0x1ec>
 8006496:	f04f 0800 	mov.w	r8, #0
 800649a:	f104 0a1a 	add.w	sl, r4, #26
 800649e:	e7f2      	b.n	8006486 <_printf_float+0x422>
 80064a0:	2301      	movs	r3, #1
 80064a2:	4642      	mov	r2, r8
 80064a4:	e7df      	b.n	8006466 <_printf_float+0x402>
 80064a6:	2301      	movs	r3, #1
 80064a8:	464a      	mov	r2, r9
 80064aa:	4631      	mov	r1, r6
 80064ac:	4628      	mov	r0, r5
 80064ae:	47b8      	blx	r7
 80064b0:	3001      	adds	r0, #1
 80064b2:	f43f ae38 	beq.w	8006126 <_printf_float+0xc2>
 80064b6:	f108 0801 	add.w	r8, r8, #1
 80064ba:	68e3      	ldr	r3, [r4, #12]
 80064bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064be:	1a5b      	subs	r3, r3, r1
 80064c0:	4543      	cmp	r3, r8
 80064c2:	dcf0      	bgt.n	80064a6 <_printf_float+0x442>
 80064c4:	e6fa      	b.n	80062bc <_printf_float+0x258>
 80064c6:	f04f 0800 	mov.w	r8, #0
 80064ca:	f104 0919 	add.w	r9, r4, #25
 80064ce:	e7f4      	b.n	80064ba <_printf_float+0x456>

080064d0 <_printf_common>:
 80064d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d4:	4616      	mov	r6, r2
 80064d6:	4699      	mov	r9, r3
 80064d8:	688a      	ldr	r2, [r1, #8]
 80064da:	690b      	ldr	r3, [r1, #16]
 80064dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064e0:	4293      	cmp	r3, r2
 80064e2:	bfb8      	it	lt
 80064e4:	4613      	movlt	r3, r2
 80064e6:	6033      	str	r3, [r6, #0]
 80064e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064ec:	4607      	mov	r7, r0
 80064ee:	460c      	mov	r4, r1
 80064f0:	b10a      	cbz	r2, 80064f6 <_printf_common+0x26>
 80064f2:	3301      	adds	r3, #1
 80064f4:	6033      	str	r3, [r6, #0]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	0699      	lsls	r1, r3, #26
 80064fa:	bf42      	ittt	mi
 80064fc:	6833      	ldrmi	r3, [r6, #0]
 80064fe:	3302      	addmi	r3, #2
 8006500:	6033      	strmi	r3, [r6, #0]
 8006502:	6825      	ldr	r5, [r4, #0]
 8006504:	f015 0506 	ands.w	r5, r5, #6
 8006508:	d106      	bne.n	8006518 <_printf_common+0x48>
 800650a:	f104 0a19 	add.w	sl, r4, #25
 800650e:	68e3      	ldr	r3, [r4, #12]
 8006510:	6832      	ldr	r2, [r6, #0]
 8006512:	1a9b      	subs	r3, r3, r2
 8006514:	42ab      	cmp	r3, r5
 8006516:	dc26      	bgt.n	8006566 <_printf_common+0x96>
 8006518:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800651c:	1e13      	subs	r3, r2, #0
 800651e:	6822      	ldr	r2, [r4, #0]
 8006520:	bf18      	it	ne
 8006522:	2301      	movne	r3, #1
 8006524:	0692      	lsls	r2, r2, #26
 8006526:	d42b      	bmi.n	8006580 <_printf_common+0xb0>
 8006528:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800652c:	4649      	mov	r1, r9
 800652e:	4638      	mov	r0, r7
 8006530:	47c0      	blx	r8
 8006532:	3001      	adds	r0, #1
 8006534:	d01e      	beq.n	8006574 <_printf_common+0xa4>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	68e5      	ldr	r5, [r4, #12]
 800653a:	6832      	ldr	r2, [r6, #0]
 800653c:	f003 0306 	and.w	r3, r3, #6
 8006540:	2b04      	cmp	r3, #4
 8006542:	bf08      	it	eq
 8006544:	1aad      	subeq	r5, r5, r2
 8006546:	68a3      	ldr	r3, [r4, #8]
 8006548:	6922      	ldr	r2, [r4, #16]
 800654a:	bf0c      	ite	eq
 800654c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006550:	2500      	movne	r5, #0
 8006552:	4293      	cmp	r3, r2
 8006554:	bfc4      	itt	gt
 8006556:	1a9b      	subgt	r3, r3, r2
 8006558:	18ed      	addgt	r5, r5, r3
 800655a:	2600      	movs	r6, #0
 800655c:	341a      	adds	r4, #26
 800655e:	42b5      	cmp	r5, r6
 8006560:	d11a      	bne.n	8006598 <_printf_common+0xc8>
 8006562:	2000      	movs	r0, #0
 8006564:	e008      	b.n	8006578 <_printf_common+0xa8>
 8006566:	2301      	movs	r3, #1
 8006568:	4652      	mov	r2, sl
 800656a:	4649      	mov	r1, r9
 800656c:	4638      	mov	r0, r7
 800656e:	47c0      	blx	r8
 8006570:	3001      	adds	r0, #1
 8006572:	d103      	bne.n	800657c <_printf_common+0xac>
 8006574:	f04f 30ff 	mov.w	r0, #4294967295
 8006578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800657c:	3501      	adds	r5, #1
 800657e:	e7c6      	b.n	800650e <_printf_common+0x3e>
 8006580:	18e1      	adds	r1, r4, r3
 8006582:	1c5a      	adds	r2, r3, #1
 8006584:	2030      	movs	r0, #48	; 0x30
 8006586:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800658a:	4422      	add	r2, r4
 800658c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006590:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006594:	3302      	adds	r3, #2
 8006596:	e7c7      	b.n	8006528 <_printf_common+0x58>
 8006598:	2301      	movs	r3, #1
 800659a:	4622      	mov	r2, r4
 800659c:	4649      	mov	r1, r9
 800659e:	4638      	mov	r0, r7
 80065a0:	47c0      	blx	r8
 80065a2:	3001      	adds	r0, #1
 80065a4:	d0e6      	beq.n	8006574 <_printf_common+0xa4>
 80065a6:	3601      	adds	r6, #1
 80065a8:	e7d9      	b.n	800655e <_printf_common+0x8e>
	...

080065ac <_printf_i>:
 80065ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b0:	7e0f      	ldrb	r7, [r1, #24]
 80065b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065b4:	2f78      	cmp	r7, #120	; 0x78
 80065b6:	4691      	mov	r9, r2
 80065b8:	4680      	mov	r8, r0
 80065ba:	460c      	mov	r4, r1
 80065bc:	469a      	mov	sl, r3
 80065be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065c2:	d807      	bhi.n	80065d4 <_printf_i+0x28>
 80065c4:	2f62      	cmp	r7, #98	; 0x62
 80065c6:	d80a      	bhi.n	80065de <_printf_i+0x32>
 80065c8:	2f00      	cmp	r7, #0
 80065ca:	f000 80d8 	beq.w	800677e <_printf_i+0x1d2>
 80065ce:	2f58      	cmp	r7, #88	; 0x58
 80065d0:	f000 80a3 	beq.w	800671a <_printf_i+0x16e>
 80065d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065dc:	e03a      	b.n	8006654 <_printf_i+0xa8>
 80065de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065e2:	2b15      	cmp	r3, #21
 80065e4:	d8f6      	bhi.n	80065d4 <_printf_i+0x28>
 80065e6:	a101      	add	r1, pc, #4	; (adr r1, 80065ec <_printf_i+0x40>)
 80065e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065ec:	08006645 	.word	0x08006645
 80065f0:	08006659 	.word	0x08006659
 80065f4:	080065d5 	.word	0x080065d5
 80065f8:	080065d5 	.word	0x080065d5
 80065fc:	080065d5 	.word	0x080065d5
 8006600:	080065d5 	.word	0x080065d5
 8006604:	08006659 	.word	0x08006659
 8006608:	080065d5 	.word	0x080065d5
 800660c:	080065d5 	.word	0x080065d5
 8006610:	080065d5 	.word	0x080065d5
 8006614:	080065d5 	.word	0x080065d5
 8006618:	08006765 	.word	0x08006765
 800661c:	08006689 	.word	0x08006689
 8006620:	08006747 	.word	0x08006747
 8006624:	080065d5 	.word	0x080065d5
 8006628:	080065d5 	.word	0x080065d5
 800662c:	08006787 	.word	0x08006787
 8006630:	080065d5 	.word	0x080065d5
 8006634:	08006689 	.word	0x08006689
 8006638:	080065d5 	.word	0x080065d5
 800663c:	080065d5 	.word	0x080065d5
 8006640:	0800674f 	.word	0x0800674f
 8006644:	682b      	ldr	r3, [r5, #0]
 8006646:	1d1a      	adds	r2, r3, #4
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	602a      	str	r2, [r5, #0]
 800664c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006650:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006654:	2301      	movs	r3, #1
 8006656:	e0a3      	b.n	80067a0 <_printf_i+0x1f4>
 8006658:	6820      	ldr	r0, [r4, #0]
 800665a:	6829      	ldr	r1, [r5, #0]
 800665c:	0606      	lsls	r6, r0, #24
 800665e:	f101 0304 	add.w	r3, r1, #4
 8006662:	d50a      	bpl.n	800667a <_printf_i+0xce>
 8006664:	680e      	ldr	r6, [r1, #0]
 8006666:	602b      	str	r3, [r5, #0]
 8006668:	2e00      	cmp	r6, #0
 800666a:	da03      	bge.n	8006674 <_printf_i+0xc8>
 800666c:	232d      	movs	r3, #45	; 0x2d
 800666e:	4276      	negs	r6, r6
 8006670:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006674:	485e      	ldr	r0, [pc, #376]	; (80067f0 <_printf_i+0x244>)
 8006676:	230a      	movs	r3, #10
 8006678:	e019      	b.n	80066ae <_printf_i+0x102>
 800667a:	680e      	ldr	r6, [r1, #0]
 800667c:	602b      	str	r3, [r5, #0]
 800667e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006682:	bf18      	it	ne
 8006684:	b236      	sxthne	r6, r6
 8006686:	e7ef      	b.n	8006668 <_printf_i+0xbc>
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	6820      	ldr	r0, [r4, #0]
 800668c:	1d19      	adds	r1, r3, #4
 800668e:	6029      	str	r1, [r5, #0]
 8006690:	0601      	lsls	r1, r0, #24
 8006692:	d501      	bpl.n	8006698 <_printf_i+0xec>
 8006694:	681e      	ldr	r6, [r3, #0]
 8006696:	e002      	b.n	800669e <_printf_i+0xf2>
 8006698:	0646      	lsls	r6, r0, #25
 800669a:	d5fb      	bpl.n	8006694 <_printf_i+0xe8>
 800669c:	881e      	ldrh	r6, [r3, #0]
 800669e:	4854      	ldr	r0, [pc, #336]	; (80067f0 <_printf_i+0x244>)
 80066a0:	2f6f      	cmp	r7, #111	; 0x6f
 80066a2:	bf0c      	ite	eq
 80066a4:	2308      	moveq	r3, #8
 80066a6:	230a      	movne	r3, #10
 80066a8:	2100      	movs	r1, #0
 80066aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066ae:	6865      	ldr	r5, [r4, #4]
 80066b0:	60a5      	str	r5, [r4, #8]
 80066b2:	2d00      	cmp	r5, #0
 80066b4:	bfa2      	ittt	ge
 80066b6:	6821      	ldrge	r1, [r4, #0]
 80066b8:	f021 0104 	bicge.w	r1, r1, #4
 80066bc:	6021      	strge	r1, [r4, #0]
 80066be:	b90e      	cbnz	r6, 80066c4 <_printf_i+0x118>
 80066c0:	2d00      	cmp	r5, #0
 80066c2:	d04d      	beq.n	8006760 <_printf_i+0x1b4>
 80066c4:	4615      	mov	r5, r2
 80066c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80066ca:	fb03 6711 	mls	r7, r3, r1, r6
 80066ce:	5dc7      	ldrb	r7, [r0, r7]
 80066d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066d4:	4637      	mov	r7, r6
 80066d6:	42bb      	cmp	r3, r7
 80066d8:	460e      	mov	r6, r1
 80066da:	d9f4      	bls.n	80066c6 <_printf_i+0x11a>
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d10b      	bne.n	80066f8 <_printf_i+0x14c>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	07de      	lsls	r6, r3, #31
 80066e4:	d508      	bpl.n	80066f8 <_printf_i+0x14c>
 80066e6:	6923      	ldr	r3, [r4, #16]
 80066e8:	6861      	ldr	r1, [r4, #4]
 80066ea:	4299      	cmp	r1, r3
 80066ec:	bfde      	ittt	le
 80066ee:	2330      	movle	r3, #48	; 0x30
 80066f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066f8:	1b52      	subs	r2, r2, r5
 80066fa:	6122      	str	r2, [r4, #16]
 80066fc:	f8cd a000 	str.w	sl, [sp]
 8006700:	464b      	mov	r3, r9
 8006702:	aa03      	add	r2, sp, #12
 8006704:	4621      	mov	r1, r4
 8006706:	4640      	mov	r0, r8
 8006708:	f7ff fee2 	bl	80064d0 <_printf_common>
 800670c:	3001      	adds	r0, #1
 800670e:	d14c      	bne.n	80067aa <_printf_i+0x1fe>
 8006710:	f04f 30ff 	mov.w	r0, #4294967295
 8006714:	b004      	add	sp, #16
 8006716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800671a:	4835      	ldr	r0, [pc, #212]	; (80067f0 <_printf_i+0x244>)
 800671c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006720:	6829      	ldr	r1, [r5, #0]
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	f851 6b04 	ldr.w	r6, [r1], #4
 8006728:	6029      	str	r1, [r5, #0]
 800672a:	061d      	lsls	r5, r3, #24
 800672c:	d514      	bpl.n	8006758 <_printf_i+0x1ac>
 800672e:	07df      	lsls	r7, r3, #31
 8006730:	bf44      	itt	mi
 8006732:	f043 0320 	orrmi.w	r3, r3, #32
 8006736:	6023      	strmi	r3, [r4, #0]
 8006738:	b91e      	cbnz	r6, 8006742 <_printf_i+0x196>
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	f023 0320 	bic.w	r3, r3, #32
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	2310      	movs	r3, #16
 8006744:	e7b0      	b.n	80066a8 <_printf_i+0xfc>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	f043 0320 	orr.w	r3, r3, #32
 800674c:	6023      	str	r3, [r4, #0]
 800674e:	2378      	movs	r3, #120	; 0x78
 8006750:	4828      	ldr	r0, [pc, #160]	; (80067f4 <_printf_i+0x248>)
 8006752:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006756:	e7e3      	b.n	8006720 <_printf_i+0x174>
 8006758:	0659      	lsls	r1, r3, #25
 800675a:	bf48      	it	mi
 800675c:	b2b6      	uxthmi	r6, r6
 800675e:	e7e6      	b.n	800672e <_printf_i+0x182>
 8006760:	4615      	mov	r5, r2
 8006762:	e7bb      	b.n	80066dc <_printf_i+0x130>
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	6826      	ldr	r6, [r4, #0]
 8006768:	6961      	ldr	r1, [r4, #20]
 800676a:	1d18      	adds	r0, r3, #4
 800676c:	6028      	str	r0, [r5, #0]
 800676e:	0635      	lsls	r5, r6, #24
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	d501      	bpl.n	8006778 <_printf_i+0x1cc>
 8006774:	6019      	str	r1, [r3, #0]
 8006776:	e002      	b.n	800677e <_printf_i+0x1d2>
 8006778:	0670      	lsls	r0, r6, #25
 800677a:	d5fb      	bpl.n	8006774 <_printf_i+0x1c8>
 800677c:	8019      	strh	r1, [r3, #0]
 800677e:	2300      	movs	r3, #0
 8006780:	6123      	str	r3, [r4, #16]
 8006782:	4615      	mov	r5, r2
 8006784:	e7ba      	b.n	80066fc <_printf_i+0x150>
 8006786:	682b      	ldr	r3, [r5, #0]
 8006788:	1d1a      	adds	r2, r3, #4
 800678a:	602a      	str	r2, [r5, #0]
 800678c:	681d      	ldr	r5, [r3, #0]
 800678e:	6862      	ldr	r2, [r4, #4]
 8006790:	2100      	movs	r1, #0
 8006792:	4628      	mov	r0, r5
 8006794:	f7f9 fd2c 	bl	80001f0 <memchr>
 8006798:	b108      	cbz	r0, 800679e <_printf_i+0x1f2>
 800679a:	1b40      	subs	r0, r0, r5
 800679c:	6060      	str	r0, [r4, #4]
 800679e:	6863      	ldr	r3, [r4, #4]
 80067a0:	6123      	str	r3, [r4, #16]
 80067a2:	2300      	movs	r3, #0
 80067a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067a8:	e7a8      	b.n	80066fc <_printf_i+0x150>
 80067aa:	6923      	ldr	r3, [r4, #16]
 80067ac:	462a      	mov	r2, r5
 80067ae:	4649      	mov	r1, r9
 80067b0:	4640      	mov	r0, r8
 80067b2:	47d0      	blx	sl
 80067b4:	3001      	adds	r0, #1
 80067b6:	d0ab      	beq.n	8006710 <_printf_i+0x164>
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	079b      	lsls	r3, r3, #30
 80067bc:	d413      	bmi.n	80067e6 <_printf_i+0x23a>
 80067be:	68e0      	ldr	r0, [r4, #12]
 80067c0:	9b03      	ldr	r3, [sp, #12]
 80067c2:	4298      	cmp	r0, r3
 80067c4:	bfb8      	it	lt
 80067c6:	4618      	movlt	r0, r3
 80067c8:	e7a4      	b.n	8006714 <_printf_i+0x168>
 80067ca:	2301      	movs	r3, #1
 80067cc:	4632      	mov	r2, r6
 80067ce:	4649      	mov	r1, r9
 80067d0:	4640      	mov	r0, r8
 80067d2:	47d0      	blx	sl
 80067d4:	3001      	adds	r0, #1
 80067d6:	d09b      	beq.n	8006710 <_printf_i+0x164>
 80067d8:	3501      	adds	r5, #1
 80067da:	68e3      	ldr	r3, [r4, #12]
 80067dc:	9903      	ldr	r1, [sp, #12]
 80067de:	1a5b      	subs	r3, r3, r1
 80067e0:	42ab      	cmp	r3, r5
 80067e2:	dcf2      	bgt.n	80067ca <_printf_i+0x21e>
 80067e4:	e7eb      	b.n	80067be <_printf_i+0x212>
 80067e6:	2500      	movs	r5, #0
 80067e8:	f104 0619 	add.w	r6, r4, #25
 80067ec:	e7f5      	b.n	80067da <_printf_i+0x22e>
 80067ee:	bf00      	nop
 80067f0:	08008e16 	.word	0x08008e16
 80067f4:	08008e27 	.word	0x08008e27

080067f8 <siprintf>:
 80067f8:	b40e      	push	{r1, r2, r3}
 80067fa:	b500      	push	{lr}
 80067fc:	b09c      	sub	sp, #112	; 0x70
 80067fe:	ab1d      	add	r3, sp, #116	; 0x74
 8006800:	9002      	str	r0, [sp, #8]
 8006802:	9006      	str	r0, [sp, #24]
 8006804:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006808:	4809      	ldr	r0, [pc, #36]	; (8006830 <siprintf+0x38>)
 800680a:	9107      	str	r1, [sp, #28]
 800680c:	9104      	str	r1, [sp, #16]
 800680e:	4909      	ldr	r1, [pc, #36]	; (8006834 <siprintf+0x3c>)
 8006810:	f853 2b04 	ldr.w	r2, [r3], #4
 8006814:	9105      	str	r1, [sp, #20]
 8006816:	6800      	ldr	r0, [r0, #0]
 8006818:	9301      	str	r3, [sp, #4]
 800681a:	a902      	add	r1, sp, #8
 800681c:	f001 fb8a 	bl	8007f34 <_svfiprintf_r>
 8006820:	9b02      	ldr	r3, [sp, #8]
 8006822:	2200      	movs	r2, #0
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	b01c      	add	sp, #112	; 0x70
 8006828:	f85d eb04 	ldr.w	lr, [sp], #4
 800682c:	b003      	add	sp, #12
 800682e:	4770      	bx	lr
 8006830:	20000184 	.word	0x20000184
 8006834:	ffff0208 	.word	0xffff0208

08006838 <strncat>:
 8006838:	b530      	push	{r4, r5, lr}
 800683a:	4604      	mov	r4, r0
 800683c:	7825      	ldrb	r5, [r4, #0]
 800683e:	4623      	mov	r3, r4
 8006840:	3401      	adds	r4, #1
 8006842:	2d00      	cmp	r5, #0
 8006844:	d1fa      	bne.n	800683c <strncat+0x4>
 8006846:	3a01      	subs	r2, #1
 8006848:	d304      	bcc.n	8006854 <strncat+0x1c>
 800684a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800684e:	f803 4b01 	strb.w	r4, [r3], #1
 8006852:	b904      	cbnz	r4, 8006856 <strncat+0x1e>
 8006854:	bd30      	pop	{r4, r5, pc}
 8006856:	2a00      	cmp	r2, #0
 8006858:	d1f5      	bne.n	8006846 <strncat+0xe>
 800685a:	701a      	strb	r2, [r3, #0]
 800685c:	e7f3      	b.n	8006846 <strncat+0xe>

0800685e <quorem>:
 800685e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006862:	6903      	ldr	r3, [r0, #16]
 8006864:	690c      	ldr	r4, [r1, #16]
 8006866:	42a3      	cmp	r3, r4
 8006868:	4607      	mov	r7, r0
 800686a:	f2c0 8081 	blt.w	8006970 <quorem+0x112>
 800686e:	3c01      	subs	r4, #1
 8006870:	f101 0814 	add.w	r8, r1, #20
 8006874:	f100 0514 	add.w	r5, r0, #20
 8006878:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800687c:	9301      	str	r3, [sp, #4]
 800687e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006882:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006886:	3301      	adds	r3, #1
 8006888:	429a      	cmp	r2, r3
 800688a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800688e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006892:	fbb2 f6f3 	udiv	r6, r2, r3
 8006896:	d331      	bcc.n	80068fc <quorem+0x9e>
 8006898:	f04f 0e00 	mov.w	lr, #0
 800689c:	4640      	mov	r0, r8
 800689e:	46ac      	mov	ip, r5
 80068a0:	46f2      	mov	sl, lr
 80068a2:	f850 2b04 	ldr.w	r2, [r0], #4
 80068a6:	b293      	uxth	r3, r2
 80068a8:	fb06 e303 	mla	r3, r6, r3, lr
 80068ac:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	ebaa 0303 	sub.w	r3, sl, r3
 80068b6:	f8dc a000 	ldr.w	sl, [ip]
 80068ba:	0c12      	lsrs	r2, r2, #16
 80068bc:	fa13 f38a 	uxtah	r3, r3, sl
 80068c0:	fb06 e202 	mla	r2, r6, r2, lr
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	9b00      	ldr	r3, [sp, #0]
 80068c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068cc:	b292      	uxth	r2, r2
 80068ce:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80068d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068d6:	f8bd 3000 	ldrh.w	r3, [sp]
 80068da:	4581      	cmp	r9, r0
 80068dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068e0:	f84c 3b04 	str.w	r3, [ip], #4
 80068e4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80068e8:	d2db      	bcs.n	80068a2 <quorem+0x44>
 80068ea:	f855 300b 	ldr.w	r3, [r5, fp]
 80068ee:	b92b      	cbnz	r3, 80068fc <quorem+0x9e>
 80068f0:	9b01      	ldr	r3, [sp, #4]
 80068f2:	3b04      	subs	r3, #4
 80068f4:	429d      	cmp	r5, r3
 80068f6:	461a      	mov	r2, r3
 80068f8:	d32e      	bcc.n	8006958 <quorem+0xfa>
 80068fa:	613c      	str	r4, [r7, #16]
 80068fc:	4638      	mov	r0, r7
 80068fe:	f001 f8c5 	bl	8007a8c <__mcmp>
 8006902:	2800      	cmp	r0, #0
 8006904:	db24      	blt.n	8006950 <quorem+0xf2>
 8006906:	3601      	adds	r6, #1
 8006908:	4628      	mov	r0, r5
 800690a:	f04f 0c00 	mov.w	ip, #0
 800690e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006912:	f8d0 e000 	ldr.w	lr, [r0]
 8006916:	b293      	uxth	r3, r2
 8006918:	ebac 0303 	sub.w	r3, ip, r3
 800691c:	0c12      	lsrs	r2, r2, #16
 800691e:	fa13 f38e 	uxtah	r3, r3, lr
 8006922:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006926:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800692a:	b29b      	uxth	r3, r3
 800692c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006930:	45c1      	cmp	r9, r8
 8006932:	f840 3b04 	str.w	r3, [r0], #4
 8006936:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800693a:	d2e8      	bcs.n	800690e <quorem+0xb0>
 800693c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006940:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006944:	b922      	cbnz	r2, 8006950 <quorem+0xf2>
 8006946:	3b04      	subs	r3, #4
 8006948:	429d      	cmp	r5, r3
 800694a:	461a      	mov	r2, r3
 800694c:	d30a      	bcc.n	8006964 <quorem+0x106>
 800694e:	613c      	str	r4, [r7, #16]
 8006950:	4630      	mov	r0, r6
 8006952:	b003      	add	sp, #12
 8006954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006958:	6812      	ldr	r2, [r2, #0]
 800695a:	3b04      	subs	r3, #4
 800695c:	2a00      	cmp	r2, #0
 800695e:	d1cc      	bne.n	80068fa <quorem+0x9c>
 8006960:	3c01      	subs	r4, #1
 8006962:	e7c7      	b.n	80068f4 <quorem+0x96>
 8006964:	6812      	ldr	r2, [r2, #0]
 8006966:	3b04      	subs	r3, #4
 8006968:	2a00      	cmp	r2, #0
 800696a:	d1f0      	bne.n	800694e <quorem+0xf0>
 800696c:	3c01      	subs	r4, #1
 800696e:	e7eb      	b.n	8006948 <quorem+0xea>
 8006970:	2000      	movs	r0, #0
 8006972:	e7ee      	b.n	8006952 <quorem+0xf4>
 8006974:	0000      	movs	r0, r0
	...

08006978 <_dtoa_r>:
 8006978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800697c:	ed2d 8b04 	vpush	{d8-d9}
 8006980:	ec57 6b10 	vmov	r6, r7, d0
 8006984:	b093      	sub	sp, #76	; 0x4c
 8006986:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006988:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800698c:	9106      	str	r1, [sp, #24]
 800698e:	ee10 aa10 	vmov	sl, s0
 8006992:	4604      	mov	r4, r0
 8006994:	9209      	str	r2, [sp, #36]	; 0x24
 8006996:	930c      	str	r3, [sp, #48]	; 0x30
 8006998:	46bb      	mov	fp, r7
 800699a:	b975      	cbnz	r5, 80069ba <_dtoa_r+0x42>
 800699c:	2010      	movs	r0, #16
 800699e:	f000 fddd 	bl	800755c <malloc>
 80069a2:	4602      	mov	r2, r0
 80069a4:	6260      	str	r0, [r4, #36]	; 0x24
 80069a6:	b920      	cbnz	r0, 80069b2 <_dtoa_r+0x3a>
 80069a8:	4ba7      	ldr	r3, [pc, #668]	; (8006c48 <_dtoa_r+0x2d0>)
 80069aa:	21ea      	movs	r1, #234	; 0xea
 80069ac:	48a7      	ldr	r0, [pc, #668]	; (8006c4c <_dtoa_r+0x2d4>)
 80069ae:	f001 fbd1 	bl	8008154 <__assert_func>
 80069b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069b6:	6005      	str	r5, [r0, #0]
 80069b8:	60c5      	str	r5, [r0, #12]
 80069ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069bc:	6819      	ldr	r1, [r3, #0]
 80069be:	b151      	cbz	r1, 80069d6 <_dtoa_r+0x5e>
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	604a      	str	r2, [r1, #4]
 80069c4:	2301      	movs	r3, #1
 80069c6:	4093      	lsls	r3, r2
 80069c8:	608b      	str	r3, [r1, #8]
 80069ca:	4620      	mov	r0, r4
 80069cc:	f000 fe1c 	bl	8007608 <_Bfree>
 80069d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]
 80069d6:	1e3b      	subs	r3, r7, #0
 80069d8:	bfaa      	itet	ge
 80069da:	2300      	movge	r3, #0
 80069dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80069e0:	f8c8 3000 	strge.w	r3, [r8]
 80069e4:	4b9a      	ldr	r3, [pc, #616]	; (8006c50 <_dtoa_r+0x2d8>)
 80069e6:	bfbc      	itt	lt
 80069e8:	2201      	movlt	r2, #1
 80069ea:	f8c8 2000 	strlt.w	r2, [r8]
 80069ee:	ea33 030b 	bics.w	r3, r3, fp
 80069f2:	d11b      	bne.n	8006a2c <_dtoa_r+0xb4>
 80069f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80069fa:	6013      	str	r3, [r2, #0]
 80069fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a00:	4333      	orrs	r3, r6
 8006a02:	f000 8592 	beq.w	800752a <_dtoa_r+0xbb2>
 8006a06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a08:	b963      	cbnz	r3, 8006a24 <_dtoa_r+0xac>
 8006a0a:	4b92      	ldr	r3, [pc, #584]	; (8006c54 <_dtoa_r+0x2dc>)
 8006a0c:	e022      	b.n	8006a54 <_dtoa_r+0xdc>
 8006a0e:	4b92      	ldr	r3, [pc, #584]	; (8006c58 <_dtoa_r+0x2e0>)
 8006a10:	9301      	str	r3, [sp, #4]
 8006a12:	3308      	adds	r3, #8
 8006a14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	9801      	ldr	r0, [sp, #4]
 8006a1a:	b013      	add	sp, #76	; 0x4c
 8006a1c:	ecbd 8b04 	vpop	{d8-d9}
 8006a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a24:	4b8b      	ldr	r3, [pc, #556]	; (8006c54 <_dtoa_r+0x2dc>)
 8006a26:	9301      	str	r3, [sp, #4]
 8006a28:	3303      	adds	r3, #3
 8006a2a:	e7f3      	b.n	8006a14 <_dtoa_r+0x9c>
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2300      	movs	r3, #0
 8006a30:	4650      	mov	r0, sl
 8006a32:	4659      	mov	r1, fp
 8006a34:	f7fa f850 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a38:	ec4b ab19 	vmov	d9, sl, fp
 8006a3c:	4680      	mov	r8, r0
 8006a3e:	b158      	cbz	r0, 8006a58 <_dtoa_r+0xe0>
 8006a40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a42:	2301      	movs	r3, #1
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 856b 	beq.w	8007524 <_dtoa_r+0xbac>
 8006a4e:	4883      	ldr	r0, [pc, #524]	; (8006c5c <_dtoa_r+0x2e4>)
 8006a50:	6018      	str	r0, [r3, #0]
 8006a52:	1e43      	subs	r3, r0, #1
 8006a54:	9301      	str	r3, [sp, #4]
 8006a56:	e7df      	b.n	8006a18 <_dtoa_r+0xa0>
 8006a58:	ec4b ab10 	vmov	d0, sl, fp
 8006a5c:	aa10      	add	r2, sp, #64	; 0x40
 8006a5e:	a911      	add	r1, sp, #68	; 0x44
 8006a60:	4620      	mov	r0, r4
 8006a62:	f001 f8b9 	bl	8007bd8 <__d2b>
 8006a66:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006a6a:	ee08 0a10 	vmov	s16, r0
 8006a6e:	2d00      	cmp	r5, #0
 8006a70:	f000 8084 	beq.w	8006b7c <_dtoa_r+0x204>
 8006a74:	ee19 3a90 	vmov	r3, s19
 8006a78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a7c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006a80:	4656      	mov	r6, sl
 8006a82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006a86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006a8a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006a8e:	4b74      	ldr	r3, [pc, #464]	; (8006c60 <_dtoa_r+0x2e8>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	4630      	mov	r0, r6
 8006a94:	4639      	mov	r1, r7
 8006a96:	f7f9 fbff 	bl	8000298 <__aeabi_dsub>
 8006a9a:	a365      	add	r3, pc, #404	; (adr r3, 8006c30 <_dtoa_r+0x2b8>)
 8006a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa0:	f7f9 fdb2 	bl	8000608 <__aeabi_dmul>
 8006aa4:	a364      	add	r3, pc, #400	; (adr r3, 8006c38 <_dtoa_r+0x2c0>)
 8006aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aaa:	f7f9 fbf7 	bl	800029c <__adddf3>
 8006aae:	4606      	mov	r6, r0
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	460f      	mov	r7, r1
 8006ab4:	f7f9 fd3e 	bl	8000534 <__aeabi_i2d>
 8006ab8:	a361      	add	r3, pc, #388	; (adr r3, 8006c40 <_dtoa_r+0x2c8>)
 8006aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abe:	f7f9 fda3 	bl	8000608 <__aeabi_dmul>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	4639      	mov	r1, r7
 8006aca:	f7f9 fbe7 	bl	800029c <__adddf3>
 8006ace:	4606      	mov	r6, r0
 8006ad0:	460f      	mov	r7, r1
 8006ad2:	f7fa f849 	bl	8000b68 <__aeabi_d2iz>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	9000      	str	r0, [sp, #0]
 8006ada:	2300      	movs	r3, #0
 8006adc:	4630      	mov	r0, r6
 8006ade:	4639      	mov	r1, r7
 8006ae0:	f7fa f804 	bl	8000aec <__aeabi_dcmplt>
 8006ae4:	b150      	cbz	r0, 8006afc <_dtoa_r+0x184>
 8006ae6:	9800      	ldr	r0, [sp, #0]
 8006ae8:	f7f9 fd24 	bl	8000534 <__aeabi_i2d>
 8006aec:	4632      	mov	r2, r6
 8006aee:	463b      	mov	r3, r7
 8006af0:	f7f9 fff2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006af4:	b910      	cbnz	r0, 8006afc <_dtoa_r+0x184>
 8006af6:	9b00      	ldr	r3, [sp, #0]
 8006af8:	3b01      	subs	r3, #1
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	9b00      	ldr	r3, [sp, #0]
 8006afe:	2b16      	cmp	r3, #22
 8006b00:	d85a      	bhi.n	8006bb8 <_dtoa_r+0x240>
 8006b02:	9a00      	ldr	r2, [sp, #0]
 8006b04:	4b57      	ldr	r3, [pc, #348]	; (8006c64 <_dtoa_r+0x2ec>)
 8006b06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0e:	ec51 0b19 	vmov	r0, r1, d9
 8006b12:	f7f9 ffeb 	bl	8000aec <__aeabi_dcmplt>
 8006b16:	2800      	cmp	r0, #0
 8006b18:	d050      	beq.n	8006bbc <_dtoa_r+0x244>
 8006b1a:	9b00      	ldr	r3, [sp, #0]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	9300      	str	r3, [sp, #0]
 8006b20:	2300      	movs	r3, #0
 8006b22:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b26:	1b5d      	subs	r5, r3, r5
 8006b28:	1e6b      	subs	r3, r5, #1
 8006b2a:	9305      	str	r3, [sp, #20]
 8006b2c:	bf45      	ittet	mi
 8006b2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006b32:	9304      	strmi	r3, [sp, #16]
 8006b34:	2300      	movpl	r3, #0
 8006b36:	2300      	movmi	r3, #0
 8006b38:	bf4c      	ite	mi
 8006b3a:	9305      	strmi	r3, [sp, #20]
 8006b3c:	9304      	strpl	r3, [sp, #16]
 8006b3e:	9b00      	ldr	r3, [sp, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	db3d      	blt.n	8006bc0 <_dtoa_r+0x248>
 8006b44:	9b05      	ldr	r3, [sp, #20]
 8006b46:	9a00      	ldr	r2, [sp, #0]
 8006b48:	920a      	str	r2, [sp, #40]	; 0x28
 8006b4a:	4413      	add	r3, r2
 8006b4c:	9305      	str	r3, [sp, #20]
 8006b4e:	2300      	movs	r3, #0
 8006b50:	9307      	str	r3, [sp, #28]
 8006b52:	9b06      	ldr	r3, [sp, #24]
 8006b54:	2b09      	cmp	r3, #9
 8006b56:	f200 8089 	bhi.w	8006c6c <_dtoa_r+0x2f4>
 8006b5a:	2b05      	cmp	r3, #5
 8006b5c:	bfc4      	itt	gt
 8006b5e:	3b04      	subgt	r3, #4
 8006b60:	9306      	strgt	r3, [sp, #24]
 8006b62:	9b06      	ldr	r3, [sp, #24]
 8006b64:	f1a3 0302 	sub.w	r3, r3, #2
 8006b68:	bfcc      	ite	gt
 8006b6a:	2500      	movgt	r5, #0
 8006b6c:	2501      	movle	r5, #1
 8006b6e:	2b03      	cmp	r3, #3
 8006b70:	f200 8087 	bhi.w	8006c82 <_dtoa_r+0x30a>
 8006b74:	e8df f003 	tbb	[pc, r3]
 8006b78:	59383a2d 	.word	0x59383a2d
 8006b7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006b80:	441d      	add	r5, r3
 8006b82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006b86:	2b20      	cmp	r3, #32
 8006b88:	bfc1      	itttt	gt
 8006b8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006b8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006b92:	fa0b f303 	lslgt.w	r3, fp, r3
 8006b96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006b9a:	bfda      	itte	le
 8006b9c:	f1c3 0320 	rsble	r3, r3, #32
 8006ba0:	fa06 f003 	lslle.w	r0, r6, r3
 8006ba4:	4318      	orrgt	r0, r3
 8006ba6:	f7f9 fcb5 	bl	8000514 <__aeabi_ui2d>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4606      	mov	r6, r0
 8006bae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006bb2:	3d01      	subs	r5, #1
 8006bb4:	930e      	str	r3, [sp, #56]	; 0x38
 8006bb6:	e76a      	b.n	8006a8e <_dtoa_r+0x116>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e7b2      	b.n	8006b22 <_dtoa_r+0x1aa>
 8006bbc:	900b      	str	r0, [sp, #44]	; 0x2c
 8006bbe:	e7b1      	b.n	8006b24 <_dtoa_r+0x1ac>
 8006bc0:	9b04      	ldr	r3, [sp, #16]
 8006bc2:	9a00      	ldr	r2, [sp, #0]
 8006bc4:	1a9b      	subs	r3, r3, r2
 8006bc6:	9304      	str	r3, [sp, #16]
 8006bc8:	4253      	negs	r3, r2
 8006bca:	9307      	str	r3, [sp, #28]
 8006bcc:	2300      	movs	r3, #0
 8006bce:	930a      	str	r3, [sp, #40]	; 0x28
 8006bd0:	e7bf      	b.n	8006b52 <_dtoa_r+0x1da>
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	9308      	str	r3, [sp, #32]
 8006bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	dc55      	bgt.n	8006c88 <_dtoa_r+0x310>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006be2:	461a      	mov	r2, r3
 8006be4:	9209      	str	r2, [sp, #36]	; 0x24
 8006be6:	e00c      	b.n	8006c02 <_dtoa_r+0x28a>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e7f3      	b.n	8006bd4 <_dtoa_r+0x25c>
 8006bec:	2300      	movs	r3, #0
 8006bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bf0:	9308      	str	r3, [sp, #32]
 8006bf2:	9b00      	ldr	r3, [sp, #0]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	9302      	str	r3, [sp, #8]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	9303      	str	r3, [sp, #12]
 8006bfe:	bfb8      	it	lt
 8006c00:	2301      	movlt	r3, #1
 8006c02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c04:	2200      	movs	r2, #0
 8006c06:	6042      	str	r2, [r0, #4]
 8006c08:	2204      	movs	r2, #4
 8006c0a:	f102 0614 	add.w	r6, r2, #20
 8006c0e:	429e      	cmp	r6, r3
 8006c10:	6841      	ldr	r1, [r0, #4]
 8006c12:	d93d      	bls.n	8006c90 <_dtoa_r+0x318>
 8006c14:	4620      	mov	r0, r4
 8006c16:	f000 fcb7 	bl	8007588 <_Balloc>
 8006c1a:	9001      	str	r0, [sp, #4]
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d13b      	bne.n	8006c98 <_dtoa_r+0x320>
 8006c20:	4b11      	ldr	r3, [pc, #68]	; (8006c68 <_dtoa_r+0x2f0>)
 8006c22:	4602      	mov	r2, r0
 8006c24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c28:	e6c0      	b.n	80069ac <_dtoa_r+0x34>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e7df      	b.n	8006bee <_dtoa_r+0x276>
 8006c2e:	bf00      	nop
 8006c30:	636f4361 	.word	0x636f4361
 8006c34:	3fd287a7 	.word	0x3fd287a7
 8006c38:	8b60c8b3 	.word	0x8b60c8b3
 8006c3c:	3fc68a28 	.word	0x3fc68a28
 8006c40:	509f79fb 	.word	0x509f79fb
 8006c44:	3fd34413 	.word	0x3fd34413
 8006c48:	08008e45 	.word	0x08008e45
 8006c4c:	08008e5c 	.word	0x08008e5c
 8006c50:	7ff00000 	.word	0x7ff00000
 8006c54:	08008e41 	.word	0x08008e41
 8006c58:	08008e38 	.word	0x08008e38
 8006c5c:	08008e15 	.word	0x08008e15
 8006c60:	3ff80000 	.word	0x3ff80000
 8006c64:	08008f50 	.word	0x08008f50
 8006c68:	08008eb7 	.word	0x08008eb7
 8006c6c:	2501      	movs	r5, #1
 8006c6e:	2300      	movs	r3, #0
 8006c70:	9306      	str	r3, [sp, #24]
 8006c72:	9508      	str	r5, [sp, #32]
 8006c74:	f04f 33ff 	mov.w	r3, #4294967295
 8006c78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	2312      	movs	r3, #18
 8006c80:	e7b0      	b.n	8006be4 <_dtoa_r+0x26c>
 8006c82:	2301      	movs	r3, #1
 8006c84:	9308      	str	r3, [sp, #32]
 8006c86:	e7f5      	b.n	8006c74 <_dtoa_r+0x2fc>
 8006c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c8e:	e7b8      	b.n	8006c02 <_dtoa_r+0x28a>
 8006c90:	3101      	adds	r1, #1
 8006c92:	6041      	str	r1, [r0, #4]
 8006c94:	0052      	lsls	r2, r2, #1
 8006c96:	e7b8      	b.n	8006c0a <_dtoa_r+0x292>
 8006c98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c9a:	9a01      	ldr	r2, [sp, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	9b03      	ldr	r3, [sp, #12]
 8006ca0:	2b0e      	cmp	r3, #14
 8006ca2:	f200 809d 	bhi.w	8006de0 <_dtoa_r+0x468>
 8006ca6:	2d00      	cmp	r5, #0
 8006ca8:	f000 809a 	beq.w	8006de0 <_dtoa_r+0x468>
 8006cac:	9b00      	ldr	r3, [sp, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	dd32      	ble.n	8006d18 <_dtoa_r+0x3a0>
 8006cb2:	4ab7      	ldr	r2, [pc, #732]	; (8006f90 <_dtoa_r+0x618>)
 8006cb4:	f003 030f 	and.w	r3, r3, #15
 8006cb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006cbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cc0:	9b00      	ldr	r3, [sp, #0]
 8006cc2:	05d8      	lsls	r0, r3, #23
 8006cc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006cc8:	d516      	bpl.n	8006cf8 <_dtoa_r+0x380>
 8006cca:	4bb2      	ldr	r3, [pc, #712]	; (8006f94 <_dtoa_r+0x61c>)
 8006ccc:	ec51 0b19 	vmov	r0, r1, d9
 8006cd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cd4:	f7f9 fdc2 	bl	800085c <__aeabi_ddiv>
 8006cd8:	f007 070f 	and.w	r7, r7, #15
 8006cdc:	4682      	mov	sl, r0
 8006cde:	468b      	mov	fp, r1
 8006ce0:	2503      	movs	r5, #3
 8006ce2:	4eac      	ldr	r6, [pc, #688]	; (8006f94 <_dtoa_r+0x61c>)
 8006ce4:	b957      	cbnz	r7, 8006cfc <_dtoa_r+0x384>
 8006ce6:	4642      	mov	r2, r8
 8006ce8:	464b      	mov	r3, r9
 8006cea:	4650      	mov	r0, sl
 8006cec:	4659      	mov	r1, fp
 8006cee:	f7f9 fdb5 	bl	800085c <__aeabi_ddiv>
 8006cf2:	4682      	mov	sl, r0
 8006cf4:	468b      	mov	fp, r1
 8006cf6:	e028      	b.n	8006d4a <_dtoa_r+0x3d2>
 8006cf8:	2502      	movs	r5, #2
 8006cfa:	e7f2      	b.n	8006ce2 <_dtoa_r+0x36a>
 8006cfc:	07f9      	lsls	r1, r7, #31
 8006cfe:	d508      	bpl.n	8006d12 <_dtoa_r+0x39a>
 8006d00:	4640      	mov	r0, r8
 8006d02:	4649      	mov	r1, r9
 8006d04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d08:	f7f9 fc7e 	bl	8000608 <__aeabi_dmul>
 8006d0c:	3501      	adds	r5, #1
 8006d0e:	4680      	mov	r8, r0
 8006d10:	4689      	mov	r9, r1
 8006d12:	107f      	asrs	r7, r7, #1
 8006d14:	3608      	adds	r6, #8
 8006d16:	e7e5      	b.n	8006ce4 <_dtoa_r+0x36c>
 8006d18:	f000 809b 	beq.w	8006e52 <_dtoa_r+0x4da>
 8006d1c:	9b00      	ldr	r3, [sp, #0]
 8006d1e:	4f9d      	ldr	r7, [pc, #628]	; (8006f94 <_dtoa_r+0x61c>)
 8006d20:	425e      	negs	r6, r3
 8006d22:	4b9b      	ldr	r3, [pc, #620]	; (8006f90 <_dtoa_r+0x618>)
 8006d24:	f006 020f 	and.w	r2, r6, #15
 8006d28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	ec51 0b19 	vmov	r0, r1, d9
 8006d34:	f7f9 fc68 	bl	8000608 <__aeabi_dmul>
 8006d38:	1136      	asrs	r6, r6, #4
 8006d3a:	4682      	mov	sl, r0
 8006d3c:	468b      	mov	fp, r1
 8006d3e:	2300      	movs	r3, #0
 8006d40:	2502      	movs	r5, #2
 8006d42:	2e00      	cmp	r6, #0
 8006d44:	d17a      	bne.n	8006e3c <_dtoa_r+0x4c4>
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1d3      	bne.n	8006cf2 <_dtoa_r+0x37a>
 8006d4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 8082 	beq.w	8006e56 <_dtoa_r+0x4de>
 8006d52:	4b91      	ldr	r3, [pc, #580]	; (8006f98 <_dtoa_r+0x620>)
 8006d54:	2200      	movs	r2, #0
 8006d56:	4650      	mov	r0, sl
 8006d58:	4659      	mov	r1, fp
 8006d5a:	f7f9 fec7 	bl	8000aec <__aeabi_dcmplt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d079      	beq.n	8006e56 <_dtoa_r+0x4de>
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d076      	beq.n	8006e56 <_dtoa_r+0x4de>
 8006d68:	9b02      	ldr	r3, [sp, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	dd36      	ble.n	8006ddc <_dtoa_r+0x464>
 8006d6e:	9b00      	ldr	r3, [sp, #0]
 8006d70:	4650      	mov	r0, sl
 8006d72:	4659      	mov	r1, fp
 8006d74:	1e5f      	subs	r7, r3, #1
 8006d76:	2200      	movs	r2, #0
 8006d78:	4b88      	ldr	r3, [pc, #544]	; (8006f9c <_dtoa_r+0x624>)
 8006d7a:	f7f9 fc45 	bl	8000608 <__aeabi_dmul>
 8006d7e:	9e02      	ldr	r6, [sp, #8]
 8006d80:	4682      	mov	sl, r0
 8006d82:	468b      	mov	fp, r1
 8006d84:	3501      	adds	r5, #1
 8006d86:	4628      	mov	r0, r5
 8006d88:	f7f9 fbd4 	bl	8000534 <__aeabi_i2d>
 8006d8c:	4652      	mov	r2, sl
 8006d8e:	465b      	mov	r3, fp
 8006d90:	f7f9 fc3a 	bl	8000608 <__aeabi_dmul>
 8006d94:	4b82      	ldr	r3, [pc, #520]	; (8006fa0 <_dtoa_r+0x628>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	f7f9 fa80 	bl	800029c <__adddf3>
 8006d9c:	46d0      	mov	r8, sl
 8006d9e:	46d9      	mov	r9, fp
 8006da0:	4682      	mov	sl, r0
 8006da2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006da6:	2e00      	cmp	r6, #0
 8006da8:	d158      	bne.n	8006e5c <_dtoa_r+0x4e4>
 8006daa:	4b7e      	ldr	r3, [pc, #504]	; (8006fa4 <_dtoa_r+0x62c>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	4640      	mov	r0, r8
 8006db0:	4649      	mov	r1, r9
 8006db2:	f7f9 fa71 	bl	8000298 <__aeabi_dsub>
 8006db6:	4652      	mov	r2, sl
 8006db8:	465b      	mov	r3, fp
 8006dba:	4680      	mov	r8, r0
 8006dbc:	4689      	mov	r9, r1
 8006dbe:	f7f9 feb3 	bl	8000b28 <__aeabi_dcmpgt>
 8006dc2:	2800      	cmp	r0, #0
 8006dc4:	f040 8295 	bne.w	80072f2 <_dtoa_r+0x97a>
 8006dc8:	4652      	mov	r2, sl
 8006dca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006dce:	4640      	mov	r0, r8
 8006dd0:	4649      	mov	r1, r9
 8006dd2:	f7f9 fe8b 	bl	8000aec <__aeabi_dcmplt>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	f040 8289 	bne.w	80072ee <_dtoa_r+0x976>
 8006ddc:	ec5b ab19 	vmov	sl, fp, d9
 8006de0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f2c0 8148 	blt.w	8007078 <_dtoa_r+0x700>
 8006de8:	9a00      	ldr	r2, [sp, #0]
 8006dea:	2a0e      	cmp	r2, #14
 8006dec:	f300 8144 	bgt.w	8007078 <_dtoa_r+0x700>
 8006df0:	4b67      	ldr	r3, [pc, #412]	; (8006f90 <_dtoa_r+0x618>)
 8006df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006df6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f280 80d5 	bge.w	8006fac <_dtoa_r+0x634>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f300 80d1 	bgt.w	8006fac <_dtoa_r+0x634>
 8006e0a:	f040 826f 	bne.w	80072ec <_dtoa_r+0x974>
 8006e0e:	4b65      	ldr	r3, [pc, #404]	; (8006fa4 <_dtoa_r+0x62c>)
 8006e10:	2200      	movs	r2, #0
 8006e12:	4640      	mov	r0, r8
 8006e14:	4649      	mov	r1, r9
 8006e16:	f7f9 fbf7 	bl	8000608 <__aeabi_dmul>
 8006e1a:	4652      	mov	r2, sl
 8006e1c:	465b      	mov	r3, fp
 8006e1e:	f7f9 fe79 	bl	8000b14 <__aeabi_dcmpge>
 8006e22:	9e03      	ldr	r6, [sp, #12]
 8006e24:	4637      	mov	r7, r6
 8006e26:	2800      	cmp	r0, #0
 8006e28:	f040 8245 	bne.w	80072b6 <_dtoa_r+0x93e>
 8006e2c:	9d01      	ldr	r5, [sp, #4]
 8006e2e:	2331      	movs	r3, #49	; 0x31
 8006e30:	f805 3b01 	strb.w	r3, [r5], #1
 8006e34:	9b00      	ldr	r3, [sp, #0]
 8006e36:	3301      	adds	r3, #1
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	e240      	b.n	80072be <_dtoa_r+0x946>
 8006e3c:	07f2      	lsls	r2, r6, #31
 8006e3e:	d505      	bpl.n	8006e4c <_dtoa_r+0x4d4>
 8006e40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e44:	f7f9 fbe0 	bl	8000608 <__aeabi_dmul>
 8006e48:	3501      	adds	r5, #1
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	1076      	asrs	r6, r6, #1
 8006e4e:	3708      	adds	r7, #8
 8006e50:	e777      	b.n	8006d42 <_dtoa_r+0x3ca>
 8006e52:	2502      	movs	r5, #2
 8006e54:	e779      	b.n	8006d4a <_dtoa_r+0x3d2>
 8006e56:	9f00      	ldr	r7, [sp, #0]
 8006e58:	9e03      	ldr	r6, [sp, #12]
 8006e5a:	e794      	b.n	8006d86 <_dtoa_r+0x40e>
 8006e5c:	9901      	ldr	r1, [sp, #4]
 8006e5e:	4b4c      	ldr	r3, [pc, #304]	; (8006f90 <_dtoa_r+0x618>)
 8006e60:	4431      	add	r1, r6
 8006e62:	910d      	str	r1, [sp, #52]	; 0x34
 8006e64:	9908      	ldr	r1, [sp, #32]
 8006e66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006e6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e6e:	2900      	cmp	r1, #0
 8006e70:	d043      	beq.n	8006efa <_dtoa_r+0x582>
 8006e72:	494d      	ldr	r1, [pc, #308]	; (8006fa8 <_dtoa_r+0x630>)
 8006e74:	2000      	movs	r0, #0
 8006e76:	f7f9 fcf1 	bl	800085c <__aeabi_ddiv>
 8006e7a:	4652      	mov	r2, sl
 8006e7c:	465b      	mov	r3, fp
 8006e7e:	f7f9 fa0b 	bl	8000298 <__aeabi_dsub>
 8006e82:	9d01      	ldr	r5, [sp, #4]
 8006e84:	4682      	mov	sl, r0
 8006e86:	468b      	mov	fp, r1
 8006e88:	4649      	mov	r1, r9
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	f7f9 fe6c 	bl	8000b68 <__aeabi_d2iz>
 8006e90:	4606      	mov	r6, r0
 8006e92:	f7f9 fb4f 	bl	8000534 <__aeabi_i2d>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4640      	mov	r0, r8
 8006e9c:	4649      	mov	r1, r9
 8006e9e:	f7f9 f9fb 	bl	8000298 <__aeabi_dsub>
 8006ea2:	3630      	adds	r6, #48	; 0x30
 8006ea4:	f805 6b01 	strb.w	r6, [r5], #1
 8006ea8:	4652      	mov	r2, sl
 8006eaa:	465b      	mov	r3, fp
 8006eac:	4680      	mov	r8, r0
 8006eae:	4689      	mov	r9, r1
 8006eb0:	f7f9 fe1c 	bl	8000aec <__aeabi_dcmplt>
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	d163      	bne.n	8006f80 <_dtoa_r+0x608>
 8006eb8:	4642      	mov	r2, r8
 8006eba:	464b      	mov	r3, r9
 8006ebc:	4936      	ldr	r1, [pc, #216]	; (8006f98 <_dtoa_r+0x620>)
 8006ebe:	2000      	movs	r0, #0
 8006ec0:	f7f9 f9ea 	bl	8000298 <__aeabi_dsub>
 8006ec4:	4652      	mov	r2, sl
 8006ec6:	465b      	mov	r3, fp
 8006ec8:	f7f9 fe10 	bl	8000aec <__aeabi_dcmplt>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	f040 80b5 	bne.w	800703c <_dtoa_r+0x6c4>
 8006ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ed4:	429d      	cmp	r5, r3
 8006ed6:	d081      	beq.n	8006ddc <_dtoa_r+0x464>
 8006ed8:	4b30      	ldr	r3, [pc, #192]	; (8006f9c <_dtoa_r+0x624>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	4650      	mov	r0, sl
 8006ede:	4659      	mov	r1, fp
 8006ee0:	f7f9 fb92 	bl	8000608 <__aeabi_dmul>
 8006ee4:	4b2d      	ldr	r3, [pc, #180]	; (8006f9c <_dtoa_r+0x624>)
 8006ee6:	4682      	mov	sl, r0
 8006ee8:	468b      	mov	fp, r1
 8006eea:	4640      	mov	r0, r8
 8006eec:	4649      	mov	r1, r9
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f7f9 fb8a 	bl	8000608 <__aeabi_dmul>
 8006ef4:	4680      	mov	r8, r0
 8006ef6:	4689      	mov	r9, r1
 8006ef8:	e7c6      	b.n	8006e88 <_dtoa_r+0x510>
 8006efa:	4650      	mov	r0, sl
 8006efc:	4659      	mov	r1, fp
 8006efe:	f7f9 fb83 	bl	8000608 <__aeabi_dmul>
 8006f02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f04:	9d01      	ldr	r5, [sp, #4]
 8006f06:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f08:	4682      	mov	sl, r0
 8006f0a:	468b      	mov	fp, r1
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	4640      	mov	r0, r8
 8006f10:	f7f9 fe2a 	bl	8000b68 <__aeabi_d2iz>
 8006f14:	4606      	mov	r6, r0
 8006f16:	f7f9 fb0d 	bl	8000534 <__aeabi_i2d>
 8006f1a:	3630      	adds	r6, #48	; 0x30
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	4640      	mov	r0, r8
 8006f22:	4649      	mov	r1, r9
 8006f24:	f7f9 f9b8 	bl	8000298 <__aeabi_dsub>
 8006f28:	f805 6b01 	strb.w	r6, [r5], #1
 8006f2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f2e:	429d      	cmp	r5, r3
 8006f30:	4680      	mov	r8, r0
 8006f32:	4689      	mov	r9, r1
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	d124      	bne.n	8006f84 <_dtoa_r+0x60c>
 8006f3a:	4b1b      	ldr	r3, [pc, #108]	; (8006fa8 <_dtoa_r+0x630>)
 8006f3c:	4650      	mov	r0, sl
 8006f3e:	4659      	mov	r1, fp
 8006f40:	f7f9 f9ac 	bl	800029c <__adddf3>
 8006f44:	4602      	mov	r2, r0
 8006f46:	460b      	mov	r3, r1
 8006f48:	4640      	mov	r0, r8
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	f7f9 fdec 	bl	8000b28 <__aeabi_dcmpgt>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d173      	bne.n	800703c <_dtoa_r+0x6c4>
 8006f54:	4652      	mov	r2, sl
 8006f56:	465b      	mov	r3, fp
 8006f58:	4913      	ldr	r1, [pc, #76]	; (8006fa8 <_dtoa_r+0x630>)
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	f7f9 f99c 	bl	8000298 <__aeabi_dsub>
 8006f60:	4602      	mov	r2, r0
 8006f62:	460b      	mov	r3, r1
 8006f64:	4640      	mov	r0, r8
 8006f66:	4649      	mov	r1, r9
 8006f68:	f7f9 fdc0 	bl	8000aec <__aeabi_dcmplt>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f43f af35 	beq.w	8006ddc <_dtoa_r+0x464>
 8006f72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f74:	1e6b      	subs	r3, r5, #1
 8006f76:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f7c:	2b30      	cmp	r3, #48	; 0x30
 8006f7e:	d0f8      	beq.n	8006f72 <_dtoa_r+0x5fa>
 8006f80:	9700      	str	r7, [sp, #0]
 8006f82:	e049      	b.n	8007018 <_dtoa_r+0x6a0>
 8006f84:	4b05      	ldr	r3, [pc, #20]	; (8006f9c <_dtoa_r+0x624>)
 8006f86:	f7f9 fb3f 	bl	8000608 <__aeabi_dmul>
 8006f8a:	4680      	mov	r8, r0
 8006f8c:	4689      	mov	r9, r1
 8006f8e:	e7bd      	b.n	8006f0c <_dtoa_r+0x594>
 8006f90:	08008f50 	.word	0x08008f50
 8006f94:	08008f28 	.word	0x08008f28
 8006f98:	3ff00000 	.word	0x3ff00000
 8006f9c:	40240000 	.word	0x40240000
 8006fa0:	401c0000 	.word	0x401c0000
 8006fa4:	40140000 	.word	0x40140000
 8006fa8:	3fe00000 	.word	0x3fe00000
 8006fac:	9d01      	ldr	r5, [sp, #4]
 8006fae:	4656      	mov	r6, sl
 8006fb0:	465f      	mov	r7, fp
 8006fb2:	4642      	mov	r2, r8
 8006fb4:	464b      	mov	r3, r9
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	4639      	mov	r1, r7
 8006fba:	f7f9 fc4f 	bl	800085c <__aeabi_ddiv>
 8006fbe:	f7f9 fdd3 	bl	8000b68 <__aeabi_d2iz>
 8006fc2:	4682      	mov	sl, r0
 8006fc4:	f7f9 fab6 	bl	8000534 <__aeabi_i2d>
 8006fc8:	4642      	mov	r2, r8
 8006fca:	464b      	mov	r3, r9
 8006fcc:	f7f9 fb1c 	bl	8000608 <__aeabi_dmul>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	4630      	mov	r0, r6
 8006fd6:	4639      	mov	r1, r7
 8006fd8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006fdc:	f7f9 f95c 	bl	8000298 <__aeabi_dsub>
 8006fe0:	f805 6b01 	strb.w	r6, [r5], #1
 8006fe4:	9e01      	ldr	r6, [sp, #4]
 8006fe6:	9f03      	ldr	r7, [sp, #12]
 8006fe8:	1bae      	subs	r6, r5, r6
 8006fea:	42b7      	cmp	r7, r6
 8006fec:	4602      	mov	r2, r0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	d135      	bne.n	800705e <_dtoa_r+0x6e6>
 8006ff2:	f7f9 f953 	bl	800029c <__adddf3>
 8006ff6:	4642      	mov	r2, r8
 8006ff8:	464b      	mov	r3, r9
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	460f      	mov	r7, r1
 8006ffe:	f7f9 fd93 	bl	8000b28 <__aeabi_dcmpgt>
 8007002:	b9d0      	cbnz	r0, 800703a <_dtoa_r+0x6c2>
 8007004:	4642      	mov	r2, r8
 8007006:	464b      	mov	r3, r9
 8007008:	4630      	mov	r0, r6
 800700a:	4639      	mov	r1, r7
 800700c:	f7f9 fd64 	bl	8000ad8 <__aeabi_dcmpeq>
 8007010:	b110      	cbz	r0, 8007018 <_dtoa_r+0x6a0>
 8007012:	f01a 0f01 	tst.w	sl, #1
 8007016:	d110      	bne.n	800703a <_dtoa_r+0x6c2>
 8007018:	4620      	mov	r0, r4
 800701a:	ee18 1a10 	vmov	r1, s16
 800701e:	f000 faf3 	bl	8007608 <_Bfree>
 8007022:	2300      	movs	r3, #0
 8007024:	9800      	ldr	r0, [sp, #0]
 8007026:	702b      	strb	r3, [r5, #0]
 8007028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800702a:	3001      	adds	r0, #1
 800702c:	6018      	str	r0, [r3, #0]
 800702e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007030:	2b00      	cmp	r3, #0
 8007032:	f43f acf1 	beq.w	8006a18 <_dtoa_r+0xa0>
 8007036:	601d      	str	r5, [r3, #0]
 8007038:	e4ee      	b.n	8006a18 <_dtoa_r+0xa0>
 800703a:	9f00      	ldr	r7, [sp, #0]
 800703c:	462b      	mov	r3, r5
 800703e:	461d      	mov	r5, r3
 8007040:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007044:	2a39      	cmp	r2, #57	; 0x39
 8007046:	d106      	bne.n	8007056 <_dtoa_r+0x6de>
 8007048:	9a01      	ldr	r2, [sp, #4]
 800704a:	429a      	cmp	r2, r3
 800704c:	d1f7      	bne.n	800703e <_dtoa_r+0x6c6>
 800704e:	9901      	ldr	r1, [sp, #4]
 8007050:	2230      	movs	r2, #48	; 0x30
 8007052:	3701      	adds	r7, #1
 8007054:	700a      	strb	r2, [r1, #0]
 8007056:	781a      	ldrb	r2, [r3, #0]
 8007058:	3201      	adds	r2, #1
 800705a:	701a      	strb	r2, [r3, #0]
 800705c:	e790      	b.n	8006f80 <_dtoa_r+0x608>
 800705e:	4ba6      	ldr	r3, [pc, #664]	; (80072f8 <_dtoa_r+0x980>)
 8007060:	2200      	movs	r2, #0
 8007062:	f7f9 fad1 	bl	8000608 <__aeabi_dmul>
 8007066:	2200      	movs	r2, #0
 8007068:	2300      	movs	r3, #0
 800706a:	4606      	mov	r6, r0
 800706c:	460f      	mov	r7, r1
 800706e:	f7f9 fd33 	bl	8000ad8 <__aeabi_dcmpeq>
 8007072:	2800      	cmp	r0, #0
 8007074:	d09d      	beq.n	8006fb2 <_dtoa_r+0x63a>
 8007076:	e7cf      	b.n	8007018 <_dtoa_r+0x6a0>
 8007078:	9a08      	ldr	r2, [sp, #32]
 800707a:	2a00      	cmp	r2, #0
 800707c:	f000 80d7 	beq.w	800722e <_dtoa_r+0x8b6>
 8007080:	9a06      	ldr	r2, [sp, #24]
 8007082:	2a01      	cmp	r2, #1
 8007084:	f300 80ba 	bgt.w	80071fc <_dtoa_r+0x884>
 8007088:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800708a:	2a00      	cmp	r2, #0
 800708c:	f000 80b2 	beq.w	80071f4 <_dtoa_r+0x87c>
 8007090:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007094:	9e07      	ldr	r6, [sp, #28]
 8007096:	9d04      	ldr	r5, [sp, #16]
 8007098:	9a04      	ldr	r2, [sp, #16]
 800709a:	441a      	add	r2, r3
 800709c:	9204      	str	r2, [sp, #16]
 800709e:	9a05      	ldr	r2, [sp, #20]
 80070a0:	2101      	movs	r1, #1
 80070a2:	441a      	add	r2, r3
 80070a4:	4620      	mov	r0, r4
 80070a6:	9205      	str	r2, [sp, #20]
 80070a8:	f000 fb66 	bl	8007778 <__i2b>
 80070ac:	4607      	mov	r7, r0
 80070ae:	2d00      	cmp	r5, #0
 80070b0:	dd0c      	ble.n	80070cc <_dtoa_r+0x754>
 80070b2:	9b05      	ldr	r3, [sp, #20]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	dd09      	ble.n	80070cc <_dtoa_r+0x754>
 80070b8:	42ab      	cmp	r3, r5
 80070ba:	9a04      	ldr	r2, [sp, #16]
 80070bc:	bfa8      	it	ge
 80070be:	462b      	movge	r3, r5
 80070c0:	1ad2      	subs	r2, r2, r3
 80070c2:	9204      	str	r2, [sp, #16]
 80070c4:	9a05      	ldr	r2, [sp, #20]
 80070c6:	1aed      	subs	r5, r5, r3
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	9305      	str	r3, [sp, #20]
 80070cc:	9b07      	ldr	r3, [sp, #28]
 80070ce:	b31b      	cbz	r3, 8007118 <_dtoa_r+0x7a0>
 80070d0:	9b08      	ldr	r3, [sp, #32]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 80af 	beq.w	8007236 <_dtoa_r+0x8be>
 80070d8:	2e00      	cmp	r6, #0
 80070da:	dd13      	ble.n	8007104 <_dtoa_r+0x78c>
 80070dc:	4639      	mov	r1, r7
 80070de:	4632      	mov	r2, r6
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 fc09 	bl	80078f8 <__pow5mult>
 80070e6:	ee18 2a10 	vmov	r2, s16
 80070ea:	4601      	mov	r1, r0
 80070ec:	4607      	mov	r7, r0
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 fb58 	bl	80077a4 <__multiply>
 80070f4:	ee18 1a10 	vmov	r1, s16
 80070f8:	4680      	mov	r8, r0
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 fa84 	bl	8007608 <_Bfree>
 8007100:	ee08 8a10 	vmov	s16, r8
 8007104:	9b07      	ldr	r3, [sp, #28]
 8007106:	1b9a      	subs	r2, r3, r6
 8007108:	d006      	beq.n	8007118 <_dtoa_r+0x7a0>
 800710a:	ee18 1a10 	vmov	r1, s16
 800710e:	4620      	mov	r0, r4
 8007110:	f000 fbf2 	bl	80078f8 <__pow5mult>
 8007114:	ee08 0a10 	vmov	s16, r0
 8007118:	2101      	movs	r1, #1
 800711a:	4620      	mov	r0, r4
 800711c:	f000 fb2c 	bl	8007778 <__i2b>
 8007120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007122:	2b00      	cmp	r3, #0
 8007124:	4606      	mov	r6, r0
 8007126:	f340 8088 	ble.w	800723a <_dtoa_r+0x8c2>
 800712a:	461a      	mov	r2, r3
 800712c:	4601      	mov	r1, r0
 800712e:	4620      	mov	r0, r4
 8007130:	f000 fbe2 	bl	80078f8 <__pow5mult>
 8007134:	9b06      	ldr	r3, [sp, #24]
 8007136:	2b01      	cmp	r3, #1
 8007138:	4606      	mov	r6, r0
 800713a:	f340 8081 	ble.w	8007240 <_dtoa_r+0x8c8>
 800713e:	f04f 0800 	mov.w	r8, #0
 8007142:	6933      	ldr	r3, [r6, #16]
 8007144:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007148:	6918      	ldr	r0, [r3, #16]
 800714a:	f000 fac5 	bl	80076d8 <__hi0bits>
 800714e:	f1c0 0020 	rsb	r0, r0, #32
 8007152:	9b05      	ldr	r3, [sp, #20]
 8007154:	4418      	add	r0, r3
 8007156:	f010 001f 	ands.w	r0, r0, #31
 800715a:	f000 8092 	beq.w	8007282 <_dtoa_r+0x90a>
 800715e:	f1c0 0320 	rsb	r3, r0, #32
 8007162:	2b04      	cmp	r3, #4
 8007164:	f340 808a 	ble.w	800727c <_dtoa_r+0x904>
 8007168:	f1c0 001c 	rsb	r0, r0, #28
 800716c:	9b04      	ldr	r3, [sp, #16]
 800716e:	4403      	add	r3, r0
 8007170:	9304      	str	r3, [sp, #16]
 8007172:	9b05      	ldr	r3, [sp, #20]
 8007174:	4403      	add	r3, r0
 8007176:	4405      	add	r5, r0
 8007178:	9305      	str	r3, [sp, #20]
 800717a:	9b04      	ldr	r3, [sp, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	dd07      	ble.n	8007190 <_dtoa_r+0x818>
 8007180:	ee18 1a10 	vmov	r1, s16
 8007184:	461a      	mov	r2, r3
 8007186:	4620      	mov	r0, r4
 8007188:	f000 fc10 	bl	80079ac <__lshift>
 800718c:	ee08 0a10 	vmov	s16, r0
 8007190:	9b05      	ldr	r3, [sp, #20]
 8007192:	2b00      	cmp	r3, #0
 8007194:	dd05      	ble.n	80071a2 <_dtoa_r+0x82a>
 8007196:	4631      	mov	r1, r6
 8007198:	461a      	mov	r2, r3
 800719a:	4620      	mov	r0, r4
 800719c:	f000 fc06 	bl	80079ac <__lshift>
 80071a0:	4606      	mov	r6, r0
 80071a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d06e      	beq.n	8007286 <_dtoa_r+0x90e>
 80071a8:	ee18 0a10 	vmov	r0, s16
 80071ac:	4631      	mov	r1, r6
 80071ae:	f000 fc6d 	bl	8007a8c <__mcmp>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	da67      	bge.n	8007286 <_dtoa_r+0x90e>
 80071b6:	9b00      	ldr	r3, [sp, #0]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	ee18 1a10 	vmov	r1, s16
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	220a      	movs	r2, #10
 80071c2:	2300      	movs	r3, #0
 80071c4:	4620      	mov	r0, r4
 80071c6:	f000 fa41 	bl	800764c <__multadd>
 80071ca:	9b08      	ldr	r3, [sp, #32]
 80071cc:	ee08 0a10 	vmov	s16, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 81b1 	beq.w	8007538 <_dtoa_r+0xbc0>
 80071d6:	2300      	movs	r3, #0
 80071d8:	4639      	mov	r1, r7
 80071da:	220a      	movs	r2, #10
 80071dc:	4620      	mov	r0, r4
 80071de:	f000 fa35 	bl	800764c <__multadd>
 80071e2:	9b02      	ldr	r3, [sp, #8]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	4607      	mov	r7, r0
 80071e8:	f300 808e 	bgt.w	8007308 <_dtoa_r+0x990>
 80071ec:	9b06      	ldr	r3, [sp, #24]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	dc51      	bgt.n	8007296 <_dtoa_r+0x91e>
 80071f2:	e089      	b.n	8007308 <_dtoa_r+0x990>
 80071f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80071fa:	e74b      	b.n	8007094 <_dtoa_r+0x71c>
 80071fc:	9b03      	ldr	r3, [sp, #12]
 80071fe:	1e5e      	subs	r6, r3, #1
 8007200:	9b07      	ldr	r3, [sp, #28]
 8007202:	42b3      	cmp	r3, r6
 8007204:	bfbf      	itttt	lt
 8007206:	9b07      	ldrlt	r3, [sp, #28]
 8007208:	9607      	strlt	r6, [sp, #28]
 800720a:	1af2      	sublt	r2, r6, r3
 800720c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800720e:	bfb6      	itet	lt
 8007210:	189b      	addlt	r3, r3, r2
 8007212:	1b9e      	subge	r6, r3, r6
 8007214:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007216:	9b03      	ldr	r3, [sp, #12]
 8007218:	bfb8      	it	lt
 800721a:	2600      	movlt	r6, #0
 800721c:	2b00      	cmp	r3, #0
 800721e:	bfb7      	itett	lt
 8007220:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007224:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007228:	1a9d      	sublt	r5, r3, r2
 800722a:	2300      	movlt	r3, #0
 800722c:	e734      	b.n	8007098 <_dtoa_r+0x720>
 800722e:	9e07      	ldr	r6, [sp, #28]
 8007230:	9d04      	ldr	r5, [sp, #16]
 8007232:	9f08      	ldr	r7, [sp, #32]
 8007234:	e73b      	b.n	80070ae <_dtoa_r+0x736>
 8007236:	9a07      	ldr	r2, [sp, #28]
 8007238:	e767      	b.n	800710a <_dtoa_r+0x792>
 800723a:	9b06      	ldr	r3, [sp, #24]
 800723c:	2b01      	cmp	r3, #1
 800723e:	dc18      	bgt.n	8007272 <_dtoa_r+0x8fa>
 8007240:	f1ba 0f00 	cmp.w	sl, #0
 8007244:	d115      	bne.n	8007272 <_dtoa_r+0x8fa>
 8007246:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800724a:	b993      	cbnz	r3, 8007272 <_dtoa_r+0x8fa>
 800724c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007250:	0d1b      	lsrs	r3, r3, #20
 8007252:	051b      	lsls	r3, r3, #20
 8007254:	b183      	cbz	r3, 8007278 <_dtoa_r+0x900>
 8007256:	9b04      	ldr	r3, [sp, #16]
 8007258:	3301      	adds	r3, #1
 800725a:	9304      	str	r3, [sp, #16]
 800725c:	9b05      	ldr	r3, [sp, #20]
 800725e:	3301      	adds	r3, #1
 8007260:	9305      	str	r3, [sp, #20]
 8007262:	f04f 0801 	mov.w	r8, #1
 8007266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007268:	2b00      	cmp	r3, #0
 800726a:	f47f af6a 	bne.w	8007142 <_dtoa_r+0x7ca>
 800726e:	2001      	movs	r0, #1
 8007270:	e76f      	b.n	8007152 <_dtoa_r+0x7da>
 8007272:	f04f 0800 	mov.w	r8, #0
 8007276:	e7f6      	b.n	8007266 <_dtoa_r+0x8ee>
 8007278:	4698      	mov	r8, r3
 800727a:	e7f4      	b.n	8007266 <_dtoa_r+0x8ee>
 800727c:	f43f af7d 	beq.w	800717a <_dtoa_r+0x802>
 8007280:	4618      	mov	r0, r3
 8007282:	301c      	adds	r0, #28
 8007284:	e772      	b.n	800716c <_dtoa_r+0x7f4>
 8007286:	9b03      	ldr	r3, [sp, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	dc37      	bgt.n	80072fc <_dtoa_r+0x984>
 800728c:	9b06      	ldr	r3, [sp, #24]
 800728e:	2b02      	cmp	r3, #2
 8007290:	dd34      	ble.n	80072fc <_dtoa_r+0x984>
 8007292:	9b03      	ldr	r3, [sp, #12]
 8007294:	9302      	str	r3, [sp, #8]
 8007296:	9b02      	ldr	r3, [sp, #8]
 8007298:	b96b      	cbnz	r3, 80072b6 <_dtoa_r+0x93e>
 800729a:	4631      	mov	r1, r6
 800729c:	2205      	movs	r2, #5
 800729e:	4620      	mov	r0, r4
 80072a0:	f000 f9d4 	bl	800764c <__multadd>
 80072a4:	4601      	mov	r1, r0
 80072a6:	4606      	mov	r6, r0
 80072a8:	ee18 0a10 	vmov	r0, s16
 80072ac:	f000 fbee 	bl	8007a8c <__mcmp>
 80072b0:	2800      	cmp	r0, #0
 80072b2:	f73f adbb 	bgt.w	8006e2c <_dtoa_r+0x4b4>
 80072b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b8:	9d01      	ldr	r5, [sp, #4]
 80072ba:	43db      	mvns	r3, r3
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	f04f 0800 	mov.w	r8, #0
 80072c2:	4631      	mov	r1, r6
 80072c4:	4620      	mov	r0, r4
 80072c6:	f000 f99f 	bl	8007608 <_Bfree>
 80072ca:	2f00      	cmp	r7, #0
 80072cc:	f43f aea4 	beq.w	8007018 <_dtoa_r+0x6a0>
 80072d0:	f1b8 0f00 	cmp.w	r8, #0
 80072d4:	d005      	beq.n	80072e2 <_dtoa_r+0x96a>
 80072d6:	45b8      	cmp	r8, r7
 80072d8:	d003      	beq.n	80072e2 <_dtoa_r+0x96a>
 80072da:	4641      	mov	r1, r8
 80072dc:	4620      	mov	r0, r4
 80072de:	f000 f993 	bl	8007608 <_Bfree>
 80072e2:	4639      	mov	r1, r7
 80072e4:	4620      	mov	r0, r4
 80072e6:	f000 f98f 	bl	8007608 <_Bfree>
 80072ea:	e695      	b.n	8007018 <_dtoa_r+0x6a0>
 80072ec:	2600      	movs	r6, #0
 80072ee:	4637      	mov	r7, r6
 80072f0:	e7e1      	b.n	80072b6 <_dtoa_r+0x93e>
 80072f2:	9700      	str	r7, [sp, #0]
 80072f4:	4637      	mov	r7, r6
 80072f6:	e599      	b.n	8006e2c <_dtoa_r+0x4b4>
 80072f8:	40240000 	.word	0x40240000
 80072fc:	9b08      	ldr	r3, [sp, #32]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f000 80ca 	beq.w	8007498 <_dtoa_r+0xb20>
 8007304:	9b03      	ldr	r3, [sp, #12]
 8007306:	9302      	str	r3, [sp, #8]
 8007308:	2d00      	cmp	r5, #0
 800730a:	dd05      	ble.n	8007318 <_dtoa_r+0x9a0>
 800730c:	4639      	mov	r1, r7
 800730e:	462a      	mov	r2, r5
 8007310:	4620      	mov	r0, r4
 8007312:	f000 fb4b 	bl	80079ac <__lshift>
 8007316:	4607      	mov	r7, r0
 8007318:	f1b8 0f00 	cmp.w	r8, #0
 800731c:	d05b      	beq.n	80073d6 <_dtoa_r+0xa5e>
 800731e:	6879      	ldr	r1, [r7, #4]
 8007320:	4620      	mov	r0, r4
 8007322:	f000 f931 	bl	8007588 <_Balloc>
 8007326:	4605      	mov	r5, r0
 8007328:	b928      	cbnz	r0, 8007336 <_dtoa_r+0x9be>
 800732a:	4b87      	ldr	r3, [pc, #540]	; (8007548 <_dtoa_r+0xbd0>)
 800732c:	4602      	mov	r2, r0
 800732e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007332:	f7ff bb3b 	b.w	80069ac <_dtoa_r+0x34>
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	3202      	adds	r2, #2
 800733a:	0092      	lsls	r2, r2, #2
 800733c:	f107 010c 	add.w	r1, r7, #12
 8007340:	300c      	adds	r0, #12
 8007342:	f000 f913 	bl	800756c <memcpy>
 8007346:	2201      	movs	r2, #1
 8007348:	4629      	mov	r1, r5
 800734a:	4620      	mov	r0, r4
 800734c:	f000 fb2e 	bl	80079ac <__lshift>
 8007350:	9b01      	ldr	r3, [sp, #4]
 8007352:	f103 0901 	add.w	r9, r3, #1
 8007356:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800735a:	4413      	add	r3, r2
 800735c:	9305      	str	r3, [sp, #20]
 800735e:	f00a 0301 	and.w	r3, sl, #1
 8007362:	46b8      	mov	r8, r7
 8007364:	9304      	str	r3, [sp, #16]
 8007366:	4607      	mov	r7, r0
 8007368:	4631      	mov	r1, r6
 800736a:	ee18 0a10 	vmov	r0, s16
 800736e:	f7ff fa76 	bl	800685e <quorem>
 8007372:	4641      	mov	r1, r8
 8007374:	9002      	str	r0, [sp, #8]
 8007376:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800737a:	ee18 0a10 	vmov	r0, s16
 800737e:	f000 fb85 	bl	8007a8c <__mcmp>
 8007382:	463a      	mov	r2, r7
 8007384:	9003      	str	r0, [sp, #12]
 8007386:	4631      	mov	r1, r6
 8007388:	4620      	mov	r0, r4
 800738a:	f000 fb9b 	bl	8007ac4 <__mdiff>
 800738e:	68c2      	ldr	r2, [r0, #12]
 8007390:	f109 3bff 	add.w	fp, r9, #4294967295
 8007394:	4605      	mov	r5, r0
 8007396:	bb02      	cbnz	r2, 80073da <_dtoa_r+0xa62>
 8007398:	4601      	mov	r1, r0
 800739a:	ee18 0a10 	vmov	r0, s16
 800739e:	f000 fb75 	bl	8007a8c <__mcmp>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4629      	mov	r1, r5
 80073a6:	4620      	mov	r0, r4
 80073a8:	9207      	str	r2, [sp, #28]
 80073aa:	f000 f92d 	bl	8007608 <_Bfree>
 80073ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80073b2:	ea43 0102 	orr.w	r1, r3, r2
 80073b6:	9b04      	ldr	r3, [sp, #16]
 80073b8:	430b      	orrs	r3, r1
 80073ba:	464d      	mov	r5, r9
 80073bc:	d10f      	bne.n	80073de <_dtoa_r+0xa66>
 80073be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073c2:	d02a      	beq.n	800741a <_dtoa_r+0xaa2>
 80073c4:	9b03      	ldr	r3, [sp, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	dd02      	ble.n	80073d0 <_dtoa_r+0xa58>
 80073ca:	9b02      	ldr	r3, [sp, #8]
 80073cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80073d0:	f88b a000 	strb.w	sl, [fp]
 80073d4:	e775      	b.n	80072c2 <_dtoa_r+0x94a>
 80073d6:	4638      	mov	r0, r7
 80073d8:	e7ba      	b.n	8007350 <_dtoa_r+0x9d8>
 80073da:	2201      	movs	r2, #1
 80073dc:	e7e2      	b.n	80073a4 <_dtoa_r+0xa2c>
 80073de:	9b03      	ldr	r3, [sp, #12]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	db04      	blt.n	80073ee <_dtoa_r+0xa76>
 80073e4:	9906      	ldr	r1, [sp, #24]
 80073e6:	430b      	orrs	r3, r1
 80073e8:	9904      	ldr	r1, [sp, #16]
 80073ea:	430b      	orrs	r3, r1
 80073ec:	d122      	bne.n	8007434 <_dtoa_r+0xabc>
 80073ee:	2a00      	cmp	r2, #0
 80073f0:	ddee      	ble.n	80073d0 <_dtoa_r+0xa58>
 80073f2:	ee18 1a10 	vmov	r1, s16
 80073f6:	2201      	movs	r2, #1
 80073f8:	4620      	mov	r0, r4
 80073fa:	f000 fad7 	bl	80079ac <__lshift>
 80073fe:	4631      	mov	r1, r6
 8007400:	ee08 0a10 	vmov	s16, r0
 8007404:	f000 fb42 	bl	8007a8c <__mcmp>
 8007408:	2800      	cmp	r0, #0
 800740a:	dc03      	bgt.n	8007414 <_dtoa_r+0xa9c>
 800740c:	d1e0      	bne.n	80073d0 <_dtoa_r+0xa58>
 800740e:	f01a 0f01 	tst.w	sl, #1
 8007412:	d0dd      	beq.n	80073d0 <_dtoa_r+0xa58>
 8007414:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007418:	d1d7      	bne.n	80073ca <_dtoa_r+0xa52>
 800741a:	2339      	movs	r3, #57	; 0x39
 800741c:	f88b 3000 	strb.w	r3, [fp]
 8007420:	462b      	mov	r3, r5
 8007422:	461d      	mov	r5, r3
 8007424:	3b01      	subs	r3, #1
 8007426:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800742a:	2a39      	cmp	r2, #57	; 0x39
 800742c:	d071      	beq.n	8007512 <_dtoa_r+0xb9a>
 800742e:	3201      	adds	r2, #1
 8007430:	701a      	strb	r2, [r3, #0]
 8007432:	e746      	b.n	80072c2 <_dtoa_r+0x94a>
 8007434:	2a00      	cmp	r2, #0
 8007436:	dd07      	ble.n	8007448 <_dtoa_r+0xad0>
 8007438:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800743c:	d0ed      	beq.n	800741a <_dtoa_r+0xaa2>
 800743e:	f10a 0301 	add.w	r3, sl, #1
 8007442:	f88b 3000 	strb.w	r3, [fp]
 8007446:	e73c      	b.n	80072c2 <_dtoa_r+0x94a>
 8007448:	9b05      	ldr	r3, [sp, #20]
 800744a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800744e:	4599      	cmp	r9, r3
 8007450:	d047      	beq.n	80074e2 <_dtoa_r+0xb6a>
 8007452:	ee18 1a10 	vmov	r1, s16
 8007456:	2300      	movs	r3, #0
 8007458:	220a      	movs	r2, #10
 800745a:	4620      	mov	r0, r4
 800745c:	f000 f8f6 	bl	800764c <__multadd>
 8007460:	45b8      	cmp	r8, r7
 8007462:	ee08 0a10 	vmov	s16, r0
 8007466:	f04f 0300 	mov.w	r3, #0
 800746a:	f04f 020a 	mov.w	r2, #10
 800746e:	4641      	mov	r1, r8
 8007470:	4620      	mov	r0, r4
 8007472:	d106      	bne.n	8007482 <_dtoa_r+0xb0a>
 8007474:	f000 f8ea 	bl	800764c <__multadd>
 8007478:	4680      	mov	r8, r0
 800747a:	4607      	mov	r7, r0
 800747c:	f109 0901 	add.w	r9, r9, #1
 8007480:	e772      	b.n	8007368 <_dtoa_r+0x9f0>
 8007482:	f000 f8e3 	bl	800764c <__multadd>
 8007486:	4639      	mov	r1, r7
 8007488:	4680      	mov	r8, r0
 800748a:	2300      	movs	r3, #0
 800748c:	220a      	movs	r2, #10
 800748e:	4620      	mov	r0, r4
 8007490:	f000 f8dc 	bl	800764c <__multadd>
 8007494:	4607      	mov	r7, r0
 8007496:	e7f1      	b.n	800747c <_dtoa_r+0xb04>
 8007498:	9b03      	ldr	r3, [sp, #12]
 800749a:	9302      	str	r3, [sp, #8]
 800749c:	9d01      	ldr	r5, [sp, #4]
 800749e:	ee18 0a10 	vmov	r0, s16
 80074a2:	4631      	mov	r1, r6
 80074a4:	f7ff f9db 	bl	800685e <quorem>
 80074a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80074ac:	9b01      	ldr	r3, [sp, #4]
 80074ae:	f805 ab01 	strb.w	sl, [r5], #1
 80074b2:	1aea      	subs	r2, r5, r3
 80074b4:	9b02      	ldr	r3, [sp, #8]
 80074b6:	4293      	cmp	r3, r2
 80074b8:	dd09      	ble.n	80074ce <_dtoa_r+0xb56>
 80074ba:	ee18 1a10 	vmov	r1, s16
 80074be:	2300      	movs	r3, #0
 80074c0:	220a      	movs	r2, #10
 80074c2:	4620      	mov	r0, r4
 80074c4:	f000 f8c2 	bl	800764c <__multadd>
 80074c8:	ee08 0a10 	vmov	s16, r0
 80074cc:	e7e7      	b.n	800749e <_dtoa_r+0xb26>
 80074ce:	9b02      	ldr	r3, [sp, #8]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	bfc8      	it	gt
 80074d4:	461d      	movgt	r5, r3
 80074d6:	9b01      	ldr	r3, [sp, #4]
 80074d8:	bfd8      	it	le
 80074da:	2501      	movle	r5, #1
 80074dc:	441d      	add	r5, r3
 80074de:	f04f 0800 	mov.w	r8, #0
 80074e2:	ee18 1a10 	vmov	r1, s16
 80074e6:	2201      	movs	r2, #1
 80074e8:	4620      	mov	r0, r4
 80074ea:	f000 fa5f 	bl	80079ac <__lshift>
 80074ee:	4631      	mov	r1, r6
 80074f0:	ee08 0a10 	vmov	s16, r0
 80074f4:	f000 faca 	bl	8007a8c <__mcmp>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	dc91      	bgt.n	8007420 <_dtoa_r+0xaa8>
 80074fc:	d102      	bne.n	8007504 <_dtoa_r+0xb8c>
 80074fe:	f01a 0f01 	tst.w	sl, #1
 8007502:	d18d      	bne.n	8007420 <_dtoa_r+0xaa8>
 8007504:	462b      	mov	r3, r5
 8007506:	461d      	mov	r5, r3
 8007508:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800750c:	2a30      	cmp	r2, #48	; 0x30
 800750e:	d0fa      	beq.n	8007506 <_dtoa_r+0xb8e>
 8007510:	e6d7      	b.n	80072c2 <_dtoa_r+0x94a>
 8007512:	9a01      	ldr	r2, [sp, #4]
 8007514:	429a      	cmp	r2, r3
 8007516:	d184      	bne.n	8007422 <_dtoa_r+0xaaa>
 8007518:	9b00      	ldr	r3, [sp, #0]
 800751a:	3301      	adds	r3, #1
 800751c:	9300      	str	r3, [sp, #0]
 800751e:	2331      	movs	r3, #49	; 0x31
 8007520:	7013      	strb	r3, [r2, #0]
 8007522:	e6ce      	b.n	80072c2 <_dtoa_r+0x94a>
 8007524:	4b09      	ldr	r3, [pc, #36]	; (800754c <_dtoa_r+0xbd4>)
 8007526:	f7ff ba95 	b.w	8006a54 <_dtoa_r+0xdc>
 800752a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800752c:	2b00      	cmp	r3, #0
 800752e:	f47f aa6e 	bne.w	8006a0e <_dtoa_r+0x96>
 8007532:	4b07      	ldr	r3, [pc, #28]	; (8007550 <_dtoa_r+0xbd8>)
 8007534:	f7ff ba8e 	b.w	8006a54 <_dtoa_r+0xdc>
 8007538:	9b02      	ldr	r3, [sp, #8]
 800753a:	2b00      	cmp	r3, #0
 800753c:	dcae      	bgt.n	800749c <_dtoa_r+0xb24>
 800753e:	9b06      	ldr	r3, [sp, #24]
 8007540:	2b02      	cmp	r3, #2
 8007542:	f73f aea8 	bgt.w	8007296 <_dtoa_r+0x91e>
 8007546:	e7a9      	b.n	800749c <_dtoa_r+0xb24>
 8007548:	08008eb7 	.word	0x08008eb7
 800754c:	08008e14 	.word	0x08008e14
 8007550:	08008e38 	.word	0x08008e38

08007554 <_localeconv_r>:
 8007554:	4800      	ldr	r0, [pc, #0]	; (8007558 <_localeconv_r+0x4>)
 8007556:	4770      	bx	lr
 8007558:	200002d8 	.word	0x200002d8

0800755c <malloc>:
 800755c:	4b02      	ldr	r3, [pc, #8]	; (8007568 <malloc+0xc>)
 800755e:	4601      	mov	r1, r0
 8007560:	6818      	ldr	r0, [r3, #0]
 8007562:	f000 bc17 	b.w	8007d94 <_malloc_r>
 8007566:	bf00      	nop
 8007568:	20000184 	.word	0x20000184

0800756c <memcpy>:
 800756c:	440a      	add	r2, r1
 800756e:	4291      	cmp	r1, r2
 8007570:	f100 33ff 	add.w	r3, r0, #4294967295
 8007574:	d100      	bne.n	8007578 <memcpy+0xc>
 8007576:	4770      	bx	lr
 8007578:	b510      	push	{r4, lr}
 800757a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800757e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007582:	4291      	cmp	r1, r2
 8007584:	d1f9      	bne.n	800757a <memcpy+0xe>
 8007586:	bd10      	pop	{r4, pc}

08007588 <_Balloc>:
 8007588:	b570      	push	{r4, r5, r6, lr}
 800758a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800758c:	4604      	mov	r4, r0
 800758e:	460d      	mov	r5, r1
 8007590:	b976      	cbnz	r6, 80075b0 <_Balloc+0x28>
 8007592:	2010      	movs	r0, #16
 8007594:	f7ff ffe2 	bl	800755c <malloc>
 8007598:	4602      	mov	r2, r0
 800759a:	6260      	str	r0, [r4, #36]	; 0x24
 800759c:	b920      	cbnz	r0, 80075a8 <_Balloc+0x20>
 800759e:	4b18      	ldr	r3, [pc, #96]	; (8007600 <_Balloc+0x78>)
 80075a0:	4818      	ldr	r0, [pc, #96]	; (8007604 <_Balloc+0x7c>)
 80075a2:	2166      	movs	r1, #102	; 0x66
 80075a4:	f000 fdd6 	bl	8008154 <__assert_func>
 80075a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075ac:	6006      	str	r6, [r0, #0]
 80075ae:	60c6      	str	r6, [r0, #12]
 80075b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80075b2:	68f3      	ldr	r3, [r6, #12]
 80075b4:	b183      	cbz	r3, 80075d8 <_Balloc+0x50>
 80075b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075be:	b9b8      	cbnz	r0, 80075f0 <_Balloc+0x68>
 80075c0:	2101      	movs	r1, #1
 80075c2:	fa01 f605 	lsl.w	r6, r1, r5
 80075c6:	1d72      	adds	r2, r6, #5
 80075c8:	0092      	lsls	r2, r2, #2
 80075ca:	4620      	mov	r0, r4
 80075cc:	f000 fb60 	bl	8007c90 <_calloc_r>
 80075d0:	b160      	cbz	r0, 80075ec <_Balloc+0x64>
 80075d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075d6:	e00e      	b.n	80075f6 <_Balloc+0x6e>
 80075d8:	2221      	movs	r2, #33	; 0x21
 80075da:	2104      	movs	r1, #4
 80075dc:	4620      	mov	r0, r4
 80075de:	f000 fb57 	bl	8007c90 <_calloc_r>
 80075e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075e4:	60f0      	str	r0, [r6, #12]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1e4      	bne.n	80075b6 <_Balloc+0x2e>
 80075ec:	2000      	movs	r0, #0
 80075ee:	bd70      	pop	{r4, r5, r6, pc}
 80075f0:	6802      	ldr	r2, [r0, #0]
 80075f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075f6:	2300      	movs	r3, #0
 80075f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075fc:	e7f7      	b.n	80075ee <_Balloc+0x66>
 80075fe:	bf00      	nop
 8007600:	08008e45 	.word	0x08008e45
 8007604:	08008ec8 	.word	0x08008ec8

08007608 <_Bfree>:
 8007608:	b570      	push	{r4, r5, r6, lr}
 800760a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800760c:	4605      	mov	r5, r0
 800760e:	460c      	mov	r4, r1
 8007610:	b976      	cbnz	r6, 8007630 <_Bfree+0x28>
 8007612:	2010      	movs	r0, #16
 8007614:	f7ff ffa2 	bl	800755c <malloc>
 8007618:	4602      	mov	r2, r0
 800761a:	6268      	str	r0, [r5, #36]	; 0x24
 800761c:	b920      	cbnz	r0, 8007628 <_Bfree+0x20>
 800761e:	4b09      	ldr	r3, [pc, #36]	; (8007644 <_Bfree+0x3c>)
 8007620:	4809      	ldr	r0, [pc, #36]	; (8007648 <_Bfree+0x40>)
 8007622:	218a      	movs	r1, #138	; 0x8a
 8007624:	f000 fd96 	bl	8008154 <__assert_func>
 8007628:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800762c:	6006      	str	r6, [r0, #0]
 800762e:	60c6      	str	r6, [r0, #12]
 8007630:	b13c      	cbz	r4, 8007642 <_Bfree+0x3a>
 8007632:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007634:	6862      	ldr	r2, [r4, #4]
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800763c:	6021      	str	r1, [r4, #0]
 800763e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007642:	bd70      	pop	{r4, r5, r6, pc}
 8007644:	08008e45 	.word	0x08008e45
 8007648:	08008ec8 	.word	0x08008ec8

0800764c <__multadd>:
 800764c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007650:	690d      	ldr	r5, [r1, #16]
 8007652:	4607      	mov	r7, r0
 8007654:	460c      	mov	r4, r1
 8007656:	461e      	mov	r6, r3
 8007658:	f101 0c14 	add.w	ip, r1, #20
 800765c:	2000      	movs	r0, #0
 800765e:	f8dc 3000 	ldr.w	r3, [ip]
 8007662:	b299      	uxth	r1, r3
 8007664:	fb02 6101 	mla	r1, r2, r1, r6
 8007668:	0c1e      	lsrs	r6, r3, #16
 800766a:	0c0b      	lsrs	r3, r1, #16
 800766c:	fb02 3306 	mla	r3, r2, r6, r3
 8007670:	b289      	uxth	r1, r1
 8007672:	3001      	adds	r0, #1
 8007674:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007678:	4285      	cmp	r5, r0
 800767a:	f84c 1b04 	str.w	r1, [ip], #4
 800767e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007682:	dcec      	bgt.n	800765e <__multadd+0x12>
 8007684:	b30e      	cbz	r6, 80076ca <__multadd+0x7e>
 8007686:	68a3      	ldr	r3, [r4, #8]
 8007688:	42ab      	cmp	r3, r5
 800768a:	dc19      	bgt.n	80076c0 <__multadd+0x74>
 800768c:	6861      	ldr	r1, [r4, #4]
 800768e:	4638      	mov	r0, r7
 8007690:	3101      	adds	r1, #1
 8007692:	f7ff ff79 	bl	8007588 <_Balloc>
 8007696:	4680      	mov	r8, r0
 8007698:	b928      	cbnz	r0, 80076a6 <__multadd+0x5a>
 800769a:	4602      	mov	r2, r0
 800769c:	4b0c      	ldr	r3, [pc, #48]	; (80076d0 <__multadd+0x84>)
 800769e:	480d      	ldr	r0, [pc, #52]	; (80076d4 <__multadd+0x88>)
 80076a0:	21b5      	movs	r1, #181	; 0xb5
 80076a2:	f000 fd57 	bl	8008154 <__assert_func>
 80076a6:	6922      	ldr	r2, [r4, #16]
 80076a8:	3202      	adds	r2, #2
 80076aa:	f104 010c 	add.w	r1, r4, #12
 80076ae:	0092      	lsls	r2, r2, #2
 80076b0:	300c      	adds	r0, #12
 80076b2:	f7ff ff5b 	bl	800756c <memcpy>
 80076b6:	4621      	mov	r1, r4
 80076b8:	4638      	mov	r0, r7
 80076ba:	f7ff ffa5 	bl	8007608 <_Bfree>
 80076be:	4644      	mov	r4, r8
 80076c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076c4:	3501      	adds	r5, #1
 80076c6:	615e      	str	r6, [r3, #20]
 80076c8:	6125      	str	r5, [r4, #16]
 80076ca:	4620      	mov	r0, r4
 80076cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076d0:	08008eb7 	.word	0x08008eb7
 80076d4:	08008ec8 	.word	0x08008ec8

080076d8 <__hi0bits>:
 80076d8:	0c03      	lsrs	r3, r0, #16
 80076da:	041b      	lsls	r3, r3, #16
 80076dc:	b9d3      	cbnz	r3, 8007714 <__hi0bits+0x3c>
 80076de:	0400      	lsls	r0, r0, #16
 80076e0:	2310      	movs	r3, #16
 80076e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80076e6:	bf04      	itt	eq
 80076e8:	0200      	lsleq	r0, r0, #8
 80076ea:	3308      	addeq	r3, #8
 80076ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80076f0:	bf04      	itt	eq
 80076f2:	0100      	lsleq	r0, r0, #4
 80076f4:	3304      	addeq	r3, #4
 80076f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80076fa:	bf04      	itt	eq
 80076fc:	0080      	lsleq	r0, r0, #2
 80076fe:	3302      	addeq	r3, #2
 8007700:	2800      	cmp	r0, #0
 8007702:	db05      	blt.n	8007710 <__hi0bits+0x38>
 8007704:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007708:	f103 0301 	add.w	r3, r3, #1
 800770c:	bf08      	it	eq
 800770e:	2320      	moveq	r3, #32
 8007710:	4618      	mov	r0, r3
 8007712:	4770      	bx	lr
 8007714:	2300      	movs	r3, #0
 8007716:	e7e4      	b.n	80076e2 <__hi0bits+0xa>

08007718 <__lo0bits>:
 8007718:	6803      	ldr	r3, [r0, #0]
 800771a:	f013 0207 	ands.w	r2, r3, #7
 800771e:	4601      	mov	r1, r0
 8007720:	d00b      	beq.n	800773a <__lo0bits+0x22>
 8007722:	07da      	lsls	r2, r3, #31
 8007724:	d423      	bmi.n	800776e <__lo0bits+0x56>
 8007726:	0798      	lsls	r0, r3, #30
 8007728:	bf49      	itett	mi
 800772a:	085b      	lsrmi	r3, r3, #1
 800772c:	089b      	lsrpl	r3, r3, #2
 800772e:	2001      	movmi	r0, #1
 8007730:	600b      	strmi	r3, [r1, #0]
 8007732:	bf5c      	itt	pl
 8007734:	600b      	strpl	r3, [r1, #0]
 8007736:	2002      	movpl	r0, #2
 8007738:	4770      	bx	lr
 800773a:	b298      	uxth	r0, r3
 800773c:	b9a8      	cbnz	r0, 800776a <__lo0bits+0x52>
 800773e:	0c1b      	lsrs	r3, r3, #16
 8007740:	2010      	movs	r0, #16
 8007742:	b2da      	uxtb	r2, r3
 8007744:	b90a      	cbnz	r2, 800774a <__lo0bits+0x32>
 8007746:	3008      	adds	r0, #8
 8007748:	0a1b      	lsrs	r3, r3, #8
 800774a:	071a      	lsls	r2, r3, #28
 800774c:	bf04      	itt	eq
 800774e:	091b      	lsreq	r3, r3, #4
 8007750:	3004      	addeq	r0, #4
 8007752:	079a      	lsls	r2, r3, #30
 8007754:	bf04      	itt	eq
 8007756:	089b      	lsreq	r3, r3, #2
 8007758:	3002      	addeq	r0, #2
 800775a:	07da      	lsls	r2, r3, #31
 800775c:	d403      	bmi.n	8007766 <__lo0bits+0x4e>
 800775e:	085b      	lsrs	r3, r3, #1
 8007760:	f100 0001 	add.w	r0, r0, #1
 8007764:	d005      	beq.n	8007772 <__lo0bits+0x5a>
 8007766:	600b      	str	r3, [r1, #0]
 8007768:	4770      	bx	lr
 800776a:	4610      	mov	r0, r2
 800776c:	e7e9      	b.n	8007742 <__lo0bits+0x2a>
 800776e:	2000      	movs	r0, #0
 8007770:	4770      	bx	lr
 8007772:	2020      	movs	r0, #32
 8007774:	4770      	bx	lr
	...

08007778 <__i2b>:
 8007778:	b510      	push	{r4, lr}
 800777a:	460c      	mov	r4, r1
 800777c:	2101      	movs	r1, #1
 800777e:	f7ff ff03 	bl	8007588 <_Balloc>
 8007782:	4602      	mov	r2, r0
 8007784:	b928      	cbnz	r0, 8007792 <__i2b+0x1a>
 8007786:	4b05      	ldr	r3, [pc, #20]	; (800779c <__i2b+0x24>)
 8007788:	4805      	ldr	r0, [pc, #20]	; (80077a0 <__i2b+0x28>)
 800778a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800778e:	f000 fce1 	bl	8008154 <__assert_func>
 8007792:	2301      	movs	r3, #1
 8007794:	6144      	str	r4, [r0, #20]
 8007796:	6103      	str	r3, [r0, #16]
 8007798:	bd10      	pop	{r4, pc}
 800779a:	bf00      	nop
 800779c:	08008eb7 	.word	0x08008eb7
 80077a0:	08008ec8 	.word	0x08008ec8

080077a4 <__multiply>:
 80077a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a8:	4691      	mov	r9, r2
 80077aa:	690a      	ldr	r2, [r1, #16]
 80077ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	bfb8      	it	lt
 80077b4:	460b      	movlt	r3, r1
 80077b6:	460c      	mov	r4, r1
 80077b8:	bfbc      	itt	lt
 80077ba:	464c      	movlt	r4, r9
 80077bc:	4699      	movlt	r9, r3
 80077be:	6927      	ldr	r7, [r4, #16]
 80077c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077c4:	68a3      	ldr	r3, [r4, #8]
 80077c6:	6861      	ldr	r1, [r4, #4]
 80077c8:	eb07 060a 	add.w	r6, r7, sl
 80077cc:	42b3      	cmp	r3, r6
 80077ce:	b085      	sub	sp, #20
 80077d0:	bfb8      	it	lt
 80077d2:	3101      	addlt	r1, #1
 80077d4:	f7ff fed8 	bl	8007588 <_Balloc>
 80077d8:	b930      	cbnz	r0, 80077e8 <__multiply+0x44>
 80077da:	4602      	mov	r2, r0
 80077dc:	4b44      	ldr	r3, [pc, #272]	; (80078f0 <__multiply+0x14c>)
 80077de:	4845      	ldr	r0, [pc, #276]	; (80078f4 <__multiply+0x150>)
 80077e0:	f240 115d 	movw	r1, #349	; 0x15d
 80077e4:	f000 fcb6 	bl	8008154 <__assert_func>
 80077e8:	f100 0514 	add.w	r5, r0, #20
 80077ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80077f0:	462b      	mov	r3, r5
 80077f2:	2200      	movs	r2, #0
 80077f4:	4543      	cmp	r3, r8
 80077f6:	d321      	bcc.n	800783c <__multiply+0x98>
 80077f8:	f104 0314 	add.w	r3, r4, #20
 80077fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007800:	f109 0314 	add.w	r3, r9, #20
 8007804:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007808:	9202      	str	r2, [sp, #8]
 800780a:	1b3a      	subs	r2, r7, r4
 800780c:	3a15      	subs	r2, #21
 800780e:	f022 0203 	bic.w	r2, r2, #3
 8007812:	3204      	adds	r2, #4
 8007814:	f104 0115 	add.w	r1, r4, #21
 8007818:	428f      	cmp	r7, r1
 800781a:	bf38      	it	cc
 800781c:	2204      	movcc	r2, #4
 800781e:	9201      	str	r2, [sp, #4]
 8007820:	9a02      	ldr	r2, [sp, #8]
 8007822:	9303      	str	r3, [sp, #12]
 8007824:	429a      	cmp	r2, r3
 8007826:	d80c      	bhi.n	8007842 <__multiply+0x9e>
 8007828:	2e00      	cmp	r6, #0
 800782a:	dd03      	ble.n	8007834 <__multiply+0x90>
 800782c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007830:	2b00      	cmp	r3, #0
 8007832:	d05a      	beq.n	80078ea <__multiply+0x146>
 8007834:	6106      	str	r6, [r0, #16]
 8007836:	b005      	add	sp, #20
 8007838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783c:	f843 2b04 	str.w	r2, [r3], #4
 8007840:	e7d8      	b.n	80077f4 <__multiply+0x50>
 8007842:	f8b3 a000 	ldrh.w	sl, [r3]
 8007846:	f1ba 0f00 	cmp.w	sl, #0
 800784a:	d024      	beq.n	8007896 <__multiply+0xf2>
 800784c:	f104 0e14 	add.w	lr, r4, #20
 8007850:	46a9      	mov	r9, r5
 8007852:	f04f 0c00 	mov.w	ip, #0
 8007856:	f85e 2b04 	ldr.w	r2, [lr], #4
 800785a:	f8d9 1000 	ldr.w	r1, [r9]
 800785e:	fa1f fb82 	uxth.w	fp, r2
 8007862:	b289      	uxth	r1, r1
 8007864:	fb0a 110b 	mla	r1, sl, fp, r1
 8007868:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800786c:	f8d9 2000 	ldr.w	r2, [r9]
 8007870:	4461      	add	r1, ip
 8007872:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007876:	fb0a c20b 	mla	r2, sl, fp, ip
 800787a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800787e:	b289      	uxth	r1, r1
 8007880:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007884:	4577      	cmp	r7, lr
 8007886:	f849 1b04 	str.w	r1, [r9], #4
 800788a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800788e:	d8e2      	bhi.n	8007856 <__multiply+0xb2>
 8007890:	9a01      	ldr	r2, [sp, #4]
 8007892:	f845 c002 	str.w	ip, [r5, r2]
 8007896:	9a03      	ldr	r2, [sp, #12]
 8007898:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800789c:	3304      	adds	r3, #4
 800789e:	f1b9 0f00 	cmp.w	r9, #0
 80078a2:	d020      	beq.n	80078e6 <__multiply+0x142>
 80078a4:	6829      	ldr	r1, [r5, #0]
 80078a6:	f104 0c14 	add.w	ip, r4, #20
 80078aa:	46ae      	mov	lr, r5
 80078ac:	f04f 0a00 	mov.w	sl, #0
 80078b0:	f8bc b000 	ldrh.w	fp, [ip]
 80078b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80078b8:	fb09 220b 	mla	r2, r9, fp, r2
 80078bc:	4492      	add	sl, r2
 80078be:	b289      	uxth	r1, r1
 80078c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80078c4:	f84e 1b04 	str.w	r1, [lr], #4
 80078c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078cc:	f8be 1000 	ldrh.w	r1, [lr]
 80078d0:	0c12      	lsrs	r2, r2, #16
 80078d2:	fb09 1102 	mla	r1, r9, r2, r1
 80078d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80078da:	4567      	cmp	r7, ip
 80078dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80078e0:	d8e6      	bhi.n	80078b0 <__multiply+0x10c>
 80078e2:	9a01      	ldr	r2, [sp, #4]
 80078e4:	50a9      	str	r1, [r5, r2]
 80078e6:	3504      	adds	r5, #4
 80078e8:	e79a      	b.n	8007820 <__multiply+0x7c>
 80078ea:	3e01      	subs	r6, #1
 80078ec:	e79c      	b.n	8007828 <__multiply+0x84>
 80078ee:	bf00      	nop
 80078f0:	08008eb7 	.word	0x08008eb7
 80078f4:	08008ec8 	.word	0x08008ec8

080078f8 <__pow5mult>:
 80078f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078fc:	4615      	mov	r5, r2
 80078fe:	f012 0203 	ands.w	r2, r2, #3
 8007902:	4606      	mov	r6, r0
 8007904:	460f      	mov	r7, r1
 8007906:	d007      	beq.n	8007918 <__pow5mult+0x20>
 8007908:	4c25      	ldr	r4, [pc, #148]	; (80079a0 <__pow5mult+0xa8>)
 800790a:	3a01      	subs	r2, #1
 800790c:	2300      	movs	r3, #0
 800790e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007912:	f7ff fe9b 	bl	800764c <__multadd>
 8007916:	4607      	mov	r7, r0
 8007918:	10ad      	asrs	r5, r5, #2
 800791a:	d03d      	beq.n	8007998 <__pow5mult+0xa0>
 800791c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800791e:	b97c      	cbnz	r4, 8007940 <__pow5mult+0x48>
 8007920:	2010      	movs	r0, #16
 8007922:	f7ff fe1b 	bl	800755c <malloc>
 8007926:	4602      	mov	r2, r0
 8007928:	6270      	str	r0, [r6, #36]	; 0x24
 800792a:	b928      	cbnz	r0, 8007938 <__pow5mult+0x40>
 800792c:	4b1d      	ldr	r3, [pc, #116]	; (80079a4 <__pow5mult+0xac>)
 800792e:	481e      	ldr	r0, [pc, #120]	; (80079a8 <__pow5mult+0xb0>)
 8007930:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007934:	f000 fc0e 	bl	8008154 <__assert_func>
 8007938:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800793c:	6004      	str	r4, [r0, #0]
 800793e:	60c4      	str	r4, [r0, #12]
 8007940:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007944:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007948:	b94c      	cbnz	r4, 800795e <__pow5mult+0x66>
 800794a:	f240 2171 	movw	r1, #625	; 0x271
 800794e:	4630      	mov	r0, r6
 8007950:	f7ff ff12 	bl	8007778 <__i2b>
 8007954:	2300      	movs	r3, #0
 8007956:	f8c8 0008 	str.w	r0, [r8, #8]
 800795a:	4604      	mov	r4, r0
 800795c:	6003      	str	r3, [r0, #0]
 800795e:	f04f 0900 	mov.w	r9, #0
 8007962:	07eb      	lsls	r3, r5, #31
 8007964:	d50a      	bpl.n	800797c <__pow5mult+0x84>
 8007966:	4639      	mov	r1, r7
 8007968:	4622      	mov	r2, r4
 800796a:	4630      	mov	r0, r6
 800796c:	f7ff ff1a 	bl	80077a4 <__multiply>
 8007970:	4639      	mov	r1, r7
 8007972:	4680      	mov	r8, r0
 8007974:	4630      	mov	r0, r6
 8007976:	f7ff fe47 	bl	8007608 <_Bfree>
 800797a:	4647      	mov	r7, r8
 800797c:	106d      	asrs	r5, r5, #1
 800797e:	d00b      	beq.n	8007998 <__pow5mult+0xa0>
 8007980:	6820      	ldr	r0, [r4, #0]
 8007982:	b938      	cbnz	r0, 8007994 <__pow5mult+0x9c>
 8007984:	4622      	mov	r2, r4
 8007986:	4621      	mov	r1, r4
 8007988:	4630      	mov	r0, r6
 800798a:	f7ff ff0b 	bl	80077a4 <__multiply>
 800798e:	6020      	str	r0, [r4, #0]
 8007990:	f8c0 9000 	str.w	r9, [r0]
 8007994:	4604      	mov	r4, r0
 8007996:	e7e4      	b.n	8007962 <__pow5mult+0x6a>
 8007998:	4638      	mov	r0, r7
 800799a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800799e:	bf00      	nop
 80079a0:	08009018 	.word	0x08009018
 80079a4:	08008e45 	.word	0x08008e45
 80079a8:	08008ec8 	.word	0x08008ec8

080079ac <__lshift>:
 80079ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b0:	460c      	mov	r4, r1
 80079b2:	6849      	ldr	r1, [r1, #4]
 80079b4:	6923      	ldr	r3, [r4, #16]
 80079b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079ba:	68a3      	ldr	r3, [r4, #8]
 80079bc:	4607      	mov	r7, r0
 80079be:	4691      	mov	r9, r2
 80079c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079c4:	f108 0601 	add.w	r6, r8, #1
 80079c8:	42b3      	cmp	r3, r6
 80079ca:	db0b      	blt.n	80079e4 <__lshift+0x38>
 80079cc:	4638      	mov	r0, r7
 80079ce:	f7ff fddb 	bl	8007588 <_Balloc>
 80079d2:	4605      	mov	r5, r0
 80079d4:	b948      	cbnz	r0, 80079ea <__lshift+0x3e>
 80079d6:	4602      	mov	r2, r0
 80079d8:	4b2a      	ldr	r3, [pc, #168]	; (8007a84 <__lshift+0xd8>)
 80079da:	482b      	ldr	r0, [pc, #172]	; (8007a88 <__lshift+0xdc>)
 80079dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80079e0:	f000 fbb8 	bl	8008154 <__assert_func>
 80079e4:	3101      	adds	r1, #1
 80079e6:	005b      	lsls	r3, r3, #1
 80079e8:	e7ee      	b.n	80079c8 <__lshift+0x1c>
 80079ea:	2300      	movs	r3, #0
 80079ec:	f100 0114 	add.w	r1, r0, #20
 80079f0:	f100 0210 	add.w	r2, r0, #16
 80079f4:	4618      	mov	r0, r3
 80079f6:	4553      	cmp	r3, sl
 80079f8:	db37      	blt.n	8007a6a <__lshift+0xbe>
 80079fa:	6920      	ldr	r0, [r4, #16]
 80079fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a00:	f104 0314 	add.w	r3, r4, #20
 8007a04:	f019 091f 	ands.w	r9, r9, #31
 8007a08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007a10:	d02f      	beq.n	8007a72 <__lshift+0xc6>
 8007a12:	f1c9 0e20 	rsb	lr, r9, #32
 8007a16:	468a      	mov	sl, r1
 8007a18:	f04f 0c00 	mov.w	ip, #0
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	fa02 f209 	lsl.w	r2, r2, r9
 8007a22:	ea42 020c 	orr.w	r2, r2, ip
 8007a26:	f84a 2b04 	str.w	r2, [sl], #4
 8007a2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a2e:	4298      	cmp	r0, r3
 8007a30:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007a34:	d8f2      	bhi.n	8007a1c <__lshift+0x70>
 8007a36:	1b03      	subs	r3, r0, r4
 8007a38:	3b15      	subs	r3, #21
 8007a3a:	f023 0303 	bic.w	r3, r3, #3
 8007a3e:	3304      	adds	r3, #4
 8007a40:	f104 0215 	add.w	r2, r4, #21
 8007a44:	4290      	cmp	r0, r2
 8007a46:	bf38      	it	cc
 8007a48:	2304      	movcc	r3, #4
 8007a4a:	f841 c003 	str.w	ip, [r1, r3]
 8007a4e:	f1bc 0f00 	cmp.w	ip, #0
 8007a52:	d001      	beq.n	8007a58 <__lshift+0xac>
 8007a54:	f108 0602 	add.w	r6, r8, #2
 8007a58:	3e01      	subs	r6, #1
 8007a5a:	4638      	mov	r0, r7
 8007a5c:	612e      	str	r6, [r5, #16]
 8007a5e:	4621      	mov	r1, r4
 8007a60:	f7ff fdd2 	bl	8007608 <_Bfree>
 8007a64:	4628      	mov	r0, r5
 8007a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a6e:	3301      	adds	r3, #1
 8007a70:	e7c1      	b.n	80079f6 <__lshift+0x4a>
 8007a72:	3904      	subs	r1, #4
 8007a74:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a78:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a7c:	4298      	cmp	r0, r3
 8007a7e:	d8f9      	bhi.n	8007a74 <__lshift+0xc8>
 8007a80:	e7ea      	b.n	8007a58 <__lshift+0xac>
 8007a82:	bf00      	nop
 8007a84:	08008eb7 	.word	0x08008eb7
 8007a88:	08008ec8 	.word	0x08008ec8

08007a8c <__mcmp>:
 8007a8c:	b530      	push	{r4, r5, lr}
 8007a8e:	6902      	ldr	r2, [r0, #16]
 8007a90:	690c      	ldr	r4, [r1, #16]
 8007a92:	1b12      	subs	r2, r2, r4
 8007a94:	d10e      	bne.n	8007ab4 <__mcmp+0x28>
 8007a96:	f100 0314 	add.w	r3, r0, #20
 8007a9a:	3114      	adds	r1, #20
 8007a9c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007aa0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007aa4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007aa8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007aac:	42a5      	cmp	r5, r4
 8007aae:	d003      	beq.n	8007ab8 <__mcmp+0x2c>
 8007ab0:	d305      	bcc.n	8007abe <__mcmp+0x32>
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	4610      	mov	r0, r2
 8007ab6:	bd30      	pop	{r4, r5, pc}
 8007ab8:	4283      	cmp	r3, r0
 8007aba:	d3f3      	bcc.n	8007aa4 <__mcmp+0x18>
 8007abc:	e7fa      	b.n	8007ab4 <__mcmp+0x28>
 8007abe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac2:	e7f7      	b.n	8007ab4 <__mcmp+0x28>

08007ac4 <__mdiff>:
 8007ac4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	460c      	mov	r4, r1
 8007aca:	4606      	mov	r6, r0
 8007acc:	4611      	mov	r1, r2
 8007ace:	4620      	mov	r0, r4
 8007ad0:	4690      	mov	r8, r2
 8007ad2:	f7ff ffdb 	bl	8007a8c <__mcmp>
 8007ad6:	1e05      	subs	r5, r0, #0
 8007ad8:	d110      	bne.n	8007afc <__mdiff+0x38>
 8007ada:	4629      	mov	r1, r5
 8007adc:	4630      	mov	r0, r6
 8007ade:	f7ff fd53 	bl	8007588 <_Balloc>
 8007ae2:	b930      	cbnz	r0, 8007af2 <__mdiff+0x2e>
 8007ae4:	4b3a      	ldr	r3, [pc, #232]	; (8007bd0 <__mdiff+0x10c>)
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	f240 2132 	movw	r1, #562	; 0x232
 8007aec:	4839      	ldr	r0, [pc, #228]	; (8007bd4 <__mdiff+0x110>)
 8007aee:	f000 fb31 	bl	8008154 <__assert_func>
 8007af2:	2301      	movs	r3, #1
 8007af4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007af8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afc:	bfa4      	itt	ge
 8007afe:	4643      	movge	r3, r8
 8007b00:	46a0      	movge	r8, r4
 8007b02:	4630      	mov	r0, r6
 8007b04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b08:	bfa6      	itte	ge
 8007b0a:	461c      	movge	r4, r3
 8007b0c:	2500      	movge	r5, #0
 8007b0e:	2501      	movlt	r5, #1
 8007b10:	f7ff fd3a 	bl	8007588 <_Balloc>
 8007b14:	b920      	cbnz	r0, 8007b20 <__mdiff+0x5c>
 8007b16:	4b2e      	ldr	r3, [pc, #184]	; (8007bd0 <__mdiff+0x10c>)
 8007b18:	4602      	mov	r2, r0
 8007b1a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007b1e:	e7e5      	b.n	8007aec <__mdiff+0x28>
 8007b20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007b24:	6926      	ldr	r6, [r4, #16]
 8007b26:	60c5      	str	r5, [r0, #12]
 8007b28:	f104 0914 	add.w	r9, r4, #20
 8007b2c:	f108 0514 	add.w	r5, r8, #20
 8007b30:	f100 0e14 	add.w	lr, r0, #20
 8007b34:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007b38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b3c:	f108 0210 	add.w	r2, r8, #16
 8007b40:	46f2      	mov	sl, lr
 8007b42:	2100      	movs	r1, #0
 8007b44:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007b4c:	fa1f f883 	uxth.w	r8, r3
 8007b50:	fa11 f18b 	uxtah	r1, r1, fp
 8007b54:	0c1b      	lsrs	r3, r3, #16
 8007b56:	eba1 0808 	sub.w	r8, r1, r8
 8007b5a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007b5e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007b62:	fa1f f888 	uxth.w	r8, r8
 8007b66:	1419      	asrs	r1, r3, #16
 8007b68:	454e      	cmp	r6, r9
 8007b6a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007b6e:	f84a 3b04 	str.w	r3, [sl], #4
 8007b72:	d8e7      	bhi.n	8007b44 <__mdiff+0x80>
 8007b74:	1b33      	subs	r3, r6, r4
 8007b76:	3b15      	subs	r3, #21
 8007b78:	f023 0303 	bic.w	r3, r3, #3
 8007b7c:	3304      	adds	r3, #4
 8007b7e:	3415      	adds	r4, #21
 8007b80:	42a6      	cmp	r6, r4
 8007b82:	bf38      	it	cc
 8007b84:	2304      	movcc	r3, #4
 8007b86:	441d      	add	r5, r3
 8007b88:	4473      	add	r3, lr
 8007b8a:	469e      	mov	lr, r3
 8007b8c:	462e      	mov	r6, r5
 8007b8e:	4566      	cmp	r6, ip
 8007b90:	d30e      	bcc.n	8007bb0 <__mdiff+0xec>
 8007b92:	f10c 0203 	add.w	r2, ip, #3
 8007b96:	1b52      	subs	r2, r2, r5
 8007b98:	f022 0203 	bic.w	r2, r2, #3
 8007b9c:	3d03      	subs	r5, #3
 8007b9e:	45ac      	cmp	ip, r5
 8007ba0:	bf38      	it	cc
 8007ba2:	2200      	movcc	r2, #0
 8007ba4:	441a      	add	r2, r3
 8007ba6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007baa:	b17b      	cbz	r3, 8007bcc <__mdiff+0x108>
 8007bac:	6107      	str	r7, [r0, #16]
 8007bae:	e7a3      	b.n	8007af8 <__mdiff+0x34>
 8007bb0:	f856 8b04 	ldr.w	r8, [r6], #4
 8007bb4:	fa11 f288 	uxtah	r2, r1, r8
 8007bb8:	1414      	asrs	r4, r2, #16
 8007bba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007bbe:	b292      	uxth	r2, r2
 8007bc0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007bc4:	f84e 2b04 	str.w	r2, [lr], #4
 8007bc8:	1421      	asrs	r1, r4, #16
 8007bca:	e7e0      	b.n	8007b8e <__mdiff+0xca>
 8007bcc:	3f01      	subs	r7, #1
 8007bce:	e7ea      	b.n	8007ba6 <__mdiff+0xe2>
 8007bd0:	08008eb7 	.word	0x08008eb7
 8007bd4:	08008ec8 	.word	0x08008ec8

08007bd8 <__d2b>:
 8007bd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bdc:	4689      	mov	r9, r1
 8007bde:	2101      	movs	r1, #1
 8007be0:	ec57 6b10 	vmov	r6, r7, d0
 8007be4:	4690      	mov	r8, r2
 8007be6:	f7ff fccf 	bl	8007588 <_Balloc>
 8007bea:	4604      	mov	r4, r0
 8007bec:	b930      	cbnz	r0, 8007bfc <__d2b+0x24>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	4b25      	ldr	r3, [pc, #148]	; (8007c88 <__d2b+0xb0>)
 8007bf2:	4826      	ldr	r0, [pc, #152]	; (8007c8c <__d2b+0xb4>)
 8007bf4:	f240 310a 	movw	r1, #778	; 0x30a
 8007bf8:	f000 faac 	bl	8008154 <__assert_func>
 8007bfc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007c00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c04:	bb35      	cbnz	r5, 8007c54 <__d2b+0x7c>
 8007c06:	2e00      	cmp	r6, #0
 8007c08:	9301      	str	r3, [sp, #4]
 8007c0a:	d028      	beq.n	8007c5e <__d2b+0x86>
 8007c0c:	4668      	mov	r0, sp
 8007c0e:	9600      	str	r6, [sp, #0]
 8007c10:	f7ff fd82 	bl	8007718 <__lo0bits>
 8007c14:	9900      	ldr	r1, [sp, #0]
 8007c16:	b300      	cbz	r0, 8007c5a <__d2b+0x82>
 8007c18:	9a01      	ldr	r2, [sp, #4]
 8007c1a:	f1c0 0320 	rsb	r3, r0, #32
 8007c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c22:	430b      	orrs	r3, r1
 8007c24:	40c2      	lsrs	r2, r0
 8007c26:	6163      	str	r3, [r4, #20]
 8007c28:	9201      	str	r2, [sp, #4]
 8007c2a:	9b01      	ldr	r3, [sp, #4]
 8007c2c:	61a3      	str	r3, [r4, #24]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	bf14      	ite	ne
 8007c32:	2202      	movne	r2, #2
 8007c34:	2201      	moveq	r2, #1
 8007c36:	6122      	str	r2, [r4, #16]
 8007c38:	b1d5      	cbz	r5, 8007c70 <__d2b+0x98>
 8007c3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007c3e:	4405      	add	r5, r0
 8007c40:	f8c9 5000 	str.w	r5, [r9]
 8007c44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c48:	f8c8 0000 	str.w	r0, [r8]
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	b003      	add	sp, #12
 8007c50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c58:	e7d5      	b.n	8007c06 <__d2b+0x2e>
 8007c5a:	6161      	str	r1, [r4, #20]
 8007c5c:	e7e5      	b.n	8007c2a <__d2b+0x52>
 8007c5e:	a801      	add	r0, sp, #4
 8007c60:	f7ff fd5a 	bl	8007718 <__lo0bits>
 8007c64:	9b01      	ldr	r3, [sp, #4]
 8007c66:	6163      	str	r3, [r4, #20]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	6122      	str	r2, [r4, #16]
 8007c6c:	3020      	adds	r0, #32
 8007c6e:	e7e3      	b.n	8007c38 <__d2b+0x60>
 8007c70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c78:	f8c9 0000 	str.w	r0, [r9]
 8007c7c:	6918      	ldr	r0, [r3, #16]
 8007c7e:	f7ff fd2b 	bl	80076d8 <__hi0bits>
 8007c82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c86:	e7df      	b.n	8007c48 <__d2b+0x70>
 8007c88:	08008eb7 	.word	0x08008eb7
 8007c8c:	08008ec8 	.word	0x08008ec8

08007c90 <_calloc_r>:
 8007c90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c92:	fba1 2402 	umull	r2, r4, r1, r2
 8007c96:	b94c      	cbnz	r4, 8007cac <_calloc_r+0x1c>
 8007c98:	4611      	mov	r1, r2
 8007c9a:	9201      	str	r2, [sp, #4]
 8007c9c:	f000 f87a 	bl	8007d94 <_malloc_r>
 8007ca0:	9a01      	ldr	r2, [sp, #4]
 8007ca2:	4605      	mov	r5, r0
 8007ca4:	b930      	cbnz	r0, 8007cb4 <_calloc_r+0x24>
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	b003      	add	sp, #12
 8007caa:	bd30      	pop	{r4, r5, pc}
 8007cac:	220c      	movs	r2, #12
 8007cae:	6002      	str	r2, [r0, #0]
 8007cb0:	2500      	movs	r5, #0
 8007cb2:	e7f8      	b.n	8007ca6 <_calloc_r+0x16>
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	f7fe f92d 	bl	8005f14 <memset>
 8007cba:	e7f4      	b.n	8007ca6 <_calloc_r+0x16>

08007cbc <_free_r>:
 8007cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cbe:	2900      	cmp	r1, #0
 8007cc0:	d044      	beq.n	8007d4c <_free_r+0x90>
 8007cc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cc6:	9001      	str	r0, [sp, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f1a1 0404 	sub.w	r4, r1, #4
 8007cce:	bfb8      	it	lt
 8007cd0:	18e4      	addlt	r4, r4, r3
 8007cd2:	f000 fa9b 	bl	800820c <__malloc_lock>
 8007cd6:	4a1e      	ldr	r2, [pc, #120]	; (8007d50 <_free_r+0x94>)
 8007cd8:	9801      	ldr	r0, [sp, #4]
 8007cda:	6813      	ldr	r3, [r2, #0]
 8007cdc:	b933      	cbnz	r3, 8007cec <_free_r+0x30>
 8007cde:	6063      	str	r3, [r4, #4]
 8007ce0:	6014      	str	r4, [r2, #0]
 8007ce2:	b003      	add	sp, #12
 8007ce4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ce8:	f000 ba96 	b.w	8008218 <__malloc_unlock>
 8007cec:	42a3      	cmp	r3, r4
 8007cee:	d908      	bls.n	8007d02 <_free_r+0x46>
 8007cf0:	6825      	ldr	r5, [r4, #0]
 8007cf2:	1961      	adds	r1, r4, r5
 8007cf4:	428b      	cmp	r3, r1
 8007cf6:	bf01      	itttt	eq
 8007cf8:	6819      	ldreq	r1, [r3, #0]
 8007cfa:	685b      	ldreq	r3, [r3, #4]
 8007cfc:	1949      	addeq	r1, r1, r5
 8007cfe:	6021      	streq	r1, [r4, #0]
 8007d00:	e7ed      	b.n	8007cde <_free_r+0x22>
 8007d02:	461a      	mov	r2, r3
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	b10b      	cbz	r3, 8007d0c <_free_r+0x50>
 8007d08:	42a3      	cmp	r3, r4
 8007d0a:	d9fa      	bls.n	8007d02 <_free_r+0x46>
 8007d0c:	6811      	ldr	r1, [r2, #0]
 8007d0e:	1855      	adds	r5, r2, r1
 8007d10:	42a5      	cmp	r5, r4
 8007d12:	d10b      	bne.n	8007d2c <_free_r+0x70>
 8007d14:	6824      	ldr	r4, [r4, #0]
 8007d16:	4421      	add	r1, r4
 8007d18:	1854      	adds	r4, r2, r1
 8007d1a:	42a3      	cmp	r3, r4
 8007d1c:	6011      	str	r1, [r2, #0]
 8007d1e:	d1e0      	bne.n	8007ce2 <_free_r+0x26>
 8007d20:	681c      	ldr	r4, [r3, #0]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	6053      	str	r3, [r2, #4]
 8007d26:	4421      	add	r1, r4
 8007d28:	6011      	str	r1, [r2, #0]
 8007d2a:	e7da      	b.n	8007ce2 <_free_r+0x26>
 8007d2c:	d902      	bls.n	8007d34 <_free_r+0x78>
 8007d2e:	230c      	movs	r3, #12
 8007d30:	6003      	str	r3, [r0, #0]
 8007d32:	e7d6      	b.n	8007ce2 <_free_r+0x26>
 8007d34:	6825      	ldr	r5, [r4, #0]
 8007d36:	1961      	adds	r1, r4, r5
 8007d38:	428b      	cmp	r3, r1
 8007d3a:	bf04      	itt	eq
 8007d3c:	6819      	ldreq	r1, [r3, #0]
 8007d3e:	685b      	ldreq	r3, [r3, #4]
 8007d40:	6063      	str	r3, [r4, #4]
 8007d42:	bf04      	itt	eq
 8007d44:	1949      	addeq	r1, r1, r5
 8007d46:	6021      	streq	r1, [r4, #0]
 8007d48:	6054      	str	r4, [r2, #4]
 8007d4a:	e7ca      	b.n	8007ce2 <_free_r+0x26>
 8007d4c:	b003      	add	sp, #12
 8007d4e:	bd30      	pop	{r4, r5, pc}
 8007d50:	2000062c 	.word	0x2000062c

08007d54 <sbrk_aligned>:
 8007d54:	b570      	push	{r4, r5, r6, lr}
 8007d56:	4e0e      	ldr	r6, [pc, #56]	; (8007d90 <sbrk_aligned+0x3c>)
 8007d58:	460c      	mov	r4, r1
 8007d5a:	6831      	ldr	r1, [r6, #0]
 8007d5c:	4605      	mov	r5, r0
 8007d5e:	b911      	cbnz	r1, 8007d66 <sbrk_aligned+0x12>
 8007d60:	f000 f9e8 	bl	8008134 <_sbrk_r>
 8007d64:	6030      	str	r0, [r6, #0]
 8007d66:	4621      	mov	r1, r4
 8007d68:	4628      	mov	r0, r5
 8007d6a:	f000 f9e3 	bl	8008134 <_sbrk_r>
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	d00a      	beq.n	8007d88 <sbrk_aligned+0x34>
 8007d72:	1cc4      	adds	r4, r0, #3
 8007d74:	f024 0403 	bic.w	r4, r4, #3
 8007d78:	42a0      	cmp	r0, r4
 8007d7a:	d007      	beq.n	8007d8c <sbrk_aligned+0x38>
 8007d7c:	1a21      	subs	r1, r4, r0
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f000 f9d8 	bl	8008134 <_sbrk_r>
 8007d84:	3001      	adds	r0, #1
 8007d86:	d101      	bne.n	8007d8c <sbrk_aligned+0x38>
 8007d88:	f04f 34ff 	mov.w	r4, #4294967295
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	bd70      	pop	{r4, r5, r6, pc}
 8007d90:	20000630 	.word	0x20000630

08007d94 <_malloc_r>:
 8007d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d98:	1ccd      	adds	r5, r1, #3
 8007d9a:	f025 0503 	bic.w	r5, r5, #3
 8007d9e:	3508      	adds	r5, #8
 8007da0:	2d0c      	cmp	r5, #12
 8007da2:	bf38      	it	cc
 8007da4:	250c      	movcc	r5, #12
 8007da6:	2d00      	cmp	r5, #0
 8007da8:	4607      	mov	r7, r0
 8007daa:	db01      	blt.n	8007db0 <_malloc_r+0x1c>
 8007dac:	42a9      	cmp	r1, r5
 8007dae:	d905      	bls.n	8007dbc <_malloc_r+0x28>
 8007db0:	230c      	movs	r3, #12
 8007db2:	603b      	str	r3, [r7, #0]
 8007db4:	2600      	movs	r6, #0
 8007db6:	4630      	mov	r0, r6
 8007db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbc:	4e2e      	ldr	r6, [pc, #184]	; (8007e78 <_malloc_r+0xe4>)
 8007dbe:	f000 fa25 	bl	800820c <__malloc_lock>
 8007dc2:	6833      	ldr	r3, [r6, #0]
 8007dc4:	461c      	mov	r4, r3
 8007dc6:	bb34      	cbnz	r4, 8007e16 <_malloc_r+0x82>
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4638      	mov	r0, r7
 8007dcc:	f7ff ffc2 	bl	8007d54 <sbrk_aligned>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	4604      	mov	r4, r0
 8007dd4:	d14d      	bne.n	8007e72 <_malloc_r+0xde>
 8007dd6:	6834      	ldr	r4, [r6, #0]
 8007dd8:	4626      	mov	r6, r4
 8007dda:	2e00      	cmp	r6, #0
 8007ddc:	d140      	bne.n	8007e60 <_malloc_r+0xcc>
 8007dde:	6823      	ldr	r3, [r4, #0]
 8007de0:	4631      	mov	r1, r6
 8007de2:	4638      	mov	r0, r7
 8007de4:	eb04 0803 	add.w	r8, r4, r3
 8007de8:	f000 f9a4 	bl	8008134 <_sbrk_r>
 8007dec:	4580      	cmp	r8, r0
 8007dee:	d13a      	bne.n	8007e66 <_malloc_r+0xd2>
 8007df0:	6821      	ldr	r1, [r4, #0]
 8007df2:	3503      	adds	r5, #3
 8007df4:	1a6d      	subs	r5, r5, r1
 8007df6:	f025 0503 	bic.w	r5, r5, #3
 8007dfa:	3508      	adds	r5, #8
 8007dfc:	2d0c      	cmp	r5, #12
 8007dfe:	bf38      	it	cc
 8007e00:	250c      	movcc	r5, #12
 8007e02:	4629      	mov	r1, r5
 8007e04:	4638      	mov	r0, r7
 8007e06:	f7ff ffa5 	bl	8007d54 <sbrk_aligned>
 8007e0a:	3001      	adds	r0, #1
 8007e0c:	d02b      	beq.n	8007e66 <_malloc_r+0xd2>
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	442b      	add	r3, r5
 8007e12:	6023      	str	r3, [r4, #0]
 8007e14:	e00e      	b.n	8007e34 <_malloc_r+0xa0>
 8007e16:	6822      	ldr	r2, [r4, #0]
 8007e18:	1b52      	subs	r2, r2, r5
 8007e1a:	d41e      	bmi.n	8007e5a <_malloc_r+0xc6>
 8007e1c:	2a0b      	cmp	r2, #11
 8007e1e:	d916      	bls.n	8007e4e <_malloc_r+0xba>
 8007e20:	1961      	adds	r1, r4, r5
 8007e22:	42a3      	cmp	r3, r4
 8007e24:	6025      	str	r5, [r4, #0]
 8007e26:	bf18      	it	ne
 8007e28:	6059      	strne	r1, [r3, #4]
 8007e2a:	6863      	ldr	r3, [r4, #4]
 8007e2c:	bf08      	it	eq
 8007e2e:	6031      	streq	r1, [r6, #0]
 8007e30:	5162      	str	r2, [r4, r5]
 8007e32:	604b      	str	r3, [r1, #4]
 8007e34:	4638      	mov	r0, r7
 8007e36:	f104 060b 	add.w	r6, r4, #11
 8007e3a:	f000 f9ed 	bl	8008218 <__malloc_unlock>
 8007e3e:	f026 0607 	bic.w	r6, r6, #7
 8007e42:	1d23      	adds	r3, r4, #4
 8007e44:	1af2      	subs	r2, r6, r3
 8007e46:	d0b6      	beq.n	8007db6 <_malloc_r+0x22>
 8007e48:	1b9b      	subs	r3, r3, r6
 8007e4a:	50a3      	str	r3, [r4, r2]
 8007e4c:	e7b3      	b.n	8007db6 <_malloc_r+0x22>
 8007e4e:	6862      	ldr	r2, [r4, #4]
 8007e50:	42a3      	cmp	r3, r4
 8007e52:	bf0c      	ite	eq
 8007e54:	6032      	streq	r2, [r6, #0]
 8007e56:	605a      	strne	r2, [r3, #4]
 8007e58:	e7ec      	b.n	8007e34 <_malloc_r+0xa0>
 8007e5a:	4623      	mov	r3, r4
 8007e5c:	6864      	ldr	r4, [r4, #4]
 8007e5e:	e7b2      	b.n	8007dc6 <_malloc_r+0x32>
 8007e60:	4634      	mov	r4, r6
 8007e62:	6876      	ldr	r6, [r6, #4]
 8007e64:	e7b9      	b.n	8007dda <_malloc_r+0x46>
 8007e66:	230c      	movs	r3, #12
 8007e68:	603b      	str	r3, [r7, #0]
 8007e6a:	4638      	mov	r0, r7
 8007e6c:	f000 f9d4 	bl	8008218 <__malloc_unlock>
 8007e70:	e7a1      	b.n	8007db6 <_malloc_r+0x22>
 8007e72:	6025      	str	r5, [r4, #0]
 8007e74:	e7de      	b.n	8007e34 <_malloc_r+0xa0>
 8007e76:	bf00      	nop
 8007e78:	2000062c 	.word	0x2000062c

08007e7c <__ssputs_r>:
 8007e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e80:	688e      	ldr	r6, [r1, #8]
 8007e82:	429e      	cmp	r6, r3
 8007e84:	4682      	mov	sl, r0
 8007e86:	460c      	mov	r4, r1
 8007e88:	4690      	mov	r8, r2
 8007e8a:	461f      	mov	r7, r3
 8007e8c:	d838      	bhi.n	8007f00 <__ssputs_r+0x84>
 8007e8e:	898a      	ldrh	r2, [r1, #12]
 8007e90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e94:	d032      	beq.n	8007efc <__ssputs_r+0x80>
 8007e96:	6825      	ldr	r5, [r4, #0]
 8007e98:	6909      	ldr	r1, [r1, #16]
 8007e9a:	eba5 0901 	sub.w	r9, r5, r1
 8007e9e:	6965      	ldr	r5, [r4, #20]
 8007ea0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ea4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	444b      	add	r3, r9
 8007eac:	106d      	asrs	r5, r5, #1
 8007eae:	429d      	cmp	r5, r3
 8007eb0:	bf38      	it	cc
 8007eb2:	461d      	movcc	r5, r3
 8007eb4:	0553      	lsls	r3, r2, #21
 8007eb6:	d531      	bpl.n	8007f1c <__ssputs_r+0xa0>
 8007eb8:	4629      	mov	r1, r5
 8007eba:	f7ff ff6b 	bl	8007d94 <_malloc_r>
 8007ebe:	4606      	mov	r6, r0
 8007ec0:	b950      	cbnz	r0, 8007ed8 <__ssputs_r+0x5c>
 8007ec2:	230c      	movs	r3, #12
 8007ec4:	f8ca 3000 	str.w	r3, [sl]
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ece:	81a3      	strh	r3, [r4, #12]
 8007ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed8:	6921      	ldr	r1, [r4, #16]
 8007eda:	464a      	mov	r2, r9
 8007edc:	f7ff fb46 	bl	800756c <memcpy>
 8007ee0:	89a3      	ldrh	r3, [r4, #12]
 8007ee2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007ee6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eea:	81a3      	strh	r3, [r4, #12]
 8007eec:	6126      	str	r6, [r4, #16]
 8007eee:	6165      	str	r5, [r4, #20]
 8007ef0:	444e      	add	r6, r9
 8007ef2:	eba5 0509 	sub.w	r5, r5, r9
 8007ef6:	6026      	str	r6, [r4, #0]
 8007ef8:	60a5      	str	r5, [r4, #8]
 8007efa:	463e      	mov	r6, r7
 8007efc:	42be      	cmp	r6, r7
 8007efe:	d900      	bls.n	8007f02 <__ssputs_r+0x86>
 8007f00:	463e      	mov	r6, r7
 8007f02:	6820      	ldr	r0, [r4, #0]
 8007f04:	4632      	mov	r2, r6
 8007f06:	4641      	mov	r1, r8
 8007f08:	f000 f966 	bl	80081d8 <memmove>
 8007f0c:	68a3      	ldr	r3, [r4, #8]
 8007f0e:	1b9b      	subs	r3, r3, r6
 8007f10:	60a3      	str	r3, [r4, #8]
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	4433      	add	r3, r6
 8007f16:	6023      	str	r3, [r4, #0]
 8007f18:	2000      	movs	r0, #0
 8007f1a:	e7db      	b.n	8007ed4 <__ssputs_r+0x58>
 8007f1c:	462a      	mov	r2, r5
 8007f1e:	f000 f981 	bl	8008224 <_realloc_r>
 8007f22:	4606      	mov	r6, r0
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d1e1      	bne.n	8007eec <__ssputs_r+0x70>
 8007f28:	6921      	ldr	r1, [r4, #16]
 8007f2a:	4650      	mov	r0, sl
 8007f2c:	f7ff fec6 	bl	8007cbc <_free_r>
 8007f30:	e7c7      	b.n	8007ec2 <__ssputs_r+0x46>
	...

08007f34 <_svfiprintf_r>:
 8007f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f38:	4698      	mov	r8, r3
 8007f3a:	898b      	ldrh	r3, [r1, #12]
 8007f3c:	061b      	lsls	r3, r3, #24
 8007f3e:	b09d      	sub	sp, #116	; 0x74
 8007f40:	4607      	mov	r7, r0
 8007f42:	460d      	mov	r5, r1
 8007f44:	4614      	mov	r4, r2
 8007f46:	d50e      	bpl.n	8007f66 <_svfiprintf_r+0x32>
 8007f48:	690b      	ldr	r3, [r1, #16]
 8007f4a:	b963      	cbnz	r3, 8007f66 <_svfiprintf_r+0x32>
 8007f4c:	2140      	movs	r1, #64	; 0x40
 8007f4e:	f7ff ff21 	bl	8007d94 <_malloc_r>
 8007f52:	6028      	str	r0, [r5, #0]
 8007f54:	6128      	str	r0, [r5, #16]
 8007f56:	b920      	cbnz	r0, 8007f62 <_svfiprintf_r+0x2e>
 8007f58:	230c      	movs	r3, #12
 8007f5a:	603b      	str	r3, [r7, #0]
 8007f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f60:	e0d1      	b.n	8008106 <_svfiprintf_r+0x1d2>
 8007f62:	2340      	movs	r3, #64	; 0x40
 8007f64:	616b      	str	r3, [r5, #20]
 8007f66:	2300      	movs	r3, #0
 8007f68:	9309      	str	r3, [sp, #36]	; 0x24
 8007f6a:	2320      	movs	r3, #32
 8007f6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f70:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f74:	2330      	movs	r3, #48	; 0x30
 8007f76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008120 <_svfiprintf_r+0x1ec>
 8007f7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f7e:	f04f 0901 	mov.w	r9, #1
 8007f82:	4623      	mov	r3, r4
 8007f84:	469a      	mov	sl, r3
 8007f86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f8a:	b10a      	cbz	r2, 8007f90 <_svfiprintf_r+0x5c>
 8007f8c:	2a25      	cmp	r2, #37	; 0x25
 8007f8e:	d1f9      	bne.n	8007f84 <_svfiprintf_r+0x50>
 8007f90:	ebba 0b04 	subs.w	fp, sl, r4
 8007f94:	d00b      	beq.n	8007fae <_svfiprintf_r+0x7a>
 8007f96:	465b      	mov	r3, fp
 8007f98:	4622      	mov	r2, r4
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	4638      	mov	r0, r7
 8007f9e:	f7ff ff6d 	bl	8007e7c <__ssputs_r>
 8007fa2:	3001      	adds	r0, #1
 8007fa4:	f000 80aa 	beq.w	80080fc <_svfiprintf_r+0x1c8>
 8007fa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007faa:	445a      	add	r2, fp
 8007fac:	9209      	str	r2, [sp, #36]	; 0x24
 8007fae:	f89a 3000 	ldrb.w	r3, [sl]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f000 80a2 	beq.w	80080fc <_svfiprintf_r+0x1c8>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	f04f 32ff 	mov.w	r2, #4294967295
 8007fbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fc2:	f10a 0a01 	add.w	sl, sl, #1
 8007fc6:	9304      	str	r3, [sp, #16]
 8007fc8:	9307      	str	r3, [sp, #28]
 8007fca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fce:	931a      	str	r3, [sp, #104]	; 0x68
 8007fd0:	4654      	mov	r4, sl
 8007fd2:	2205      	movs	r2, #5
 8007fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fd8:	4851      	ldr	r0, [pc, #324]	; (8008120 <_svfiprintf_r+0x1ec>)
 8007fda:	f7f8 f909 	bl	80001f0 <memchr>
 8007fde:	9a04      	ldr	r2, [sp, #16]
 8007fe0:	b9d8      	cbnz	r0, 800801a <_svfiprintf_r+0xe6>
 8007fe2:	06d0      	lsls	r0, r2, #27
 8007fe4:	bf44      	itt	mi
 8007fe6:	2320      	movmi	r3, #32
 8007fe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fec:	0711      	lsls	r1, r2, #28
 8007fee:	bf44      	itt	mi
 8007ff0:	232b      	movmi	r3, #43	; 0x2b
 8007ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8007ffa:	2b2a      	cmp	r3, #42	; 0x2a
 8007ffc:	d015      	beq.n	800802a <_svfiprintf_r+0xf6>
 8007ffe:	9a07      	ldr	r2, [sp, #28]
 8008000:	4654      	mov	r4, sl
 8008002:	2000      	movs	r0, #0
 8008004:	f04f 0c0a 	mov.w	ip, #10
 8008008:	4621      	mov	r1, r4
 800800a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800800e:	3b30      	subs	r3, #48	; 0x30
 8008010:	2b09      	cmp	r3, #9
 8008012:	d94e      	bls.n	80080b2 <_svfiprintf_r+0x17e>
 8008014:	b1b0      	cbz	r0, 8008044 <_svfiprintf_r+0x110>
 8008016:	9207      	str	r2, [sp, #28]
 8008018:	e014      	b.n	8008044 <_svfiprintf_r+0x110>
 800801a:	eba0 0308 	sub.w	r3, r0, r8
 800801e:	fa09 f303 	lsl.w	r3, r9, r3
 8008022:	4313      	orrs	r3, r2
 8008024:	9304      	str	r3, [sp, #16]
 8008026:	46a2      	mov	sl, r4
 8008028:	e7d2      	b.n	8007fd0 <_svfiprintf_r+0x9c>
 800802a:	9b03      	ldr	r3, [sp, #12]
 800802c:	1d19      	adds	r1, r3, #4
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	9103      	str	r1, [sp, #12]
 8008032:	2b00      	cmp	r3, #0
 8008034:	bfbb      	ittet	lt
 8008036:	425b      	neglt	r3, r3
 8008038:	f042 0202 	orrlt.w	r2, r2, #2
 800803c:	9307      	strge	r3, [sp, #28]
 800803e:	9307      	strlt	r3, [sp, #28]
 8008040:	bfb8      	it	lt
 8008042:	9204      	strlt	r2, [sp, #16]
 8008044:	7823      	ldrb	r3, [r4, #0]
 8008046:	2b2e      	cmp	r3, #46	; 0x2e
 8008048:	d10c      	bne.n	8008064 <_svfiprintf_r+0x130>
 800804a:	7863      	ldrb	r3, [r4, #1]
 800804c:	2b2a      	cmp	r3, #42	; 0x2a
 800804e:	d135      	bne.n	80080bc <_svfiprintf_r+0x188>
 8008050:	9b03      	ldr	r3, [sp, #12]
 8008052:	1d1a      	adds	r2, r3, #4
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	9203      	str	r2, [sp, #12]
 8008058:	2b00      	cmp	r3, #0
 800805a:	bfb8      	it	lt
 800805c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008060:	3402      	adds	r4, #2
 8008062:	9305      	str	r3, [sp, #20]
 8008064:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008130 <_svfiprintf_r+0x1fc>
 8008068:	7821      	ldrb	r1, [r4, #0]
 800806a:	2203      	movs	r2, #3
 800806c:	4650      	mov	r0, sl
 800806e:	f7f8 f8bf 	bl	80001f0 <memchr>
 8008072:	b140      	cbz	r0, 8008086 <_svfiprintf_r+0x152>
 8008074:	2340      	movs	r3, #64	; 0x40
 8008076:	eba0 000a 	sub.w	r0, r0, sl
 800807a:	fa03 f000 	lsl.w	r0, r3, r0
 800807e:	9b04      	ldr	r3, [sp, #16]
 8008080:	4303      	orrs	r3, r0
 8008082:	3401      	adds	r4, #1
 8008084:	9304      	str	r3, [sp, #16]
 8008086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800808a:	4826      	ldr	r0, [pc, #152]	; (8008124 <_svfiprintf_r+0x1f0>)
 800808c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008090:	2206      	movs	r2, #6
 8008092:	f7f8 f8ad 	bl	80001f0 <memchr>
 8008096:	2800      	cmp	r0, #0
 8008098:	d038      	beq.n	800810c <_svfiprintf_r+0x1d8>
 800809a:	4b23      	ldr	r3, [pc, #140]	; (8008128 <_svfiprintf_r+0x1f4>)
 800809c:	bb1b      	cbnz	r3, 80080e6 <_svfiprintf_r+0x1b2>
 800809e:	9b03      	ldr	r3, [sp, #12]
 80080a0:	3307      	adds	r3, #7
 80080a2:	f023 0307 	bic.w	r3, r3, #7
 80080a6:	3308      	adds	r3, #8
 80080a8:	9303      	str	r3, [sp, #12]
 80080aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080ac:	4433      	add	r3, r6
 80080ae:	9309      	str	r3, [sp, #36]	; 0x24
 80080b0:	e767      	b.n	8007f82 <_svfiprintf_r+0x4e>
 80080b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80080b6:	460c      	mov	r4, r1
 80080b8:	2001      	movs	r0, #1
 80080ba:	e7a5      	b.n	8008008 <_svfiprintf_r+0xd4>
 80080bc:	2300      	movs	r3, #0
 80080be:	3401      	adds	r4, #1
 80080c0:	9305      	str	r3, [sp, #20]
 80080c2:	4619      	mov	r1, r3
 80080c4:	f04f 0c0a 	mov.w	ip, #10
 80080c8:	4620      	mov	r0, r4
 80080ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080ce:	3a30      	subs	r2, #48	; 0x30
 80080d0:	2a09      	cmp	r2, #9
 80080d2:	d903      	bls.n	80080dc <_svfiprintf_r+0x1a8>
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d0c5      	beq.n	8008064 <_svfiprintf_r+0x130>
 80080d8:	9105      	str	r1, [sp, #20]
 80080da:	e7c3      	b.n	8008064 <_svfiprintf_r+0x130>
 80080dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80080e0:	4604      	mov	r4, r0
 80080e2:	2301      	movs	r3, #1
 80080e4:	e7f0      	b.n	80080c8 <_svfiprintf_r+0x194>
 80080e6:	ab03      	add	r3, sp, #12
 80080e8:	9300      	str	r3, [sp, #0]
 80080ea:	462a      	mov	r2, r5
 80080ec:	4b0f      	ldr	r3, [pc, #60]	; (800812c <_svfiprintf_r+0x1f8>)
 80080ee:	a904      	add	r1, sp, #16
 80080f0:	4638      	mov	r0, r7
 80080f2:	f7fd ffb7 	bl	8006064 <_printf_float>
 80080f6:	1c42      	adds	r2, r0, #1
 80080f8:	4606      	mov	r6, r0
 80080fa:	d1d6      	bne.n	80080aa <_svfiprintf_r+0x176>
 80080fc:	89ab      	ldrh	r3, [r5, #12]
 80080fe:	065b      	lsls	r3, r3, #25
 8008100:	f53f af2c 	bmi.w	8007f5c <_svfiprintf_r+0x28>
 8008104:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008106:	b01d      	add	sp, #116	; 0x74
 8008108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800810c:	ab03      	add	r3, sp, #12
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	462a      	mov	r2, r5
 8008112:	4b06      	ldr	r3, [pc, #24]	; (800812c <_svfiprintf_r+0x1f8>)
 8008114:	a904      	add	r1, sp, #16
 8008116:	4638      	mov	r0, r7
 8008118:	f7fe fa48 	bl	80065ac <_printf_i>
 800811c:	e7eb      	b.n	80080f6 <_svfiprintf_r+0x1c2>
 800811e:	bf00      	nop
 8008120:	08009024 	.word	0x08009024
 8008124:	0800902e 	.word	0x0800902e
 8008128:	08006065 	.word	0x08006065
 800812c:	08007e7d 	.word	0x08007e7d
 8008130:	0800902a 	.word	0x0800902a

08008134 <_sbrk_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4d06      	ldr	r5, [pc, #24]	; (8008150 <_sbrk_r+0x1c>)
 8008138:	2300      	movs	r3, #0
 800813a:	4604      	mov	r4, r0
 800813c:	4608      	mov	r0, r1
 800813e:	602b      	str	r3, [r5, #0]
 8008140:	f7fa fb56 	bl	80027f0 <_sbrk>
 8008144:	1c43      	adds	r3, r0, #1
 8008146:	d102      	bne.n	800814e <_sbrk_r+0x1a>
 8008148:	682b      	ldr	r3, [r5, #0]
 800814a:	b103      	cbz	r3, 800814e <_sbrk_r+0x1a>
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	bd38      	pop	{r3, r4, r5, pc}
 8008150:	20000634 	.word	0x20000634

08008154 <__assert_func>:
 8008154:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008156:	4614      	mov	r4, r2
 8008158:	461a      	mov	r2, r3
 800815a:	4b09      	ldr	r3, [pc, #36]	; (8008180 <__assert_func+0x2c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4605      	mov	r5, r0
 8008160:	68d8      	ldr	r0, [r3, #12]
 8008162:	b14c      	cbz	r4, 8008178 <__assert_func+0x24>
 8008164:	4b07      	ldr	r3, [pc, #28]	; (8008184 <__assert_func+0x30>)
 8008166:	9100      	str	r1, [sp, #0]
 8008168:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800816c:	4906      	ldr	r1, [pc, #24]	; (8008188 <__assert_func+0x34>)
 800816e:	462b      	mov	r3, r5
 8008170:	f000 f80e 	bl	8008190 <fiprintf>
 8008174:	f000 faac 	bl	80086d0 <abort>
 8008178:	4b04      	ldr	r3, [pc, #16]	; (800818c <__assert_func+0x38>)
 800817a:	461c      	mov	r4, r3
 800817c:	e7f3      	b.n	8008166 <__assert_func+0x12>
 800817e:	bf00      	nop
 8008180:	20000184 	.word	0x20000184
 8008184:	08009035 	.word	0x08009035
 8008188:	08009042 	.word	0x08009042
 800818c:	08009070 	.word	0x08009070

08008190 <fiprintf>:
 8008190:	b40e      	push	{r1, r2, r3}
 8008192:	b503      	push	{r0, r1, lr}
 8008194:	4601      	mov	r1, r0
 8008196:	ab03      	add	r3, sp, #12
 8008198:	4805      	ldr	r0, [pc, #20]	; (80081b0 <fiprintf+0x20>)
 800819a:	f853 2b04 	ldr.w	r2, [r3], #4
 800819e:	6800      	ldr	r0, [r0, #0]
 80081a0:	9301      	str	r3, [sp, #4]
 80081a2:	f000 f897 	bl	80082d4 <_vfiprintf_r>
 80081a6:	b002      	add	sp, #8
 80081a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081ac:	b003      	add	sp, #12
 80081ae:	4770      	bx	lr
 80081b0:	20000184 	.word	0x20000184

080081b4 <__ascii_mbtowc>:
 80081b4:	b082      	sub	sp, #8
 80081b6:	b901      	cbnz	r1, 80081ba <__ascii_mbtowc+0x6>
 80081b8:	a901      	add	r1, sp, #4
 80081ba:	b142      	cbz	r2, 80081ce <__ascii_mbtowc+0x1a>
 80081bc:	b14b      	cbz	r3, 80081d2 <__ascii_mbtowc+0x1e>
 80081be:	7813      	ldrb	r3, [r2, #0]
 80081c0:	600b      	str	r3, [r1, #0]
 80081c2:	7812      	ldrb	r2, [r2, #0]
 80081c4:	1e10      	subs	r0, r2, #0
 80081c6:	bf18      	it	ne
 80081c8:	2001      	movne	r0, #1
 80081ca:	b002      	add	sp, #8
 80081cc:	4770      	bx	lr
 80081ce:	4610      	mov	r0, r2
 80081d0:	e7fb      	b.n	80081ca <__ascii_mbtowc+0x16>
 80081d2:	f06f 0001 	mvn.w	r0, #1
 80081d6:	e7f8      	b.n	80081ca <__ascii_mbtowc+0x16>

080081d8 <memmove>:
 80081d8:	4288      	cmp	r0, r1
 80081da:	b510      	push	{r4, lr}
 80081dc:	eb01 0402 	add.w	r4, r1, r2
 80081e0:	d902      	bls.n	80081e8 <memmove+0x10>
 80081e2:	4284      	cmp	r4, r0
 80081e4:	4623      	mov	r3, r4
 80081e6:	d807      	bhi.n	80081f8 <memmove+0x20>
 80081e8:	1e43      	subs	r3, r0, #1
 80081ea:	42a1      	cmp	r1, r4
 80081ec:	d008      	beq.n	8008200 <memmove+0x28>
 80081ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081f6:	e7f8      	b.n	80081ea <memmove+0x12>
 80081f8:	4402      	add	r2, r0
 80081fa:	4601      	mov	r1, r0
 80081fc:	428a      	cmp	r2, r1
 80081fe:	d100      	bne.n	8008202 <memmove+0x2a>
 8008200:	bd10      	pop	{r4, pc}
 8008202:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008206:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800820a:	e7f7      	b.n	80081fc <memmove+0x24>

0800820c <__malloc_lock>:
 800820c:	4801      	ldr	r0, [pc, #4]	; (8008214 <__malloc_lock+0x8>)
 800820e:	f000 bc1f 	b.w	8008a50 <__retarget_lock_acquire_recursive>
 8008212:	bf00      	nop
 8008214:	20000638 	.word	0x20000638

08008218 <__malloc_unlock>:
 8008218:	4801      	ldr	r0, [pc, #4]	; (8008220 <__malloc_unlock+0x8>)
 800821a:	f000 bc1a 	b.w	8008a52 <__retarget_lock_release_recursive>
 800821e:	bf00      	nop
 8008220:	20000638 	.word	0x20000638

08008224 <_realloc_r>:
 8008224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008228:	4680      	mov	r8, r0
 800822a:	4614      	mov	r4, r2
 800822c:	460e      	mov	r6, r1
 800822e:	b921      	cbnz	r1, 800823a <_realloc_r+0x16>
 8008230:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008234:	4611      	mov	r1, r2
 8008236:	f7ff bdad 	b.w	8007d94 <_malloc_r>
 800823a:	b92a      	cbnz	r2, 8008248 <_realloc_r+0x24>
 800823c:	f7ff fd3e 	bl	8007cbc <_free_r>
 8008240:	4625      	mov	r5, r4
 8008242:	4628      	mov	r0, r5
 8008244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008248:	f000 fc6a 	bl	8008b20 <_malloc_usable_size_r>
 800824c:	4284      	cmp	r4, r0
 800824e:	4607      	mov	r7, r0
 8008250:	d802      	bhi.n	8008258 <_realloc_r+0x34>
 8008252:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008256:	d812      	bhi.n	800827e <_realloc_r+0x5a>
 8008258:	4621      	mov	r1, r4
 800825a:	4640      	mov	r0, r8
 800825c:	f7ff fd9a 	bl	8007d94 <_malloc_r>
 8008260:	4605      	mov	r5, r0
 8008262:	2800      	cmp	r0, #0
 8008264:	d0ed      	beq.n	8008242 <_realloc_r+0x1e>
 8008266:	42bc      	cmp	r4, r7
 8008268:	4622      	mov	r2, r4
 800826a:	4631      	mov	r1, r6
 800826c:	bf28      	it	cs
 800826e:	463a      	movcs	r2, r7
 8008270:	f7ff f97c 	bl	800756c <memcpy>
 8008274:	4631      	mov	r1, r6
 8008276:	4640      	mov	r0, r8
 8008278:	f7ff fd20 	bl	8007cbc <_free_r>
 800827c:	e7e1      	b.n	8008242 <_realloc_r+0x1e>
 800827e:	4635      	mov	r5, r6
 8008280:	e7df      	b.n	8008242 <_realloc_r+0x1e>

08008282 <__sfputc_r>:
 8008282:	6893      	ldr	r3, [r2, #8]
 8008284:	3b01      	subs	r3, #1
 8008286:	2b00      	cmp	r3, #0
 8008288:	b410      	push	{r4}
 800828a:	6093      	str	r3, [r2, #8]
 800828c:	da08      	bge.n	80082a0 <__sfputc_r+0x1e>
 800828e:	6994      	ldr	r4, [r2, #24]
 8008290:	42a3      	cmp	r3, r4
 8008292:	db01      	blt.n	8008298 <__sfputc_r+0x16>
 8008294:	290a      	cmp	r1, #10
 8008296:	d103      	bne.n	80082a0 <__sfputc_r+0x1e>
 8008298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800829c:	f000 b94a 	b.w	8008534 <__swbuf_r>
 80082a0:	6813      	ldr	r3, [r2, #0]
 80082a2:	1c58      	adds	r0, r3, #1
 80082a4:	6010      	str	r0, [r2, #0]
 80082a6:	7019      	strb	r1, [r3, #0]
 80082a8:	4608      	mov	r0, r1
 80082aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <__sfputs_r>:
 80082b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b2:	4606      	mov	r6, r0
 80082b4:	460f      	mov	r7, r1
 80082b6:	4614      	mov	r4, r2
 80082b8:	18d5      	adds	r5, r2, r3
 80082ba:	42ac      	cmp	r4, r5
 80082bc:	d101      	bne.n	80082c2 <__sfputs_r+0x12>
 80082be:	2000      	movs	r0, #0
 80082c0:	e007      	b.n	80082d2 <__sfputs_r+0x22>
 80082c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c6:	463a      	mov	r2, r7
 80082c8:	4630      	mov	r0, r6
 80082ca:	f7ff ffda 	bl	8008282 <__sfputc_r>
 80082ce:	1c43      	adds	r3, r0, #1
 80082d0:	d1f3      	bne.n	80082ba <__sfputs_r+0xa>
 80082d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082d4 <_vfiprintf_r>:
 80082d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d8:	460d      	mov	r5, r1
 80082da:	b09d      	sub	sp, #116	; 0x74
 80082dc:	4614      	mov	r4, r2
 80082de:	4698      	mov	r8, r3
 80082e0:	4606      	mov	r6, r0
 80082e2:	b118      	cbz	r0, 80082ec <_vfiprintf_r+0x18>
 80082e4:	6983      	ldr	r3, [r0, #24]
 80082e6:	b90b      	cbnz	r3, 80082ec <_vfiprintf_r+0x18>
 80082e8:	f000 fb14 	bl	8008914 <__sinit>
 80082ec:	4b89      	ldr	r3, [pc, #548]	; (8008514 <_vfiprintf_r+0x240>)
 80082ee:	429d      	cmp	r5, r3
 80082f0:	d11b      	bne.n	800832a <_vfiprintf_r+0x56>
 80082f2:	6875      	ldr	r5, [r6, #4]
 80082f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082f6:	07d9      	lsls	r1, r3, #31
 80082f8:	d405      	bmi.n	8008306 <_vfiprintf_r+0x32>
 80082fa:	89ab      	ldrh	r3, [r5, #12]
 80082fc:	059a      	lsls	r2, r3, #22
 80082fe:	d402      	bmi.n	8008306 <_vfiprintf_r+0x32>
 8008300:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008302:	f000 fba5 	bl	8008a50 <__retarget_lock_acquire_recursive>
 8008306:	89ab      	ldrh	r3, [r5, #12]
 8008308:	071b      	lsls	r3, r3, #28
 800830a:	d501      	bpl.n	8008310 <_vfiprintf_r+0x3c>
 800830c:	692b      	ldr	r3, [r5, #16]
 800830e:	b9eb      	cbnz	r3, 800834c <_vfiprintf_r+0x78>
 8008310:	4629      	mov	r1, r5
 8008312:	4630      	mov	r0, r6
 8008314:	f000 f96e 	bl	80085f4 <__swsetup_r>
 8008318:	b1c0      	cbz	r0, 800834c <_vfiprintf_r+0x78>
 800831a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800831c:	07dc      	lsls	r4, r3, #31
 800831e:	d50e      	bpl.n	800833e <_vfiprintf_r+0x6a>
 8008320:	f04f 30ff 	mov.w	r0, #4294967295
 8008324:	b01d      	add	sp, #116	; 0x74
 8008326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832a:	4b7b      	ldr	r3, [pc, #492]	; (8008518 <_vfiprintf_r+0x244>)
 800832c:	429d      	cmp	r5, r3
 800832e:	d101      	bne.n	8008334 <_vfiprintf_r+0x60>
 8008330:	68b5      	ldr	r5, [r6, #8]
 8008332:	e7df      	b.n	80082f4 <_vfiprintf_r+0x20>
 8008334:	4b79      	ldr	r3, [pc, #484]	; (800851c <_vfiprintf_r+0x248>)
 8008336:	429d      	cmp	r5, r3
 8008338:	bf08      	it	eq
 800833a:	68f5      	ldreq	r5, [r6, #12]
 800833c:	e7da      	b.n	80082f4 <_vfiprintf_r+0x20>
 800833e:	89ab      	ldrh	r3, [r5, #12]
 8008340:	0598      	lsls	r0, r3, #22
 8008342:	d4ed      	bmi.n	8008320 <_vfiprintf_r+0x4c>
 8008344:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008346:	f000 fb84 	bl	8008a52 <__retarget_lock_release_recursive>
 800834a:	e7e9      	b.n	8008320 <_vfiprintf_r+0x4c>
 800834c:	2300      	movs	r3, #0
 800834e:	9309      	str	r3, [sp, #36]	; 0x24
 8008350:	2320      	movs	r3, #32
 8008352:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008356:	f8cd 800c 	str.w	r8, [sp, #12]
 800835a:	2330      	movs	r3, #48	; 0x30
 800835c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008520 <_vfiprintf_r+0x24c>
 8008360:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008364:	f04f 0901 	mov.w	r9, #1
 8008368:	4623      	mov	r3, r4
 800836a:	469a      	mov	sl, r3
 800836c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008370:	b10a      	cbz	r2, 8008376 <_vfiprintf_r+0xa2>
 8008372:	2a25      	cmp	r2, #37	; 0x25
 8008374:	d1f9      	bne.n	800836a <_vfiprintf_r+0x96>
 8008376:	ebba 0b04 	subs.w	fp, sl, r4
 800837a:	d00b      	beq.n	8008394 <_vfiprintf_r+0xc0>
 800837c:	465b      	mov	r3, fp
 800837e:	4622      	mov	r2, r4
 8008380:	4629      	mov	r1, r5
 8008382:	4630      	mov	r0, r6
 8008384:	f7ff ff94 	bl	80082b0 <__sfputs_r>
 8008388:	3001      	adds	r0, #1
 800838a:	f000 80aa 	beq.w	80084e2 <_vfiprintf_r+0x20e>
 800838e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008390:	445a      	add	r2, fp
 8008392:	9209      	str	r2, [sp, #36]	; 0x24
 8008394:	f89a 3000 	ldrb.w	r3, [sl]
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 80a2 	beq.w	80084e2 <_vfiprintf_r+0x20e>
 800839e:	2300      	movs	r3, #0
 80083a0:	f04f 32ff 	mov.w	r2, #4294967295
 80083a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083a8:	f10a 0a01 	add.w	sl, sl, #1
 80083ac:	9304      	str	r3, [sp, #16]
 80083ae:	9307      	str	r3, [sp, #28]
 80083b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083b4:	931a      	str	r3, [sp, #104]	; 0x68
 80083b6:	4654      	mov	r4, sl
 80083b8:	2205      	movs	r2, #5
 80083ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083be:	4858      	ldr	r0, [pc, #352]	; (8008520 <_vfiprintf_r+0x24c>)
 80083c0:	f7f7 ff16 	bl	80001f0 <memchr>
 80083c4:	9a04      	ldr	r2, [sp, #16]
 80083c6:	b9d8      	cbnz	r0, 8008400 <_vfiprintf_r+0x12c>
 80083c8:	06d1      	lsls	r1, r2, #27
 80083ca:	bf44      	itt	mi
 80083cc:	2320      	movmi	r3, #32
 80083ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083d2:	0713      	lsls	r3, r2, #28
 80083d4:	bf44      	itt	mi
 80083d6:	232b      	movmi	r3, #43	; 0x2b
 80083d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083dc:	f89a 3000 	ldrb.w	r3, [sl]
 80083e0:	2b2a      	cmp	r3, #42	; 0x2a
 80083e2:	d015      	beq.n	8008410 <_vfiprintf_r+0x13c>
 80083e4:	9a07      	ldr	r2, [sp, #28]
 80083e6:	4654      	mov	r4, sl
 80083e8:	2000      	movs	r0, #0
 80083ea:	f04f 0c0a 	mov.w	ip, #10
 80083ee:	4621      	mov	r1, r4
 80083f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083f4:	3b30      	subs	r3, #48	; 0x30
 80083f6:	2b09      	cmp	r3, #9
 80083f8:	d94e      	bls.n	8008498 <_vfiprintf_r+0x1c4>
 80083fa:	b1b0      	cbz	r0, 800842a <_vfiprintf_r+0x156>
 80083fc:	9207      	str	r2, [sp, #28]
 80083fe:	e014      	b.n	800842a <_vfiprintf_r+0x156>
 8008400:	eba0 0308 	sub.w	r3, r0, r8
 8008404:	fa09 f303 	lsl.w	r3, r9, r3
 8008408:	4313      	orrs	r3, r2
 800840a:	9304      	str	r3, [sp, #16]
 800840c:	46a2      	mov	sl, r4
 800840e:	e7d2      	b.n	80083b6 <_vfiprintf_r+0xe2>
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	1d19      	adds	r1, r3, #4
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	9103      	str	r1, [sp, #12]
 8008418:	2b00      	cmp	r3, #0
 800841a:	bfbb      	ittet	lt
 800841c:	425b      	neglt	r3, r3
 800841e:	f042 0202 	orrlt.w	r2, r2, #2
 8008422:	9307      	strge	r3, [sp, #28]
 8008424:	9307      	strlt	r3, [sp, #28]
 8008426:	bfb8      	it	lt
 8008428:	9204      	strlt	r2, [sp, #16]
 800842a:	7823      	ldrb	r3, [r4, #0]
 800842c:	2b2e      	cmp	r3, #46	; 0x2e
 800842e:	d10c      	bne.n	800844a <_vfiprintf_r+0x176>
 8008430:	7863      	ldrb	r3, [r4, #1]
 8008432:	2b2a      	cmp	r3, #42	; 0x2a
 8008434:	d135      	bne.n	80084a2 <_vfiprintf_r+0x1ce>
 8008436:	9b03      	ldr	r3, [sp, #12]
 8008438:	1d1a      	adds	r2, r3, #4
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	9203      	str	r2, [sp, #12]
 800843e:	2b00      	cmp	r3, #0
 8008440:	bfb8      	it	lt
 8008442:	f04f 33ff 	movlt.w	r3, #4294967295
 8008446:	3402      	adds	r4, #2
 8008448:	9305      	str	r3, [sp, #20]
 800844a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008530 <_vfiprintf_r+0x25c>
 800844e:	7821      	ldrb	r1, [r4, #0]
 8008450:	2203      	movs	r2, #3
 8008452:	4650      	mov	r0, sl
 8008454:	f7f7 fecc 	bl	80001f0 <memchr>
 8008458:	b140      	cbz	r0, 800846c <_vfiprintf_r+0x198>
 800845a:	2340      	movs	r3, #64	; 0x40
 800845c:	eba0 000a 	sub.w	r0, r0, sl
 8008460:	fa03 f000 	lsl.w	r0, r3, r0
 8008464:	9b04      	ldr	r3, [sp, #16]
 8008466:	4303      	orrs	r3, r0
 8008468:	3401      	adds	r4, #1
 800846a:	9304      	str	r3, [sp, #16]
 800846c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008470:	482c      	ldr	r0, [pc, #176]	; (8008524 <_vfiprintf_r+0x250>)
 8008472:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008476:	2206      	movs	r2, #6
 8008478:	f7f7 feba 	bl	80001f0 <memchr>
 800847c:	2800      	cmp	r0, #0
 800847e:	d03f      	beq.n	8008500 <_vfiprintf_r+0x22c>
 8008480:	4b29      	ldr	r3, [pc, #164]	; (8008528 <_vfiprintf_r+0x254>)
 8008482:	bb1b      	cbnz	r3, 80084cc <_vfiprintf_r+0x1f8>
 8008484:	9b03      	ldr	r3, [sp, #12]
 8008486:	3307      	adds	r3, #7
 8008488:	f023 0307 	bic.w	r3, r3, #7
 800848c:	3308      	adds	r3, #8
 800848e:	9303      	str	r3, [sp, #12]
 8008490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008492:	443b      	add	r3, r7
 8008494:	9309      	str	r3, [sp, #36]	; 0x24
 8008496:	e767      	b.n	8008368 <_vfiprintf_r+0x94>
 8008498:	fb0c 3202 	mla	r2, ip, r2, r3
 800849c:	460c      	mov	r4, r1
 800849e:	2001      	movs	r0, #1
 80084a0:	e7a5      	b.n	80083ee <_vfiprintf_r+0x11a>
 80084a2:	2300      	movs	r3, #0
 80084a4:	3401      	adds	r4, #1
 80084a6:	9305      	str	r3, [sp, #20]
 80084a8:	4619      	mov	r1, r3
 80084aa:	f04f 0c0a 	mov.w	ip, #10
 80084ae:	4620      	mov	r0, r4
 80084b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084b4:	3a30      	subs	r2, #48	; 0x30
 80084b6:	2a09      	cmp	r2, #9
 80084b8:	d903      	bls.n	80084c2 <_vfiprintf_r+0x1ee>
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d0c5      	beq.n	800844a <_vfiprintf_r+0x176>
 80084be:	9105      	str	r1, [sp, #20]
 80084c0:	e7c3      	b.n	800844a <_vfiprintf_r+0x176>
 80084c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80084c6:	4604      	mov	r4, r0
 80084c8:	2301      	movs	r3, #1
 80084ca:	e7f0      	b.n	80084ae <_vfiprintf_r+0x1da>
 80084cc:	ab03      	add	r3, sp, #12
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	462a      	mov	r2, r5
 80084d2:	4b16      	ldr	r3, [pc, #88]	; (800852c <_vfiprintf_r+0x258>)
 80084d4:	a904      	add	r1, sp, #16
 80084d6:	4630      	mov	r0, r6
 80084d8:	f7fd fdc4 	bl	8006064 <_printf_float>
 80084dc:	4607      	mov	r7, r0
 80084de:	1c78      	adds	r0, r7, #1
 80084e0:	d1d6      	bne.n	8008490 <_vfiprintf_r+0x1bc>
 80084e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084e4:	07d9      	lsls	r1, r3, #31
 80084e6:	d405      	bmi.n	80084f4 <_vfiprintf_r+0x220>
 80084e8:	89ab      	ldrh	r3, [r5, #12]
 80084ea:	059a      	lsls	r2, r3, #22
 80084ec:	d402      	bmi.n	80084f4 <_vfiprintf_r+0x220>
 80084ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084f0:	f000 faaf 	bl	8008a52 <__retarget_lock_release_recursive>
 80084f4:	89ab      	ldrh	r3, [r5, #12]
 80084f6:	065b      	lsls	r3, r3, #25
 80084f8:	f53f af12 	bmi.w	8008320 <_vfiprintf_r+0x4c>
 80084fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084fe:	e711      	b.n	8008324 <_vfiprintf_r+0x50>
 8008500:	ab03      	add	r3, sp, #12
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	462a      	mov	r2, r5
 8008506:	4b09      	ldr	r3, [pc, #36]	; (800852c <_vfiprintf_r+0x258>)
 8008508:	a904      	add	r1, sp, #16
 800850a:	4630      	mov	r0, r6
 800850c:	f7fe f84e 	bl	80065ac <_printf_i>
 8008510:	e7e4      	b.n	80084dc <_vfiprintf_r+0x208>
 8008512:	bf00      	nop
 8008514:	0800919c 	.word	0x0800919c
 8008518:	080091bc 	.word	0x080091bc
 800851c:	0800917c 	.word	0x0800917c
 8008520:	08009024 	.word	0x08009024
 8008524:	0800902e 	.word	0x0800902e
 8008528:	08006065 	.word	0x08006065
 800852c:	080082b1 	.word	0x080082b1
 8008530:	0800902a 	.word	0x0800902a

08008534 <__swbuf_r>:
 8008534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008536:	460e      	mov	r6, r1
 8008538:	4614      	mov	r4, r2
 800853a:	4605      	mov	r5, r0
 800853c:	b118      	cbz	r0, 8008546 <__swbuf_r+0x12>
 800853e:	6983      	ldr	r3, [r0, #24]
 8008540:	b90b      	cbnz	r3, 8008546 <__swbuf_r+0x12>
 8008542:	f000 f9e7 	bl	8008914 <__sinit>
 8008546:	4b21      	ldr	r3, [pc, #132]	; (80085cc <__swbuf_r+0x98>)
 8008548:	429c      	cmp	r4, r3
 800854a:	d12b      	bne.n	80085a4 <__swbuf_r+0x70>
 800854c:	686c      	ldr	r4, [r5, #4]
 800854e:	69a3      	ldr	r3, [r4, #24]
 8008550:	60a3      	str	r3, [r4, #8]
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	071a      	lsls	r2, r3, #28
 8008556:	d52f      	bpl.n	80085b8 <__swbuf_r+0x84>
 8008558:	6923      	ldr	r3, [r4, #16]
 800855a:	b36b      	cbz	r3, 80085b8 <__swbuf_r+0x84>
 800855c:	6923      	ldr	r3, [r4, #16]
 800855e:	6820      	ldr	r0, [r4, #0]
 8008560:	1ac0      	subs	r0, r0, r3
 8008562:	6963      	ldr	r3, [r4, #20]
 8008564:	b2f6      	uxtb	r6, r6
 8008566:	4283      	cmp	r3, r0
 8008568:	4637      	mov	r7, r6
 800856a:	dc04      	bgt.n	8008576 <__swbuf_r+0x42>
 800856c:	4621      	mov	r1, r4
 800856e:	4628      	mov	r0, r5
 8008570:	f000 f93c 	bl	80087ec <_fflush_r>
 8008574:	bb30      	cbnz	r0, 80085c4 <__swbuf_r+0x90>
 8008576:	68a3      	ldr	r3, [r4, #8]
 8008578:	3b01      	subs	r3, #1
 800857a:	60a3      	str	r3, [r4, #8]
 800857c:	6823      	ldr	r3, [r4, #0]
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	6022      	str	r2, [r4, #0]
 8008582:	701e      	strb	r6, [r3, #0]
 8008584:	6963      	ldr	r3, [r4, #20]
 8008586:	3001      	adds	r0, #1
 8008588:	4283      	cmp	r3, r0
 800858a:	d004      	beq.n	8008596 <__swbuf_r+0x62>
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	07db      	lsls	r3, r3, #31
 8008590:	d506      	bpl.n	80085a0 <__swbuf_r+0x6c>
 8008592:	2e0a      	cmp	r6, #10
 8008594:	d104      	bne.n	80085a0 <__swbuf_r+0x6c>
 8008596:	4621      	mov	r1, r4
 8008598:	4628      	mov	r0, r5
 800859a:	f000 f927 	bl	80087ec <_fflush_r>
 800859e:	b988      	cbnz	r0, 80085c4 <__swbuf_r+0x90>
 80085a0:	4638      	mov	r0, r7
 80085a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085a4:	4b0a      	ldr	r3, [pc, #40]	; (80085d0 <__swbuf_r+0x9c>)
 80085a6:	429c      	cmp	r4, r3
 80085a8:	d101      	bne.n	80085ae <__swbuf_r+0x7a>
 80085aa:	68ac      	ldr	r4, [r5, #8]
 80085ac:	e7cf      	b.n	800854e <__swbuf_r+0x1a>
 80085ae:	4b09      	ldr	r3, [pc, #36]	; (80085d4 <__swbuf_r+0xa0>)
 80085b0:	429c      	cmp	r4, r3
 80085b2:	bf08      	it	eq
 80085b4:	68ec      	ldreq	r4, [r5, #12]
 80085b6:	e7ca      	b.n	800854e <__swbuf_r+0x1a>
 80085b8:	4621      	mov	r1, r4
 80085ba:	4628      	mov	r0, r5
 80085bc:	f000 f81a 	bl	80085f4 <__swsetup_r>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d0cb      	beq.n	800855c <__swbuf_r+0x28>
 80085c4:	f04f 37ff 	mov.w	r7, #4294967295
 80085c8:	e7ea      	b.n	80085a0 <__swbuf_r+0x6c>
 80085ca:	bf00      	nop
 80085cc:	0800919c 	.word	0x0800919c
 80085d0:	080091bc 	.word	0x080091bc
 80085d4:	0800917c 	.word	0x0800917c

080085d8 <__ascii_wctomb>:
 80085d8:	b149      	cbz	r1, 80085ee <__ascii_wctomb+0x16>
 80085da:	2aff      	cmp	r2, #255	; 0xff
 80085dc:	bf85      	ittet	hi
 80085de:	238a      	movhi	r3, #138	; 0x8a
 80085e0:	6003      	strhi	r3, [r0, #0]
 80085e2:	700a      	strbls	r2, [r1, #0]
 80085e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80085e8:	bf98      	it	ls
 80085ea:	2001      	movls	r0, #1
 80085ec:	4770      	bx	lr
 80085ee:	4608      	mov	r0, r1
 80085f0:	4770      	bx	lr
	...

080085f4 <__swsetup_r>:
 80085f4:	4b32      	ldr	r3, [pc, #200]	; (80086c0 <__swsetup_r+0xcc>)
 80085f6:	b570      	push	{r4, r5, r6, lr}
 80085f8:	681d      	ldr	r5, [r3, #0]
 80085fa:	4606      	mov	r6, r0
 80085fc:	460c      	mov	r4, r1
 80085fe:	b125      	cbz	r5, 800860a <__swsetup_r+0x16>
 8008600:	69ab      	ldr	r3, [r5, #24]
 8008602:	b913      	cbnz	r3, 800860a <__swsetup_r+0x16>
 8008604:	4628      	mov	r0, r5
 8008606:	f000 f985 	bl	8008914 <__sinit>
 800860a:	4b2e      	ldr	r3, [pc, #184]	; (80086c4 <__swsetup_r+0xd0>)
 800860c:	429c      	cmp	r4, r3
 800860e:	d10f      	bne.n	8008630 <__swsetup_r+0x3c>
 8008610:	686c      	ldr	r4, [r5, #4]
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008618:	0719      	lsls	r1, r3, #28
 800861a:	d42c      	bmi.n	8008676 <__swsetup_r+0x82>
 800861c:	06dd      	lsls	r5, r3, #27
 800861e:	d411      	bmi.n	8008644 <__swsetup_r+0x50>
 8008620:	2309      	movs	r3, #9
 8008622:	6033      	str	r3, [r6, #0]
 8008624:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008628:	81a3      	strh	r3, [r4, #12]
 800862a:	f04f 30ff 	mov.w	r0, #4294967295
 800862e:	e03e      	b.n	80086ae <__swsetup_r+0xba>
 8008630:	4b25      	ldr	r3, [pc, #148]	; (80086c8 <__swsetup_r+0xd4>)
 8008632:	429c      	cmp	r4, r3
 8008634:	d101      	bne.n	800863a <__swsetup_r+0x46>
 8008636:	68ac      	ldr	r4, [r5, #8]
 8008638:	e7eb      	b.n	8008612 <__swsetup_r+0x1e>
 800863a:	4b24      	ldr	r3, [pc, #144]	; (80086cc <__swsetup_r+0xd8>)
 800863c:	429c      	cmp	r4, r3
 800863e:	bf08      	it	eq
 8008640:	68ec      	ldreq	r4, [r5, #12]
 8008642:	e7e6      	b.n	8008612 <__swsetup_r+0x1e>
 8008644:	0758      	lsls	r0, r3, #29
 8008646:	d512      	bpl.n	800866e <__swsetup_r+0x7a>
 8008648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800864a:	b141      	cbz	r1, 800865e <__swsetup_r+0x6a>
 800864c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008650:	4299      	cmp	r1, r3
 8008652:	d002      	beq.n	800865a <__swsetup_r+0x66>
 8008654:	4630      	mov	r0, r6
 8008656:	f7ff fb31 	bl	8007cbc <_free_r>
 800865a:	2300      	movs	r3, #0
 800865c:	6363      	str	r3, [r4, #52]	; 0x34
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	2300      	movs	r3, #0
 8008668:	6063      	str	r3, [r4, #4]
 800866a:	6923      	ldr	r3, [r4, #16]
 800866c:	6023      	str	r3, [r4, #0]
 800866e:	89a3      	ldrh	r3, [r4, #12]
 8008670:	f043 0308 	orr.w	r3, r3, #8
 8008674:	81a3      	strh	r3, [r4, #12]
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	b94b      	cbnz	r3, 800868e <__swsetup_r+0x9a>
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008684:	d003      	beq.n	800868e <__swsetup_r+0x9a>
 8008686:	4621      	mov	r1, r4
 8008688:	4630      	mov	r0, r6
 800868a:	f000 fa09 	bl	8008aa0 <__smakebuf_r>
 800868e:	89a0      	ldrh	r0, [r4, #12]
 8008690:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008694:	f010 0301 	ands.w	r3, r0, #1
 8008698:	d00a      	beq.n	80086b0 <__swsetup_r+0xbc>
 800869a:	2300      	movs	r3, #0
 800869c:	60a3      	str	r3, [r4, #8]
 800869e:	6963      	ldr	r3, [r4, #20]
 80086a0:	425b      	negs	r3, r3
 80086a2:	61a3      	str	r3, [r4, #24]
 80086a4:	6923      	ldr	r3, [r4, #16]
 80086a6:	b943      	cbnz	r3, 80086ba <__swsetup_r+0xc6>
 80086a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086ac:	d1ba      	bne.n	8008624 <__swsetup_r+0x30>
 80086ae:	bd70      	pop	{r4, r5, r6, pc}
 80086b0:	0781      	lsls	r1, r0, #30
 80086b2:	bf58      	it	pl
 80086b4:	6963      	ldrpl	r3, [r4, #20]
 80086b6:	60a3      	str	r3, [r4, #8]
 80086b8:	e7f4      	b.n	80086a4 <__swsetup_r+0xb0>
 80086ba:	2000      	movs	r0, #0
 80086bc:	e7f7      	b.n	80086ae <__swsetup_r+0xba>
 80086be:	bf00      	nop
 80086c0:	20000184 	.word	0x20000184
 80086c4:	0800919c 	.word	0x0800919c
 80086c8:	080091bc 	.word	0x080091bc
 80086cc:	0800917c 	.word	0x0800917c

080086d0 <abort>:
 80086d0:	b508      	push	{r3, lr}
 80086d2:	2006      	movs	r0, #6
 80086d4:	f000 fa54 	bl	8008b80 <raise>
 80086d8:	2001      	movs	r0, #1
 80086da:	f7fa f811 	bl	8002700 <_exit>
	...

080086e0 <__sflush_r>:
 80086e0:	898a      	ldrh	r2, [r1, #12]
 80086e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e6:	4605      	mov	r5, r0
 80086e8:	0710      	lsls	r0, r2, #28
 80086ea:	460c      	mov	r4, r1
 80086ec:	d458      	bmi.n	80087a0 <__sflush_r+0xc0>
 80086ee:	684b      	ldr	r3, [r1, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	dc05      	bgt.n	8008700 <__sflush_r+0x20>
 80086f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	dc02      	bgt.n	8008700 <__sflush_r+0x20>
 80086fa:	2000      	movs	r0, #0
 80086fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008700:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008702:	2e00      	cmp	r6, #0
 8008704:	d0f9      	beq.n	80086fa <__sflush_r+0x1a>
 8008706:	2300      	movs	r3, #0
 8008708:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800870c:	682f      	ldr	r7, [r5, #0]
 800870e:	602b      	str	r3, [r5, #0]
 8008710:	d032      	beq.n	8008778 <__sflush_r+0x98>
 8008712:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	075a      	lsls	r2, r3, #29
 8008718:	d505      	bpl.n	8008726 <__sflush_r+0x46>
 800871a:	6863      	ldr	r3, [r4, #4]
 800871c:	1ac0      	subs	r0, r0, r3
 800871e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008720:	b10b      	cbz	r3, 8008726 <__sflush_r+0x46>
 8008722:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008724:	1ac0      	subs	r0, r0, r3
 8008726:	2300      	movs	r3, #0
 8008728:	4602      	mov	r2, r0
 800872a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800872c:	6a21      	ldr	r1, [r4, #32]
 800872e:	4628      	mov	r0, r5
 8008730:	47b0      	blx	r6
 8008732:	1c43      	adds	r3, r0, #1
 8008734:	89a3      	ldrh	r3, [r4, #12]
 8008736:	d106      	bne.n	8008746 <__sflush_r+0x66>
 8008738:	6829      	ldr	r1, [r5, #0]
 800873a:	291d      	cmp	r1, #29
 800873c:	d82c      	bhi.n	8008798 <__sflush_r+0xb8>
 800873e:	4a2a      	ldr	r2, [pc, #168]	; (80087e8 <__sflush_r+0x108>)
 8008740:	40ca      	lsrs	r2, r1
 8008742:	07d6      	lsls	r6, r2, #31
 8008744:	d528      	bpl.n	8008798 <__sflush_r+0xb8>
 8008746:	2200      	movs	r2, #0
 8008748:	6062      	str	r2, [r4, #4]
 800874a:	04d9      	lsls	r1, r3, #19
 800874c:	6922      	ldr	r2, [r4, #16]
 800874e:	6022      	str	r2, [r4, #0]
 8008750:	d504      	bpl.n	800875c <__sflush_r+0x7c>
 8008752:	1c42      	adds	r2, r0, #1
 8008754:	d101      	bne.n	800875a <__sflush_r+0x7a>
 8008756:	682b      	ldr	r3, [r5, #0]
 8008758:	b903      	cbnz	r3, 800875c <__sflush_r+0x7c>
 800875a:	6560      	str	r0, [r4, #84]	; 0x54
 800875c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800875e:	602f      	str	r7, [r5, #0]
 8008760:	2900      	cmp	r1, #0
 8008762:	d0ca      	beq.n	80086fa <__sflush_r+0x1a>
 8008764:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008768:	4299      	cmp	r1, r3
 800876a:	d002      	beq.n	8008772 <__sflush_r+0x92>
 800876c:	4628      	mov	r0, r5
 800876e:	f7ff faa5 	bl	8007cbc <_free_r>
 8008772:	2000      	movs	r0, #0
 8008774:	6360      	str	r0, [r4, #52]	; 0x34
 8008776:	e7c1      	b.n	80086fc <__sflush_r+0x1c>
 8008778:	6a21      	ldr	r1, [r4, #32]
 800877a:	2301      	movs	r3, #1
 800877c:	4628      	mov	r0, r5
 800877e:	47b0      	blx	r6
 8008780:	1c41      	adds	r1, r0, #1
 8008782:	d1c7      	bne.n	8008714 <__sflush_r+0x34>
 8008784:	682b      	ldr	r3, [r5, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d0c4      	beq.n	8008714 <__sflush_r+0x34>
 800878a:	2b1d      	cmp	r3, #29
 800878c:	d001      	beq.n	8008792 <__sflush_r+0xb2>
 800878e:	2b16      	cmp	r3, #22
 8008790:	d101      	bne.n	8008796 <__sflush_r+0xb6>
 8008792:	602f      	str	r7, [r5, #0]
 8008794:	e7b1      	b.n	80086fa <__sflush_r+0x1a>
 8008796:	89a3      	ldrh	r3, [r4, #12]
 8008798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800879c:	81a3      	strh	r3, [r4, #12]
 800879e:	e7ad      	b.n	80086fc <__sflush_r+0x1c>
 80087a0:	690f      	ldr	r7, [r1, #16]
 80087a2:	2f00      	cmp	r7, #0
 80087a4:	d0a9      	beq.n	80086fa <__sflush_r+0x1a>
 80087a6:	0793      	lsls	r3, r2, #30
 80087a8:	680e      	ldr	r6, [r1, #0]
 80087aa:	bf08      	it	eq
 80087ac:	694b      	ldreq	r3, [r1, #20]
 80087ae:	600f      	str	r7, [r1, #0]
 80087b0:	bf18      	it	ne
 80087b2:	2300      	movne	r3, #0
 80087b4:	eba6 0807 	sub.w	r8, r6, r7
 80087b8:	608b      	str	r3, [r1, #8]
 80087ba:	f1b8 0f00 	cmp.w	r8, #0
 80087be:	dd9c      	ble.n	80086fa <__sflush_r+0x1a>
 80087c0:	6a21      	ldr	r1, [r4, #32]
 80087c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087c4:	4643      	mov	r3, r8
 80087c6:	463a      	mov	r2, r7
 80087c8:	4628      	mov	r0, r5
 80087ca:	47b0      	blx	r6
 80087cc:	2800      	cmp	r0, #0
 80087ce:	dc06      	bgt.n	80087de <__sflush_r+0xfe>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087d6:	81a3      	strh	r3, [r4, #12]
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	e78e      	b.n	80086fc <__sflush_r+0x1c>
 80087de:	4407      	add	r7, r0
 80087e0:	eba8 0800 	sub.w	r8, r8, r0
 80087e4:	e7e9      	b.n	80087ba <__sflush_r+0xda>
 80087e6:	bf00      	nop
 80087e8:	20400001 	.word	0x20400001

080087ec <_fflush_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	690b      	ldr	r3, [r1, #16]
 80087f0:	4605      	mov	r5, r0
 80087f2:	460c      	mov	r4, r1
 80087f4:	b913      	cbnz	r3, 80087fc <_fflush_r+0x10>
 80087f6:	2500      	movs	r5, #0
 80087f8:	4628      	mov	r0, r5
 80087fa:	bd38      	pop	{r3, r4, r5, pc}
 80087fc:	b118      	cbz	r0, 8008806 <_fflush_r+0x1a>
 80087fe:	6983      	ldr	r3, [r0, #24]
 8008800:	b90b      	cbnz	r3, 8008806 <_fflush_r+0x1a>
 8008802:	f000 f887 	bl	8008914 <__sinit>
 8008806:	4b14      	ldr	r3, [pc, #80]	; (8008858 <_fflush_r+0x6c>)
 8008808:	429c      	cmp	r4, r3
 800880a:	d11b      	bne.n	8008844 <_fflush_r+0x58>
 800880c:	686c      	ldr	r4, [r5, #4]
 800880e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0ef      	beq.n	80087f6 <_fflush_r+0xa>
 8008816:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008818:	07d0      	lsls	r0, r2, #31
 800881a:	d404      	bmi.n	8008826 <_fflush_r+0x3a>
 800881c:	0599      	lsls	r1, r3, #22
 800881e:	d402      	bmi.n	8008826 <_fflush_r+0x3a>
 8008820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008822:	f000 f915 	bl	8008a50 <__retarget_lock_acquire_recursive>
 8008826:	4628      	mov	r0, r5
 8008828:	4621      	mov	r1, r4
 800882a:	f7ff ff59 	bl	80086e0 <__sflush_r>
 800882e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008830:	07da      	lsls	r2, r3, #31
 8008832:	4605      	mov	r5, r0
 8008834:	d4e0      	bmi.n	80087f8 <_fflush_r+0xc>
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	059b      	lsls	r3, r3, #22
 800883a:	d4dd      	bmi.n	80087f8 <_fflush_r+0xc>
 800883c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800883e:	f000 f908 	bl	8008a52 <__retarget_lock_release_recursive>
 8008842:	e7d9      	b.n	80087f8 <_fflush_r+0xc>
 8008844:	4b05      	ldr	r3, [pc, #20]	; (800885c <_fflush_r+0x70>)
 8008846:	429c      	cmp	r4, r3
 8008848:	d101      	bne.n	800884e <_fflush_r+0x62>
 800884a:	68ac      	ldr	r4, [r5, #8]
 800884c:	e7df      	b.n	800880e <_fflush_r+0x22>
 800884e:	4b04      	ldr	r3, [pc, #16]	; (8008860 <_fflush_r+0x74>)
 8008850:	429c      	cmp	r4, r3
 8008852:	bf08      	it	eq
 8008854:	68ec      	ldreq	r4, [r5, #12]
 8008856:	e7da      	b.n	800880e <_fflush_r+0x22>
 8008858:	0800919c 	.word	0x0800919c
 800885c:	080091bc 	.word	0x080091bc
 8008860:	0800917c 	.word	0x0800917c

08008864 <std>:
 8008864:	2300      	movs	r3, #0
 8008866:	b510      	push	{r4, lr}
 8008868:	4604      	mov	r4, r0
 800886a:	e9c0 3300 	strd	r3, r3, [r0]
 800886e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008872:	6083      	str	r3, [r0, #8]
 8008874:	8181      	strh	r1, [r0, #12]
 8008876:	6643      	str	r3, [r0, #100]	; 0x64
 8008878:	81c2      	strh	r2, [r0, #14]
 800887a:	6183      	str	r3, [r0, #24]
 800887c:	4619      	mov	r1, r3
 800887e:	2208      	movs	r2, #8
 8008880:	305c      	adds	r0, #92	; 0x5c
 8008882:	f7fd fb47 	bl	8005f14 <memset>
 8008886:	4b05      	ldr	r3, [pc, #20]	; (800889c <std+0x38>)
 8008888:	6263      	str	r3, [r4, #36]	; 0x24
 800888a:	4b05      	ldr	r3, [pc, #20]	; (80088a0 <std+0x3c>)
 800888c:	62a3      	str	r3, [r4, #40]	; 0x28
 800888e:	4b05      	ldr	r3, [pc, #20]	; (80088a4 <std+0x40>)
 8008890:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008892:	4b05      	ldr	r3, [pc, #20]	; (80088a8 <std+0x44>)
 8008894:	6224      	str	r4, [r4, #32]
 8008896:	6323      	str	r3, [r4, #48]	; 0x30
 8008898:	bd10      	pop	{r4, pc}
 800889a:	bf00      	nop
 800889c:	08008bb9 	.word	0x08008bb9
 80088a0:	08008bdb 	.word	0x08008bdb
 80088a4:	08008c13 	.word	0x08008c13
 80088a8:	08008c37 	.word	0x08008c37

080088ac <_cleanup_r>:
 80088ac:	4901      	ldr	r1, [pc, #4]	; (80088b4 <_cleanup_r+0x8>)
 80088ae:	f000 b8af 	b.w	8008a10 <_fwalk_reent>
 80088b2:	bf00      	nop
 80088b4:	080087ed 	.word	0x080087ed

080088b8 <__sfmoreglue>:
 80088b8:	b570      	push	{r4, r5, r6, lr}
 80088ba:	2268      	movs	r2, #104	; 0x68
 80088bc:	1e4d      	subs	r5, r1, #1
 80088be:	4355      	muls	r5, r2
 80088c0:	460e      	mov	r6, r1
 80088c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088c6:	f7ff fa65 	bl	8007d94 <_malloc_r>
 80088ca:	4604      	mov	r4, r0
 80088cc:	b140      	cbz	r0, 80088e0 <__sfmoreglue+0x28>
 80088ce:	2100      	movs	r1, #0
 80088d0:	e9c0 1600 	strd	r1, r6, [r0]
 80088d4:	300c      	adds	r0, #12
 80088d6:	60a0      	str	r0, [r4, #8]
 80088d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088dc:	f7fd fb1a 	bl	8005f14 <memset>
 80088e0:	4620      	mov	r0, r4
 80088e2:	bd70      	pop	{r4, r5, r6, pc}

080088e4 <__sfp_lock_acquire>:
 80088e4:	4801      	ldr	r0, [pc, #4]	; (80088ec <__sfp_lock_acquire+0x8>)
 80088e6:	f000 b8b3 	b.w	8008a50 <__retarget_lock_acquire_recursive>
 80088ea:	bf00      	nop
 80088ec:	20000639 	.word	0x20000639

080088f0 <__sfp_lock_release>:
 80088f0:	4801      	ldr	r0, [pc, #4]	; (80088f8 <__sfp_lock_release+0x8>)
 80088f2:	f000 b8ae 	b.w	8008a52 <__retarget_lock_release_recursive>
 80088f6:	bf00      	nop
 80088f8:	20000639 	.word	0x20000639

080088fc <__sinit_lock_acquire>:
 80088fc:	4801      	ldr	r0, [pc, #4]	; (8008904 <__sinit_lock_acquire+0x8>)
 80088fe:	f000 b8a7 	b.w	8008a50 <__retarget_lock_acquire_recursive>
 8008902:	bf00      	nop
 8008904:	2000063a 	.word	0x2000063a

08008908 <__sinit_lock_release>:
 8008908:	4801      	ldr	r0, [pc, #4]	; (8008910 <__sinit_lock_release+0x8>)
 800890a:	f000 b8a2 	b.w	8008a52 <__retarget_lock_release_recursive>
 800890e:	bf00      	nop
 8008910:	2000063a 	.word	0x2000063a

08008914 <__sinit>:
 8008914:	b510      	push	{r4, lr}
 8008916:	4604      	mov	r4, r0
 8008918:	f7ff fff0 	bl	80088fc <__sinit_lock_acquire>
 800891c:	69a3      	ldr	r3, [r4, #24]
 800891e:	b11b      	cbz	r3, 8008928 <__sinit+0x14>
 8008920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008924:	f7ff bff0 	b.w	8008908 <__sinit_lock_release>
 8008928:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800892c:	6523      	str	r3, [r4, #80]	; 0x50
 800892e:	4b13      	ldr	r3, [pc, #76]	; (800897c <__sinit+0x68>)
 8008930:	4a13      	ldr	r2, [pc, #76]	; (8008980 <__sinit+0x6c>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	62a2      	str	r2, [r4, #40]	; 0x28
 8008936:	42a3      	cmp	r3, r4
 8008938:	bf04      	itt	eq
 800893a:	2301      	moveq	r3, #1
 800893c:	61a3      	streq	r3, [r4, #24]
 800893e:	4620      	mov	r0, r4
 8008940:	f000 f820 	bl	8008984 <__sfp>
 8008944:	6060      	str	r0, [r4, #4]
 8008946:	4620      	mov	r0, r4
 8008948:	f000 f81c 	bl	8008984 <__sfp>
 800894c:	60a0      	str	r0, [r4, #8]
 800894e:	4620      	mov	r0, r4
 8008950:	f000 f818 	bl	8008984 <__sfp>
 8008954:	2200      	movs	r2, #0
 8008956:	60e0      	str	r0, [r4, #12]
 8008958:	2104      	movs	r1, #4
 800895a:	6860      	ldr	r0, [r4, #4]
 800895c:	f7ff ff82 	bl	8008864 <std>
 8008960:	68a0      	ldr	r0, [r4, #8]
 8008962:	2201      	movs	r2, #1
 8008964:	2109      	movs	r1, #9
 8008966:	f7ff ff7d 	bl	8008864 <std>
 800896a:	68e0      	ldr	r0, [r4, #12]
 800896c:	2202      	movs	r2, #2
 800896e:	2112      	movs	r1, #18
 8008970:	f7ff ff78 	bl	8008864 <std>
 8008974:	2301      	movs	r3, #1
 8008976:	61a3      	str	r3, [r4, #24]
 8008978:	e7d2      	b.n	8008920 <__sinit+0xc>
 800897a:	bf00      	nop
 800897c:	08008e00 	.word	0x08008e00
 8008980:	080088ad 	.word	0x080088ad

08008984 <__sfp>:
 8008984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008986:	4607      	mov	r7, r0
 8008988:	f7ff ffac 	bl	80088e4 <__sfp_lock_acquire>
 800898c:	4b1e      	ldr	r3, [pc, #120]	; (8008a08 <__sfp+0x84>)
 800898e:	681e      	ldr	r6, [r3, #0]
 8008990:	69b3      	ldr	r3, [r6, #24]
 8008992:	b913      	cbnz	r3, 800899a <__sfp+0x16>
 8008994:	4630      	mov	r0, r6
 8008996:	f7ff ffbd 	bl	8008914 <__sinit>
 800899a:	3648      	adds	r6, #72	; 0x48
 800899c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089a0:	3b01      	subs	r3, #1
 80089a2:	d503      	bpl.n	80089ac <__sfp+0x28>
 80089a4:	6833      	ldr	r3, [r6, #0]
 80089a6:	b30b      	cbz	r3, 80089ec <__sfp+0x68>
 80089a8:	6836      	ldr	r6, [r6, #0]
 80089aa:	e7f7      	b.n	800899c <__sfp+0x18>
 80089ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089b0:	b9d5      	cbnz	r5, 80089e8 <__sfp+0x64>
 80089b2:	4b16      	ldr	r3, [pc, #88]	; (8008a0c <__sfp+0x88>)
 80089b4:	60e3      	str	r3, [r4, #12]
 80089b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089ba:	6665      	str	r5, [r4, #100]	; 0x64
 80089bc:	f000 f847 	bl	8008a4e <__retarget_lock_init_recursive>
 80089c0:	f7ff ff96 	bl	80088f0 <__sfp_lock_release>
 80089c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089cc:	6025      	str	r5, [r4, #0]
 80089ce:	61a5      	str	r5, [r4, #24]
 80089d0:	2208      	movs	r2, #8
 80089d2:	4629      	mov	r1, r5
 80089d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80089d8:	f7fd fa9c 	bl	8005f14 <memset>
 80089dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089e4:	4620      	mov	r0, r4
 80089e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e8:	3468      	adds	r4, #104	; 0x68
 80089ea:	e7d9      	b.n	80089a0 <__sfp+0x1c>
 80089ec:	2104      	movs	r1, #4
 80089ee:	4638      	mov	r0, r7
 80089f0:	f7ff ff62 	bl	80088b8 <__sfmoreglue>
 80089f4:	4604      	mov	r4, r0
 80089f6:	6030      	str	r0, [r6, #0]
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d1d5      	bne.n	80089a8 <__sfp+0x24>
 80089fc:	f7ff ff78 	bl	80088f0 <__sfp_lock_release>
 8008a00:	230c      	movs	r3, #12
 8008a02:	603b      	str	r3, [r7, #0]
 8008a04:	e7ee      	b.n	80089e4 <__sfp+0x60>
 8008a06:	bf00      	nop
 8008a08:	08008e00 	.word	0x08008e00
 8008a0c:	ffff0001 	.word	0xffff0001

08008a10 <_fwalk_reent>:
 8008a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a14:	4606      	mov	r6, r0
 8008a16:	4688      	mov	r8, r1
 8008a18:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a1c:	2700      	movs	r7, #0
 8008a1e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a22:	f1b9 0901 	subs.w	r9, r9, #1
 8008a26:	d505      	bpl.n	8008a34 <_fwalk_reent+0x24>
 8008a28:	6824      	ldr	r4, [r4, #0]
 8008a2a:	2c00      	cmp	r4, #0
 8008a2c:	d1f7      	bne.n	8008a1e <_fwalk_reent+0xe>
 8008a2e:	4638      	mov	r0, r7
 8008a30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a34:	89ab      	ldrh	r3, [r5, #12]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d907      	bls.n	8008a4a <_fwalk_reent+0x3a>
 8008a3a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	d003      	beq.n	8008a4a <_fwalk_reent+0x3a>
 8008a42:	4629      	mov	r1, r5
 8008a44:	4630      	mov	r0, r6
 8008a46:	47c0      	blx	r8
 8008a48:	4307      	orrs	r7, r0
 8008a4a:	3568      	adds	r5, #104	; 0x68
 8008a4c:	e7e9      	b.n	8008a22 <_fwalk_reent+0x12>

08008a4e <__retarget_lock_init_recursive>:
 8008a4e:	4770      	bx	lr

08008a50 <__retarget_lock_acquire_recursive>:
 8008a50:	4770      	bx	lr

08008a52 <__retarget_lock_release_recursive>:
 8008a52:	4770      	bx	lr

08008a54 <__swhatbuf_r>:
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	460e      	mov	r6, r1
 8008a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5c:	2900      	cmp	r1, #0
 8008a5e:	b096      	sub	sp, #88	; 0x58
 8008a60:	4614      	mov	r4, r2
 8008a62:	461d      	mov	r5, r3
 8008a64:	da08      	bge.n	8008a78 <__swhatbuf_r+0x24>
 8008a66:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	602a      	str	r2, [r5, #0]
 8008a6e:	061a      	lsls	r2, r3, #24
 8008a70:	d410      	bmi.n	8008a94 <__swhatbuf_r+0x40>
 8008a72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a76:	e00e      	b.n	8008a96 <__swhatbuf_r+0x42>
 8008a78:	466a      	mov	r2, sp
 8008a7a:	f000 f903 	bl	8008c84 <_fstat_r>
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	dbf1      	blt.n	8008a66 <__swhatbuf_r+0x12>
 8008a82:	9a01      	ldr	r2, [sp, #4]
 8008a84:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a88:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a8c:	425a      	negs	r2, r3
 8008a8e:	415a      	adcs	r2, r3
 8008a90:	602a      	str	r2, [r5, #0]
 8008a92:	e7ee      	b.n	8008a72 <__swhatbuf_r+0x1e>
 8008a94:	2340      	movs	r3, #64	; 0x40
 8008a96:	2000      	movs	r0, #0
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	b016      	add	sp, #88	; 0x58
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008aa0 <__smakebuf_r>:
 8008aa0:	898b      	ldrh	r3, [r1, #12]
 8008aa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008aa4:	079d      	lsls	r5, r3, #30
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	d507      	bpl.n	8008abc <__smakebuf_r+0x1c>
 8008aac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	6123      	str	r3, [r4, #16]
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	6163      	str	r3, [r4, #20]
 8008ab8:	b002      	add	sp, #8
 8008aba:	bd70      	pop	{r4, r5, r6, pc}
 8008abc:	ab01      	add	r3, sp, #4
 8008abe:	466a      	mov	r2, sp
 8008ac0:	f7ff ffc8 	bl	8008a54 <__swhatbuf_r>
 8008ac4:	9900      	ldr	r1, [sp, #0]
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f7ff f963 	bl	8007d94 <_malloc_r>
 8008ace:	b948      	cbnz	r0, 8008ae4 <__smakebuf_r+0x44>
 8008ad0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad4:	059a      	lsls	r2, r3, #22
 8008ad6:	d4ef      	bmi.n	8008ab8 <__smakebuf_r+0x18>
 8008ad8:	f023 0303 	bic.w	r3, r3, #3
 8008adc:	f043 0302 	orr.w	r3, r3, #2
 8008ae0:	81a3      	strh	r3, [r4, #12]
 8008ae2:	e7e3      	b.n	8008aac <__smakebuf_r+0xc>
 8008ae4:	4b0d      	ldr	r3, [pc, #52]	; (8008b1c <__smakebuf_r+0x7c>)
 8008ae6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	6020      	str	r0, [r4, #0]
 8008aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af0:	81a3      	strh	r3, [r4, #12]
 8008af2:	9b00      	ldr	r3, [sp, #0]
 8008af4:	6163      	str	r3, [r4, #20]
 8008af6:	9b01      	ldr	r3, [sp, #4]
 8008af8:	6120      	str	r0, [r4, #16]
 8008afa:	b15b      	cbz	r3, 8008b14 <__smakebuf_r+0x74>
 8008afc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 f8d1 	bl	8008ca8 <_isatty_r>
 8008b06:	b128      	cbz	r0, 8008b14 <__smakebuf_r+0x74>
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	f023 0303 	bic.w	r3, r3, #3
 8008b0e:	f043 0301 	orr.w	r3, r3, #1
 8008b12:	81a3      	strh	r3, [r4, #12]
 8008b14:	89a0      	ldrh	r0, [r4, #12]
 8008b16:	4305      	orrs	r5, r0
 8008b18:	81a5      	strh	r5, [r4, #12]
 8008b1a:	e7cd      	b.n	8008ab8 <__smakebuf_r+0x18>
 8008b1c:	080088ad 	.word	0x080088ad

08008b20 <_malloc_usable_size_r>:
 8008b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b24:	1f18      	subs	r0, r3, #4
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	bfbc      	itt	lt
 8008b2a:	580b      	ldrlt	r3, [r1, r0]
 8008b2c:	18c0      	addlt	r0, r0, r3
 8008b2e:	4770      	bx	lr

08008b30 <_raise_r>:
 8008b30:	291f      	cmp	r1, #31
 8008b32:	b538      	push	{r3, r4, r5, lr}
 8008b34:	4604      	mov	r4, r0
 8008b36:	460d      	mov	r5, r1
 8008b38:	d904      	bls.n	8008b44 <_raise_r+0x14>
 8008b3a:	2316      	movs	r3, #22
 8008b3c:	6003      	str	r3, [r0, #0]
 8008b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b46:	b112      	cbz	r2, 8008b4e <_raise_r+0x1e>
 8008b48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b4c:	b94b      	cbnz	r3, 8008b62 <_raise_r+0x32>
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f000 f830 	bl	8008bb4 <_getpid_r>
 8008b54:	462a      	mov	r2, r5
 8008b56:	4601      	mov	r1, r0
 8008b58:	4620      	mov	r0, r4
 8008b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b5e:	f000 b817 	b.w	8008b90 <_kill_r>
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d00a      	beq.n	8008b7c <_raise_r+0x4c>
 8008b66:	1c59      	adds	r1, r3, #1
 8008b68:	d103      	bne.n	8008b72 <_raise_r+0x42>
 8008b6a:	2316      	movs	r3, #22
 8008b6c:	6003      	str	r3, [r0, #0]
 8008b6e:	2001      	movs	r0, #1
 8008b70:	e7e7      	b.n	8008b42 <_raise_r+0x12>
 8008b72:	2400      	movs	r4, #0
 8008b74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b78:	4628      	mov	r0, r5
 8008b7a:	4798      	blx	r3
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	e7e0      	b.n	8008b42 <_raise_r+0x12>

08008b80 <raise>:
 8008b80:	4b02      	ldr	r3, [pc, #8]	; (8008b8c <raise+0xc>)
 8008b82:	4601      	mov	r1, r0
 8008b84:	6818      	ldr	r0, [r3, #0]
 8008b86:	f7ff bfd3 	b.w	8008b30 <_raise_r>
 8008b8a:	bf00      	nop
 8008b8c:	20000184 	.word	0x20000184

08008b90 <_kill_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	4d07      	ldr	r5, [pc, #28]	; (8008bb0 <_kill_r+0x20>)
 8008b94:	2300      	movs	r3, #0
 8008b96:	4604      	mov	r4, r0
 8008b98:	4608      	mov	r0, r1
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	602b      	str	r3, [r5, #0]
 8008b9e:	f7f9 fd9f 	bl	80026e0 <_kill>
 8008ba2:	1c43      	adds	r3, r0, #1
 8008ba4:	d102      	bne.n	8008bac <_kill_r+0x1c>
 8008ba6:	682b      	ldr	r3, [r5, #0]
 8008ba8:	b103      	cbz	r3, 8008bac <_kill_r+0x1c>
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	bd38      	pop	{r3, r4, r5, pc}
 8008bae:	bf00      	nop
 8008bb0:	20000634 	.word	0x20000634

08008bb4 <_getpid_r>:
 8008bb4:	f7f9 bd8c 	b.w	80026d0 <_getpid>

08008bb8 <__sread>:
 8008bb8:	b510      	push	{r4, lr}
 8008bba:	460c      	mov	r4, r1
 8008bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc0:	f000 f894 	bl	8008cec <_read_r>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	bfab      	itete	ge
 8008bc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bca:	89a3      	ldrhlt	r3, [r4, #12]
 8008bcc:	181b      	addge	r3, r3, r0
 8008bce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bd2:	bfac      	ite	ge
 8008bd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bd6:	81a3      	strhlt	r3, [r4, #12]
 8008bd8:	bd10      	pop	{r4, pc}

08008bda <__swrite>:
 8008bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bde:	461f      	mov	r7, r3
 8008be0:	898b      	ldrh	r3, [r1, #12]
 8008be2:	05db      	lsls	r3, r3, #23
 8008be4:	4605      	mov	r5, r0
 8008be6:	460c      	mov	r4, r1
 8008be8:	4616      	mov	r6, r2
 8008bea:	d505      	bpl.n	8008bf8 <__swrite+0x1e>
 8008bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f000 f868 	bl	8008cc8 <_lseek_r>
 8008bf8:	89a3      	ldrh	r3, [r4, #12]
 8008bfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c02:	81a3      	strh	r3, [r4, #12]
 8008c04:	4632      	mov	r2, r6
 8008c06:	463b      	mov	r3, r7
 8008c08:	4628      	mov	r0, r5
 8008c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c0e:	f000 b817 	b.w	8008c40 <_write_r>

08008c12 <__sseek>:
 8008c12:	b510      	push	{r4, lr}
 8008c14:	460c      	mov	r4, r1
 8008c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c1a:	f000 f855 	bl	8008cc8 <_lseek_r>
 8008c1e:	1c43      	adds	r3, r0, #1
 8008c20:	89a3      	ldrh	r3, [r4, #12]
 8008c22:	bf15      	itete	ne
 8008c24:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c2e:	81a3      	strheq	r3, [r4, #12]
 8008c30:	bf18      	it	ne
 8008c32:	81a3      	strhne	r3, [r4, #12]
 8008c34:	bd10      	pop	{r4, pc}

08008c36 <__sclose>:
 8008c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c3a:	f000 b813 	b.w	8008c64 <_close_r>
	...

08008c40 <_write_r>:
 8008c40:	b538      	push	{r3, r4, r5, lr}
 8008c42:	4d07      	ldr	r5, [pc, #28]	; (8008c60 <_write_r+0x20>)
 8008c44:	4604      	mov	r4, r0
 8008c46:	4608      	mov	r0, r1
 8008c48:	4611      	mov	r1, r2
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	602a      	str	r2, [r5, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f7f9 fd7d 	bl	800274e <_write>
 8008c54:	1c43      	adds	r3, r0, #1
 8008c56:	d102      	bne.n	8008c5e <_write_r+0x1e>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	b103      	cbz	r3, 8008c5e <_write_r+0x1e>
 8008c5c:	6023      	str	r3, [r4, #0]
 8008c5e:	bd38      	pop	{r3, r4, r5, pc}
 8008c60:	20000634 	.word	0x20000634

08008c64 <_close_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4d06      	ldr	r5, [pc, #24]	; (8008c80 <_close_r+0x1c>)
 8008c68:	2300      	movs	r3, #0
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	4608      	mov	r0, r1
 8008c6e:	602b      	str	r3, [r5, #0]
 8008c70:	f7f9 fd89 	bl	8002786 <_close>
 8008c74:	1c43      	adds	r3, r0, #1
 8008c76:	d102      	bne.n	8008c7e <_close_r+0x1a>
 8008c78:	682b      	ldr	r3, [r5, #0]
 8008c7a:	b103      	cbz	r3, 8008c7e <_close_r+0x1a>
 8008c7c:	6023      	str	r3, [r4, #0]
 8008c7e:	bd38      	pop	{r3, r4, r5, pc}
 8008c80:	20000634 	.word	0x20000634

08008c84 <_fstat_r>:
 8008c84:	b538      	push	{r3, r4, r5, lr}
 8008c86:	4d07      	ldr	r5, [pc, #28]	; (8008ca4 <_fstat_r+0x20>)
 8008c88:	2300      	movs	r3, #0
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	4608      	mov	r0, r1
 8008c8e:	4611      	mov	r1, r2
 8008c90:	602b      	str	r3, [r5, #0]
 8008c92:	f7f9 fd84 	bl	800279e <_fstat>
 8008c96:	1c43      	adds	r3, r0, #1
 8008c98:	d102      	bne.n	8008ca0 <_fstat_r+0x1c>
 8008c9a:	682b      	ldr	r3, [r5, #0]
 8008c9c:	b103      	cbz	r3, 8008ca0 <_fstat_r+0x1c>
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	bd38      	pop	{r3, r4, r5, pc}
 8008ca2:	bf00      	nop
 8008ca4:	20000634 	.word	0x20000634

08008ca8 <_isatty_r>:
 8008ca8:	b538      	push	{r3, r4, r5, lr}
 8008caa:	4d06      	ldr	r5, [pc, #24]	; (8008cc4 <_isatty_r+0x1c>)
 8008cac:	2300      	movs	r3, #0
 8008cae:	4604      	mov	r4, r0
 8008cb0:	4608      	mov	r0, r1
 8008cb2:	602b      	str	r3, [r5, #0]
 8008cb4:	f7f9 fd83 	bl	80027be <_isatty>
 8008cb8:	1c43      	adds	r3, r0, #1
 8008cba:	d102      	bne.n	8008cc2 <_isatty_r+0x1a>
 8008cbc:	682b      	ldr	r3, [r5, #0]
 8008cbe:	b103      	cbz	r3, 8008cc2 <_isatty_r+0x1a>
 8008cc0:	6023      	str	r3, [r4, #0]
 8008cc2:	bd38      	pop	{r3, r4, r5, pc}
 8008cc4:	20000634 	.word	0x20000634

08008cc8 <_lseek_r>:
 8008cc8:	b538      	push	{r3, r4, r5, lr}
 8008cca:	4d07      	ldr	r5, [pc, #28]	; (8008ce8 <_lseek_r+0x20>)
 8008ccc:	4604      	mov	r4, r0
 8008cce:	4608      	mov	r0, r1
 8008cd0:	4611      	mov	r1, r2
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	602a      	str	r2, [r5, #0]
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	f7f9 fd7c 	bl	80027d4 <_lseek>
 8008cdc:	1c43      	adds	r3, r0, #1
 8008cde:	d102      	bne.n	8008ce6 <_lseek_r+0x1e>
 8008ce0:	682b      	ldr	r3, [r5, #0]
 8008ce2:	b103      	cbz	r3, 8008ce6 <_lseek_r+0x1e>
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	bd38      	pop	{r3, r4, r5, pc}
 8008ce8:	20000634 	.word	0x20000634

08008cec <_read_r>:
 8008cec:	b538      	push	{r3, r4, r5, lr}
 8008cee:	4d07      	ldr	r5, [pc, #28]	; (8008d0c <_read_r+0x20>)
 8008cf0:	4604      	mov	r4, r0
 8008cf2:	4608      	mov	r0, r1
 8008cf4:	4611      	mov	r1, r2
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	602a      	str	r2, [r5, #0]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	f7f9 fd0a 	bl	8002714 <_read>
 8008d00:	1c43      	adds	r3, r0, #1
 8008d02:	d102      	bne.n	8008d0a <_read_r+0x1e>
 8008d04:	682b      	ldr	r3, [r5, #0]
 8008d06:	b103      	cbz	r3, 8008d0a <_read_r+0x1e>
 8008d08:	6023      	str	r3, [r4, #0]
 8008d0a:	bd38      	pop	{r3, r4, r5, pc}
 8008d0c:	20000634 	.word	0x20000634

08008d10 <_init>:
 8008d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d12:	bf00      	nop
 8008d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d16:	bc08      	pop	{r3}
 8008d18:	469e      	mov	lr, r3
 8008d1a:	4770      	bx	lr

08008d1c <_fini>:
 8008d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1e:	bf00      	nop
 8008d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d22:	bc08      	pop	{r3}
 8008d24:	469e      	mov	lr, r3
 8008d26:	4770      	bx	lr
