19:37:24 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
19:37:29 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
19:37:31 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
20:17:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1435882620965,  Project:1435871353811
20:17:04 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:17:06 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
20:17:23 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:18:10 INFO  : 
20:18:16 INFO  : Updating hardware inferred compiler options for application_cpu_0.
20:18:16 INFO  : Clearing existing target manager status.
20:18:16 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
20:18:22 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
20:18:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:41:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1435884109689,  Project:1435882620965
20:41:50 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:41:52 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
20:42:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:42:31 INFO  : 
20:42:41 INFO  : Updating hardware inferred compiler options for application_cpu_0.
20:42:41 INFO  : Clearing existing target manager status.
20:42:41 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
20:42:41 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
20:42:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:36:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1435885914936,  Project:1435884109689
21:36:56 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:36:59 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
21:37:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:37:37 INFO  : 
21:37:46 INFO  : Updating hardware inferred compiler options for application_cpu_0.
21:37:46 INFO  : Clearing existing target manager status.
21:37:46 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:37:46 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:37:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:25:23 INFO  : System reset is completed.
11:25:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:25:29 INFO  : ps7_init is completed.
11:25:29 INFO  : ps7_post_config is completed.
11:25:32 INFO  : Memory regions updated for context APU
11:25:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:28:57 INFO  : System reset is completed.
11:29:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:29:03 INFO  : ps7_init is completed.
11:29:03 INFO  : ps7_post_config is completed.
11:29:04 INFO  : Memory regions updated for context APU
11:29:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:35:06 INFO  : System reset is completed.
11:35:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:35:11 INFO  : ps7_init is completed.
11:35:11 INFO  : ps7_post_config is completed.
11:35:16 INFO  : Memory regions updated for context APU
11:35:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:36:24 INFO  : System reset is completed.
11:36:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:36:29 INFO  : ps7_init is completed.
11:36:29 INFO  : ps7_post_config is completed.
11:36:30 INFO  : Memory regions updated for context APU
11:36:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:39:46 INFO  : System reset is completed.
11:39:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:39:52 INFO  : ps7_init is completed.
11:39:52 INFO  : ps7_post_config is completed.
11:39:55 INFO  : Memory regions updated for context APU
11:39:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:40:32 INFO  : System reset is completed.
11:40:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:40:36 INFO  : ps7_init is completed.
11:40:36 INFO  : ps7_post_config is completed.
11:40:37 INFO  : Memory regions updated for context APU
11:40:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:45:20 INFO  : System reset is completed.
11:45:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:45:25 INFO  : ps7_init is completed.
11:45:25 INFO  : ps7_post_config is completed.
11:45:26 INFO  : Memory regions updated for context APU
11:45:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:48:14 INFO  : System reset is completed.
11:48:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:48:18 INFO  : ps7_init is completed.
11:48:18 INFO  : ps7_post_config is completed.
11:48:20 INFO  : Memory regions updated for context APU
11:48:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:55:46 INFO  : System reset is completed.
11:55:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:55:52 INFO  : ps7_init is completed.
11:55:52 INFO  : ps7_post_config is completed.
11:55:53 INFO  : Memory regions updated for context APU
11:55:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:58:04 INFO  : System reset is completed.
11:58:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:58:09 INFO  : ps7_init is completed.
11:58:09 INFO  : ps7_post_config is completed.
11:58:11 INFO  : Memory regions updated for context APU
11:58:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:01:02 INFO  : System reset is completed.
12:01:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:01:07 INFO  : ps7_init is completed.
12:01:07 INFO  : ps7_post_config is completed.
12:01:09 INFO  : Memory regions updated for context APU
12:01:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:07:41 INFO  : System reset is completed.
12:07:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:07:46 INFO  : ps7_init is completed.
12:07:46 INFO  : ps7_post_config is completed.
12:07:47 INFO  : Memory regions updated for context APU
12:07:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:10:17 INFO  : System reset is completed.
12:10:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:10:22 INFO  : ps7_init is completed.
12:10:22 INFO  : ps7_post_config is completed.
12:10:23 INFO  : Memory regions updated for context APU
12:10:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:17:09 INFO  : System reset is completed.
12:17:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:17:14 INFO  : ps7_init is completed.
12:17:14 INFO  : ps7_post_config is completed.
12:17:16 INFO  : Memory regions updated for context APU
12:17:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:41:00 INFO  : System reset is completed.
12:41:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:41:06 INFO  : ps7_init is completed.
12:41:06 INFO  : ps7_post_config is completed.
12:41:07 INFO  : Memory regions updated for context APU
12:41:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:42:35 INFO  : System reset is completed.
12:42:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:42:39 INFO  : ps7_init is completed.
12:42:39 INFO  : ps7_post_config is completed.
12:42:42 INFO  : Memory regions updated for context APU
12:42:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:10:39 INFO  : System reset is completed.
16:10:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:10:43 INFO  : ps7_init is completed.
16:10:43 INFO  : ps7_post_config is completed.
16:10:44 INFO  : Memory regions updated for context APU
16:10:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:13:15 INFO  : System reset is completed.
16:13:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:13:21 INFO  : ps7_init is completed.
16:13:21 INFO  : ps7_post_config is completed.
16:13:23 INFO  : Memory regions updated for context APU
16:13:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:27:04 INFO  : System reset is completed.
16:27:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:27:09 INFO  : ps7_init is completed.
16:27:09 INFO  : ps7_post_config is completed.
16:27:10 INFO  : Memory regions updated for context APU
16:27:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:39:35 INFO  : System reset is completed.
16:39:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:39:38 INFO  : ps7_init is completed.
16:39:38 INFO  : ps7_post_config is completed.
16:39:40 INFO  : Memory regions updated for context APU
16:39:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:22:51 INFO  : System reset is completed.
19:22:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:22:55 INFO  : ps7_init is completed.
19:22:55 INFO  : ps7_post_config is completed.
19:22:56 INFO  : Memory regions updated for context APU
19:22:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:29:09 INFO  : System reset is completed.
19:29:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:29:16 INFO  : ps7_init is completed.
19:29:17 INFO  : ps7_post_config is completed.
19:29:18 INFO  : Memory regions updated for context APU
19:29:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:33:50 INFO  : System reset is completed.
19:33:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:33:54 INFO  : ps7_init is completed.
19:33:54 INFO  : ps7_post_config is completed.
19:33:56 INFO  : Memory regions updated for context APU
19:33:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:06:38 INFO  : System reset is completed.
20:06:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:06:44 INFO  : ps7_init is completed.
20:06:44 INFO  : ps7_post_config is completed.
20:06:46 INFO  : Memory regions updated for context APU
20:06:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:25:59 INFO  : System reset is completed.
21:26:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:26:03 INFO  : ps7_init is completed.
21:26:03 INFO  : ps7_post_config is completed.
21:26:04 INFO  : Memory regions updated for context APU
21:26:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:28:39 INFO  : System reset is completed.
21:28:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:28:47 INFO  : ps7_init is completed.
21:28:47 INFO  : ps7_post_config is completed.
21:28:49 INFO  : Memory regions updated for context APU
21:28:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:31:01 INFO  : System reset is completed.
21:31:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:31:07 INFO  : ps7_init is completed.
21:31:07 INFO  : ps7_post_config is completed.
21:31:09 INFO  : Memory regions updated for context APU
21:31:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:41:28 INFO  : System reset is completed.
21:41:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:41:33 INFO  : ps7_init is completed.
21:41:33 INFO  : ps7_post_config is completed.
21:41:34 INFO  : Memory regions updated for context APU
21:41:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:43:09 INFO  : System reset is completed.
21:43:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:43:14 INFO  : ps7_init is completed.
21:43:15 INFO  : ps7_post_config is completed.
21:43:15 INFO  : Memory regions updated for context APU
21:43:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:45:18 INFO  : System reset is completed.
21:45:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:45:23 INFO  : ps7_init is completed.
21:45:23 INFO  : ps7_post_config is completed.
21:45:24 INFO  : Memory regions updated for context APU
21:45:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:52:41 INFO  : System reset is completed.
21:52:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:52:46 INFO  : ps7_init is completed.
21:52:46 INFO  : ps7_post_config is completed.
21:52:47 INFO  : Memory regions updated for context APU
21:52:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:53:45 INFO  : System reset is completed.
21:53:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:53:51 INFO  : ps7_init is completed.
21:53:51 INFO  : ps7_post_config is completed.
21:53:53 INFO  : Memory regions updated for context APU
21:53:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:56:18 INFO  : System reset is completed.
21:56:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:56:23 INFO  : ps7_init is completed.
21:56:23 INFO  : ps7_post_config is completed.
21:56:25 INFO  : Memory regions updated for context APU
21:56:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:58:25 INFO  : System reset is completed.
21:58:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:58:30 INFO  : ps7_init is completed.
21:58:30 INFO  : ps7_post_config is completed.
21:58:31 INFO  : Memory regions updated for context APU
21:58:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:59:41 INFO  : System reset is completed.
21:59:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:59:46 INFO  : ps7_init is completed.
21:59:46 INFO  : ps7_post_config is completed.
21:59:49 INFO  : Memory regions updated for context APU
21:59:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:01:27 INFO  : System reset is completed.
22:01:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:01:32 INFO  : ps7_init is completed.
22:01:32 INFO  : ps7_post_config is completed.
22:01:33 INFO  : Memory regions updated for context APU
22:01:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
09:49:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1436238491205,  Project:1435885914936
09:49:39 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:49:40 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
09:50:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:50:41 INFO  : 
09:50:50 INFO  : Updating hardware inferred compiler options for application_cpu_0.
09:50:50 INFO  : Clearing existing target manager status.
09:50:50 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
09:50:51 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
09:50:51 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
09:50:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:53:40 INFO  : System reset is completed.
09:53:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:53:45 INFO  : ps7_init is completed.
09:53:45 INFO  : ps7_post_config is completed.
09:53:46 INFO  : Memory regions updated for context APU
09:53:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
09:57:18 INFO  : System reset is completed.
09:57:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:57:24 INFO  : ps7_init is completed.
09:57:24 INFO  : ps7_post_config is completed.
09:57:25 INFO  : Memory regions updated for context APU
09:57:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:07:01 INFO  : System reset is completed.
10:07:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:07:05 INFO  : ps7_init is completed.
10:07:05 INFO  : ps7_post_config is completed.
10:07:07 INFO  : Memory regions updated for context APU
10:07:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:15:53 INFO  : System reset is completed.
10:15:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:15:57 INFO  : ps7_init is completed.
10:15:57 INFO  : ps7_post_config is completed.
10:15:58 INFO  : Memory regions updated for context APU
10:15:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:16:43 INFO  : System reset is completed.
10:16:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:16:47 INFO  : ps7_init is completed.
10:16:47 INFO  : ps7_post_config is completed.
10:16:47 INFO  : Memory regions updated for context APU
10:16:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:17:45 INFO  : System reset is completed.
10:17:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:17:48 INFO  : ps7_init is completed.
10:17:49 INFO  : ps7_post_config is completed.
10:17:49 INFO  : Memory regions updated for context APU
10:17:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:18:35 INFO  : System reset is completed.
10:18:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:18:40 INFO  : ps7_init is completed.
10:18:40 INFO  : ps7_post_config is completed.
10:18:41 INFO  : Memory regions updated for context APU
10:18:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:44:17 INFO  : System reset is completed.
10:44:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:44:23 INFO  : ps7_init is completed.
10:44:23 INFO  : ps7_post_config is completed.
10:44:24 INFO  : Memory regions updated for context APU
10:44:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:45:18 INFO  : System reset is completed.
10:45:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:45:21 INFO  : ps7_init is completed.
10:45:21 INFO  : ps7_post_config is completed.
10:45:22 INFO  : Memory regions updated for context APU
10:45:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:03:58 INFO  : System reset is completed.
11:04:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:04:05 INFO  : ps7_init is completed.
11:04:05 INFO  : ps7_post_config is completed.
11:04:07 INFO  : Memory regions updated for context APU
11:04:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:05:26 INFO  : System reset is completed.
11:05:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:05:31 INFO  : ps7_init is completed.
11:05:31 INFO  : ps7_post_config is completed.
11:05:34 INFO  : Memory regions updated for context APU
11:05:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:08:59 INFO  : System reset is completed.
11:09:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:09:04 INFO  : ps7_init is completed.
11:09:04 INFO  : ps7_post_config is completed.
11:09:08 INFO  : Memory regions updated for context APU
11:09:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:11:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1436280637631,  Project:1436238491205
11:11:22 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:11:25 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
11:11:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:12:00 INFO  : 
11:12:08 INFO  : Updating hardware inferred compiler options for application_cpu_0.
11:12:08 INFO  : Clearing existing target manager status.
11:12:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:17:20 INFO  : System reset is completed.
11:17:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:17:25 INFO  : ps7_init is completed.
11:17:25 INFO  : ps7_post_config is completed.
11:17:27 INFO  : Memory regions updated for context APU
11:17:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:18:00 INFO  : System reset is completed.
11:18:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:18:06 INFO  : ps7_init is completed.
11:18:06 INFO  : ps7_post_config is completed.
11:18:09 INFO  : Memory regions updated for context APU
11:18:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:28:38 INFO  : System reset is completed.
11:28:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:28:45 INFO  : ps7_init is completed.
11:28:45 INFO  : ps7_post_config is completed.
11:28:46 INFO  : Memory regions updated for context APU
11:28:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:30:57 INFO  : System reset is completed.
11:31:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:31:01 INFO  : ps7_init is completed.
11:31:01 INFO  : ps7_post_config is completed.
11:31:03 INFO  : Memory regions updated for context APU
11:31:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:04:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1436284753828,  Project:1436280637631
12:04:22 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:04:41 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
12:05:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:05:17 INFO  : 
12:05:24 INFO  : Updating hardware inferred compiler options for application_cpu_0.
12:05:24 INFO  : Clearing existing target manager status.
12:05:24 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
12:11:01 INFO  : System reset is completed.
12:11:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:11:07 INFO  : ps7_init is completed.
12:11:07 INFO  : ps7_post_config is completed.
12:11:08 INFO  : Memory regions updated for context APU
12:11:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:30:15 INFO  : System reset is completed.
13:30:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:30:20 INFO  : ps7_init is completed.
13:30:20 INFO  : ps7_post_config is completed.
13:30:23 INFO  : Memory regions updated for context APU
13:30:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:46:37 INFO  : System reset is completed.
13:46:40 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:46:41 INFO  : ps7_init is completed.
13:46:41 INFO  : ps7_post_config is completed.
13:46:43 INFO  : Memory regions updated for context APU
13:46:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:48:18 INFO  : System reset is completed.
13:48:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:48:23 INFO  : ps7_init is completed.
13:48:23 INFO  : ps7_post_config is completed.
13:48:24 INFO  : Memory regions updated for context APU
13:48:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:51:49 INFO  : System reset is completed.
13:51:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:51:55 INFO  : ps7_init is completed.
13:51:56 INFO  : ps7_post_config is completed.
13:51:58 INFO  : Memory regions updated for context APU
13:51:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:56:41 INFO  : System reset is completed.
13:56:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:56:46 INFO  : ps7_init is completed.
13:56:47 INFO  : ps7_post_config is completed.
13:56:47 INFO  : Memory regions updated for context APU
13:56:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:58:46 INFO  : System reset is completed.
13:58:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:58:51 INFO  : ps7_init is completed.
13:58:51 INFO  : ps7_post_config is completed.
13:58:52 INFO  : Memory regions updated for context APU
13:58:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:04:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:07:11 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
14:07:14 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
14:07:14 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:38:06 INFO  : System reset is completed.
14:38:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:38:11 INFO  : ps7_init is completed.
14:38:11 INFO  : ps7_post_config is completed.
14:38:13 INFO  : Memory regions updated for context APU
14:38:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:48:52 INFO  : System reset is completed.
14:48:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:48:57 INFO  : ps7_init is completed.
14:48:57 INFO  : ps7_post_config is completed.
14:48:58 INFO  : Memory regions updated for context APU
14:48:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:54:52 INFO  : System reset is completed.
14:54:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:55:01 INFO  : ps7_init is completed.
14:55:01 INFO  : ps7_post_config is completed.
14:55:04 INFO  : Memory regions updated for context APU
14:55:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:11:37 INFO  : System reset is completed.
15:11:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:11:42 INFO  : ps7_init is completed.
15:11:42 INFO  : ps7_post_config is completed.
15:11:43 INFO  : Memory regions updated for context APU
15:11:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:23:02 INFO  : System reset is completed.
16:23:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:23:08 INFO  : ps7_init is completed.
16:23:08 INFO  : ps7_post_config is completed.
16:23:10 INFO  : Memory regions updated for context APU
16:23:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:40:22 INFO  : System reset is completed.
16:40:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:40:26 INFO  : ps7_init is completed.
16:40:26 INFO  : ps7_post_config is completed.
16:40:27 INFO  : Memory regions updated for context APU
16:40:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:46:29 INFO  : System reset is completed.
16:46:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:46:34 INFO  : ps7_init is completed.
16:46:34 INFO  : ps7_post_config is completed.
16:46:35 INFO  : Memory regions updated for context APU
16:46:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:06:45 INFO  : System reset is completed.
17:06:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:06:50 INFO  : ps7_init is completed.
17:06:50 INFO  : ps7_post_config is completed.
17:06:51 INFO  : Memory regions updated for context APU
17:06:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:15:33 INFO  : System reset is completed.
17:15:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:15:37 INFO  : ps7_init is completed.
17:15:37 INFO  : ps7_post_config is completed.
17:15:38 INFO  : Memory regions updated for context APU
17:15:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:32:24 INFO  : System reset is completed.
17:32:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:32:29 INFO  : ps7_init is completed.
17:32:29 INFO  : ps7_post_config is completed.
17:32:30 INFO  : Memory regions updated for context APU
17:32:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:43:49 INFO  : System reset is completed.
17:43:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:43:52 INFO  : ps7_init is completed.
17:43:52 INFO  : ps7_post_config is completed.
17:43:53 INFO  : Memory regions updated for context APU
17:43:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:44:35 INFO  : System reset is completed.
17:44:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:44:39 INFO  : ps7_init is completed.
17:44:39 INFO  : ps7_post_config is completed.
17:44:41 INFO  : Memory regions updated for context APU
17:44:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:45:09 INFO  : System reset is completed.
17:45:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:45:13 INFO  : ps7_init is completed.
17:45:13 INFO  : ps7_post_config is completed.
17:45:15 INFO  : Memory regions updated for context APU
17:45:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:45:56 INFO  : System reset is completed.
17:46:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:46:01 INFO  : ps7_init is completed.
17:46:01 INFO  : ps7_post_config is completed.
17:46:02 INFO  : Memory regions updated for context APU
17:46:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:46:57 INFO  : System reset is completed.
17:47:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:47:01 INFO  : ps7_init is completed.
17:47:01 INFO  : ps7_post_config is completed.
17:47:02 INFO  : Memory regions updated for context APU
17:47:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:49:13 INFO  : System reset is completed.
17:49:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:49:16 INFO  : ps7_init is completed.
17:49:16 INFO  : ps7_post_config is completed.
17:49:18 INFO  : Memory regions updated for context APU
17:49:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:51:17 INFO  : System reset is completed.
17:51:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:51:21 INFO  : ps7_init is completed.
17:51:21 INFO  : ps7_post_config is completed.
17:51:22 INFO  : Memory regions updated for context APU
17:51:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:13:31 INFO  : System reset is completed.
18:13:34 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:13:36 INFO  : ps7_init is completed.
18:13:36 INFO  : ps7_post_config is completed.
18:13:38 INFO  : Memory regions updated for context APU
18:13:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:16:23 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs
18:16:23 INFO  : Creating new bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\output.bif
18:16:27 INFO  : Bootgen command execution is done.
10:21:25 INFO  : System reset is completed.
10:21:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:21:32 INFO  : ps7_init is completed.
10:21:32 INFO  : ps7_post_config is completed.
10:21:33 INFO  : Memory regions updated for context APU
10:21:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:28:52 INFO  : System reset is completed.
10:28:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:28:57 INFO  : ps7_init is completed.
10:28:57 INFO  : ps7_post_config is completed.
10:28:59 INFO  : Memory regions updated for context APU
10:29:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:42:02 INFO  : System reset is completed.
12:42:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:42:07 INFO  : ps7_init is completed.
12:42:07 INFO  : ps7_post_config is completed.
12:42:08 INFO  : Memory regions updated for context APU
12:42:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:21:58 INFO  : System reset is completed.
13:22:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:22:02 INFO  : ps7_init is completed.
13:22:02 INFO  : ps7_post_config is completed.
13:22:03 INFO  : Memory regions updated for context APU
13:22:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:32:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1436376744254,  Project:1436284753828
13:32:50 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:32:56 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
13:34:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:35:02 INFO  : 
13:35:04 INFO  : 
13:35:12 INFO  : Updating hardware inferred compiler options for application_cpu_0.
13:35:12 INFO  : Updating hardware inferred compiler options for fsbl.
13:35:12 INFO  : Clearing existing target manager status.
13:35:12 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
13:35:13 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
13:35:13 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
13:35:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:33:34 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
14:33:34 ERROR : Timeout occured while waiting to get reply for command "xload hw C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/system.hdf"
14:33:55 INFO  : System reset is completed.
14:33:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:34:02 INFO  : ps7_init is completed.
14:34:02 INFO  : ps7_post_config is completed.
14:34:04 INFO  : Memory regions updated for context APU
14:34:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:36:11 INFO  : System reset is completed.
14:36:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:36:14 INFO  : ps7_init is completed.
14:36:15 INFO  : ps7_post_config is completed.
14:36:17 INFO  : Memory regions updated for context APU
14:36:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:38:26 INFO  : System reset is completed.
14:38:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:38:31 INFO  : ps7_init is completed.
14:38:32 INFO  : ps7_post_config is completed.
14:38:32 INFO  : Memory regions updated for context APU
14:38:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:45:53 INFO  : System reset is completed.
14:45:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:45:58 INFO  : ps7_init is completed.
14:45:58 INFO  : ps7_post_config is completed.
14:46:00 INFO  : Memory regions updated for context APU
14:46:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:48:51 INFO  : System reset is completed.
14:48:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:48:56 INFO  : ps7_init is completed.
14:48:56 INFO  : ps7_post_config is completed.
14:48:56 INFO  : Memory regions updated for context APU
14:48:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:38:27 INFO  : System reset is completed.
16:38:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:38:32 INFO  : ps7_init is completed.
16:38:32 INFO  : ps7_post_config is completed.
16:38:33 INFO  : Memory regions updated for context APU
16:38:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:41:07 INFO  : System reset is completed.
16:41:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:41:12 INFO  : ps7_init is completed.
16:41:12 INFO  : ps7_post_config is completed.
16:41:13 INFO  : Memory regions updated for context APU
16:41:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:43:54 INFO  : System reset is completed.
16:43:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:43:59 INFO  : ps7_init is completed.
16:43:59 INFO  : ps7_post_config is completed.
16:44:00 INFO  : Memory regions updated for context APU
16:44:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:00:06 INFO  : System reset is completed.
17:00:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:00:11 INFO  : ps7_init is completed.
17:00:11 INFO  : ps7_post_config is completed.
17:00:12 INFO  : Memory regions updated for context APU
17:00:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:07:46 INFO  : System reset is completed.
17:07:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:07:49 INFO  : ps7_init is completed.
17:07:50 INFO  : ps7_post_config is completed.
17:07:50 INFO  : Memory regions updated for context APU
17:07:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:37:43 INFO  : System reset is completed.
17:37:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:37:48 INFO  : ps7_init is completed.
17:37:48 INFO  : ps7_post_config is completed.
17:37:49 INFO  : Memory regions updated for context APU
17:37:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:39:15 INFO  : System reset is completed.
17:39:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:39:20 INFO  : ps7_init is completed.
17:39:20 INFO  : ps7_post_config is completed.
17:39:21 INFO  : Memory regions updated for context APU
17:39:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:04:53 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.bin
18:04:58 INFO  : Bootgen command execution is done.
18:06:18 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
18:06:21 INFO  : Bootgen command execution is done.
18:14:52 INFO  : System reset is completed.
18:14:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:14:57 INFO  : ps7_init is completed.
18:14:57 INFO  : ps7_post_config is completed.
18:14:58 INFO  : Memory regions updated for context APU
18:14:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:21:34 INFO  : System reset is completed.
18:21:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:21:38 INFO  : ps7_init is completed.
18:21:38 INFO  : ps7_post_config is completed.
18:21:39 INFO  : Memory regions updated for context APU
18:21:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:35:05 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
18:35:08 INFO  : Bootgen command execution is done.
18:42:13 INFO  : System reset is completed.
18:42:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:42:18 INFO  : ps7_init is completed.
18:42:18 INFO  : ps7_post_config is completed.
18:42:18 INFO  : Memory regions updated for context APU
18:42:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:55:32 INFO  : System reset is completed.
18:55:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:55:36 INFO  : ps7_init is completed.
18:55:36 INFO  : ps7_post_config is completed.
18:55:37 INFO  : Memory regions updated for context APU
18:55:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:24:59 INFO  : System reset is completed.
23:25:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:25:04 INFO  : ps7_init is completed.
23:25:04 INFO  : ps7_post_config is completed.
23:25:05 INFO  : Memory regions updated for context APU
23:25:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:53:58 INFO  : System reset is completed.
23:54:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:54:04 INFO  : ps7_init is completed.
23:54:04 INFO  : ps7_post_config is completed.
23:54:05 INFO  : Memory regions updated for context APU
23:54:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:30:10 INFO  : System reset is completed.
14:30:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:30:15 INFO  : ps7_init is completed.
14:30:15 INFO  : ps7_post_config is completed.
14:30:16 INFO  : Memory regions updated for context APU
14:30:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:27:12 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
17:27:15 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:27:15 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
17:29:22 INFO  : System reset is completed.
17:29:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:29:27 INFO  : ps7_init is completed.
17:29:27 INFO  : ps7_post_config is completed.
17:29:29 INFO  : Memory regions updated for context APU
17:29:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:21:42 INFO  : System reset is completed.
19:21:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:21:47 INFO  : ps7_init is completed.
19:21:47 INFO  : ps7_post_config is completed.
19:21:48 INFO  : Memory regions updated for context APU
19:21:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:22:42 INFO  : System reset is completed.
19:22:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:22:46 INFO  : ps7_init is completed.
19:22:47 INFO  : ps7_post_config is completed.
19:22:47 INFO  : Memory regions updated for context APU
19:22:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:20:34 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
20:20:35 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
20:20:36 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
20:21:33 INFO  : System reset is completed.
20:21:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:21:37 INFO  : ps7_init is completed.
20:21:37 INFO  : ps7_post_config is completed.
20:21:38 INFO  : Memory regions updated for context APU
20:21:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:47:32 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
20:47:46 INFO  : Bootgen command execution is done.
13:22:21 INFO  : System reset is completed.
13:22:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:22:27 INFO  : ps7_init is completed.
13:22:27 INFO  : ps7_post_config is completed.
13:22:27 INFO  : Memory regions updated for context APU
13:22:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:34:20 INFO  : System reset is completed.
13:34:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:34:27 INFO  : ps7_init is completed.
13:34:27 INFO  : ps7_post_config is completed.
13:34:28 INFO  : Memory regions updated for context APU
13:34:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:42:08 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
13:42:12 INFO  : Bootgen command execution is done.
14:03:52 INFO  : System reset is completed.
14:03:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:03:57 INFO  : ps7_init is completed.
14:03:57 INFO  : ps7_post_config is completed.
14:03:57 INFO  : Memory regions updated for context APU
14:03:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:10:41 INFO  : System reset is completed.
14:10:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:10:46 INFO  : ps7_init is completed.
14:10:46 INFO  : ps7_post_config is completed.
14:10:47 INFO  : Memory regions updated for context APU
14:10:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:23:25 INFO  : System reset is completed.
14:23:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:23:30 INFO  : ps7_init is completed.
14:23:30 INFO  : ps7_post_config is completed.
14:23:33 INFO  : Memory regions updated for context APU
14:23:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:53:16 INFO  : System reset is completed.
14:53:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:53:21 INFO  : ps7_init is completed.
14:53:21 INFO  : ps7_post_config is completed.
14:53:23 INFO  : Memory regions updated for context APU
14:53:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:09:01 INFO  : System reset is completed.
15:09:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:09:06 INFO  : ps7_init is completed.
15:09:06 INFO  : ps7_post_config is completed.
15:09:06 INFO  : Memory regions updated for context APU
15:09:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:15:17 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
15:15:20 INFO  : Bootgen command execution is done.
15:28:46 INFO  : System reset is completed.
15:28:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:28:50 INFO  : ps7_init is completed.
15:28:50 INFO  : ps7_post_config is completed.
15:28:51 INFO  : Memory regions updated for context APU
15:28:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:40:28 INFO  : System reset is completed.
16:40:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:40:34 INFO  : ps7_init is completed.
16:40:34 INFO  : ps7_post_config is completed.
16:40:35 INFO  : Memory regions updated for context APU
16:40:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:41:52 INFO  : System reset is completed.
16:41:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:41:56 INFO  : ps7_init is completed.
16:41:56 INFO  : ps7_post_config is completed.
16:41:57 INFO  : Memory regions updated for context APU
16:41:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:43:07 INFO  : System reset is completed.
16:43:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:43:12 INFO  : ps7_init is completed.
16:43:12 INFO  : ps7_post_config is completed.
16:43:13 INFO  : Memory regions updated for context APU
16:43:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:44:15 INFO  : System reset is completed.
16:44:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:44:19 INFO  : ps7_init is completed.
16:44:19 INFO  : ps7_post_config is completed.
16:44:19 INFO  : Memory regions updated for context APU
16:44:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:45:29 INFO  : System reset is completed.
16:45:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:45:33 INFO  : ps7_init is completed.
16:45:33 INFO  : ps7_post_config is completed.
16:45:34 INFO  : Memory regions updated for context APU
16:45:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:46:34 INFO  : System reset is completed.
16:46:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:46:38 INFO  : ps7_init is completed.
16:46:38 INFO  : ps7_post_config is completed.
16:46:41 INFO  : Memory regions updated for context APU
16:46:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:50:47 INFO  : System reset is completed.
16:50:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:50:52 INFO  : ps7_init is completed.
16:50:52 INFO  : ps7_post_config is completed.
16:50:53 INFO  : Memory regions updated for context APU
16:50:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:05:52 INFO  : System reset is completed.
17:05:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:05:57 INFO  : ps7_init is completed.
17:05:57 INFO  : ps7_post_config is completed.
17:05:58 INFO  : Memory regions updated for context APU
17:05:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:07:02 INFO  : System reset is completed.
17:07:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:07:07 INFO  : ps7_init is completed.
17:07:07 INFO  : ps7_post_config is completed.
17:07:08 INFO  : Memory regions updated for context APU
17:07:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:45:08 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
17:45:12 INFO  : Bootgen command execution is done.
19:04:52 INFO  : System reset is completed.
19:04:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:05:00 INFO  : ps7_init is completed.
19:05:00 INFO  : ps7_post_config is completed.
19:05:05 INFO  : Memory regions updated for context APU
19:05:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:05:17 INFO  : System reset is completed.
18:05:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:05:22 INFO  : ps7_init is completed.
18:05:22 INFO  : ps7_post_config is completed.
18:05:23 INFO  : Memory regions updated for context APU
18:05:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:13:36 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
18:13:40 INFO  : Bootgen command execution is done.
13:49:31 INFO  : System reset is completed.
13:49:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:49:36 INFO  : ps7_init is completed.
13:49:36 INFO  : ps7_post_config is completed.
13:49:42 INFO  : Memory regions updated for context APU
13:49:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:54:49 INFO  : System reset is completed.
13:54:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:54:53 INFO  : ps7_init is completed.
13:54:53 INFO  : ps7_post_config is completed.
13:54:54 INFO  : Memory regions updated for context APU
13:54:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:23:39 INFO  : System reset is completed.
14:23:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:23:45 INFO  : ps7_init is completed.
14:23:45 INFO  : ps7_post_config is completed.
14:23:46 INFO  : Memory regions updated for context APU
14:23:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:19:00 INFO  : System reset is completed.
15:19:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:19:05 INFO  : ps7_init is completed.
15:19:05 INFO  : ps7_post_config is completed.
15:19:06 INFO  : Memory regions updated for context APU
15:19:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:27:13 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
15:27:22 INFO  : Bootgen command execution is done.
17:22:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1437096093397,  Project:1436376744254
17:22:43 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:22:50 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
17:25:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:25:35 INFO  : 
17:25:37 INFO  : 
17:25:46 INFO  : Updating hardware inferred compiler options for application_cpu_0.
17:25:47 INFO  : Updating hardware inferred compiler options for fsbl.
17:25:47 INFO  : Clearing existing target manager status.
17:25:48 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
17:25:53 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
17:25:55 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
17:25:58 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
17:25:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:23:10 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:44:10 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
20:44:13 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
20:44:13 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
23:00:29 INFO  : System reset is completed.
23:00:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:00:35 INFO  : ps7_init is completed.
23:00:35 INFO  : ps7_post_config is completed.
23:00:36 INFO  : Memory regions updated for context APU
23:00:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:22:09 INFO  : System reset is completed.
23:22:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:22:13 INFO  : ps7_init is completed.
23:22:13 INFO  : ps7_post_config is completed.
23:22:13 INFO  : Memory regions updated for context APU
23:22:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:31:35 INFO  : System reset is completed.
23:31:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:31:42 INFO  : ps7_init is completed.
23:31:42 INFO  : ps7_post_config is completed.
23:31:42 INFO  : Memory regions updated for context APU
23:31:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:36:13 INFO  : System reset is completed.
23:36:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:36:16 INFO  : ps7_init is completed.
23:36:16 INFO  : ps7_post_config is completed.
23:36:17 INFO  : Memory regions updated for context APU
23:36:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:05:12 INFO  : System reset is completed.
11:05:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:05:16 INFO  : ps7_init is completed.
11:05:16 INFO  : ps7_post_config is completed.
11:05:17 INFO  : Memory regions updated for context APU
11:05:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:08:40 INFO  : System reset is completed.
11:08:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:08:45 INFO  : ps7_init is completed.
11:08:45 INFO  : ps7_post_config is completed.
11:08:47 INFO  : Memory regions updated for context APU
11:08:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:15:20 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
11:15:24 INFO  : Bootgen command execution is done.
11:22:32 INFO  : System reset is completed.
11:22:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:22:37 INFO  : ps7_init is completed.
11:22:37 INFO  : ps7_post_config is completed.
11:22:38 INFO  : Memory regions updated for context APU
11:22:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:29:05 INFO  : System reset is completed.
11:29:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:29:10 INFO  : ps7_init is completed.
11:29:10 INFO  : ps7_post_config is completed.
11:29:11 INFO  : Memory regions updated for context APU
11:29:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:32:20 INFO  : System reset is completed.
11:32:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:32:25 INFO  : ps7_init is completed.
11:32:25 INFO  : ps7_post_config is completed.
11:32:26 INFO  : Memory regions updated for context APU
11:32:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:35:09 INFO  : System reset is completed.
11:35:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:35:14 INFO  : ps7_init is completed.
11:35:14 INFO  : ps7_post_config is completed.
11:35:16 INFO  : Memory regions updated for context APU
11:35:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:36:28 INFO  : System reset is completed.
11:36:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:36:33 INFO  : ps7_init is completed.
11:36:33 INFO  : ps7_post_config is completed.
11:36:34 INFO  : Memory regions updated for context APU
11:36:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:07:47 INFO  : System reset is completed.
12:07:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:07:53 INFO  : ps7_init is completed.
12:07:53 INFO  : ps7_post_config is completed.
12:07:54 INFO  : Memory regions updated for context APU
12:07:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:48:17 INFO  : System reset is completed.
15:48:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:48:21 INFO  : ps7_init is completed.
15:48:21 INFO  : ps7_post_config is completed.
15:48:22 INFO  : Memory regions updated for context APU
15:48:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:26:12 INFO  : System reset is completed.
18:26:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:26:16 INFO  : ps7_init is completed.
18:26:16 INFO  : ps7_post_config is completed.
18:26:16 INFO  : Memory regions updated for context APU
18:26:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:48:50 INFO  : System reset is completed.
19:48:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:48:55 INFO  : ps7_init is completed.
19:48:55 INFO  : ps7_post_config is completed.
19:48:56 INFO  : Memory regions updated for context APU
19:48:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:00:19 INFO  : System reset is completed.
22:00:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:00:26 INFO  : ps7_init is completed.
22:00:26 INFO  : ps7_post_config is completed.
22:00:28 INFO  : Memory regions updated for context APU
22:00:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:07:17 INFO  : System reset is completed.
22:07:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:07:22 INFO  : ps7_init is completed.
22:07:22 INFO  : ps7_post_config is completed.
22:07:23 INFO  : Memory regions updated for context APU
22:07:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:08:08 INFO  : System reset is completed.
22:08:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:08:12 INFO  : ps7_init is completed.
22:08:12 INFO  : ps7_post_config is completed.
22:08:14 INFO  : Memory regions updated for context APU
22:08:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:14:35 INFO  : System reset is completed.
23:14:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:14:39 INFO  : ps7_init is completed.
23:14:39 INFO  : ps7_post_config is completed.
23:14:40 INFO  : Memory regions updated for context APU
23:14:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:30:56 INFO  : System reset is completed.
23:30:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:31:00 INFO  : ps7_init is completed.
23:31:00 INFO  : ps7_post_config is completed.
23:31:00 INFO  : Memory regions updated for context APU
23:31:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:32:14 INFO  : System reset is completed.
23:32:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:32:18 INFO  : ps7_init is completed.
23:32:18 INFO  : ps7_post_config is completed.
23:32:18 INFO  : Memory regions updated for context APU
23:32:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:34:32 INFO  : System reset is completed.
23:34:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:34:38 INFO  : ps7_init is completed.
23:34:38 INFO  : ps7_post_config is completed.
23:34:38 INFO  : Memory regions updated for context APU
23:34:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:42:10 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
23:42:15 INFO  : Bootgen command execution is done.
10:09:04 INFO  : System reset is completed.
10:09:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:09:09 INFO  : ps7_init is completed.
10:09:09 INFO  : ps7_post_config is completed.
10:09:10 INFO  : Memory regions updated for context APU
10:09:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:11:54 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
10:13:52 INFO  : System reset is completed.
10:13:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:13:58 INFO  : ps7_init is completed.
10:13:59 INFO  : ps7_post_config is completed.
10:13:59 INFO  : Memory regions updated for context APU
10:13:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:48:57 INFO  : System reset is completed.
10:49:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:49:02 INFO  : ps7_init is completed.
10:49:02 INFO  : ps7_post_config is completed.
10:49:03 INFO  : Memory regions updated for context APU
10:49:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:55:27 INFO  : System reset is completed.
10:55:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:55:32 INFO  : ps7_init is completed.
10:55:32 INFO  : ps7_post_config is completed.
10:55:32 INFO  : Memory regions updated for context APU
10:55:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:10:36 INFO  : System reset is completed.
12:10:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:10:40 INFO  : ps7_init is completed.
12:10:40 INFO  : ps7_post_config is completed.
12:10:44 INFO  : Memory regions updated for context APU
12:10:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:13:30 INFO  : System reset is completed.
12:13:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:13:34 INFO  : ps7_init is completed.
12:13:34 INFO  : ps7_post_config is completed.
12:13:35 INFO  : Memory regions updated for context APU
12:13:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:18:09 INFO  : System reset is completed.
12:18:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:18:12 INFO  : ps7_init is completed.
12:18:13 INFO  : ps7_post_config is completed.
12:18:14 INFO  : Memory regions updated for context APU
12:18:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:22:35 INFO  : System reset is completed.
12:22:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:22:39 INFO  : ps7_init is completed.
12:22:40 INFO  : ps7_post_config is completed.
12:22:41 INFO  : Memory regions updated for context APU
12:22:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:23:52 INFO  : System reset is completed.
12:23:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:23:56 INFO  : ps7_init is completed.
12:23:56 INFO  : ps7_post_config is completed.
12:23:57 INFO  : Memory regions updated for context APU
12:23:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:27:55 INFO  : System reset is completed.
12:27:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:28:00 INFO  : ps7_init is completed.
12:28:00 INFO  : ps7_post_config is completed.
12:28:01 INFO  : Memory regions updated for context APU
12:28:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:31:28 INFO  : System reset is completed.
12:31:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:31:33 INFO  : ps7_init is completed.
12:31:33 INFO  : ps7_post_config is completed.
12:31:33 INFO  : Memory regions updated for context APU
12:31:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:39:52 INFO  : System reset is completed.
12:39:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:39:57 INFO  : ps7_init is completed.
12:39:57 INFO  : ps7_post_config is completed.
12:39:59 INFO  : Memory regions updated for context APU
12:39:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:43:17 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.bin -w on
12:43:25 INFO  : Bootgen command execution is done.
17:06:26 INFO  : System reset is completed.
17:06:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:06:30 INFO  : ps7_init is completed.
17:06:30 INFO  : ps7_post_config is completed.
17:06:32 INFO  : Memory regions updated for context APU
17:06:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:14:03 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
17:14:03 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
17:14:27 ERROR : Unexpected error while issuing command {"command": "source C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
17:14:31 ERROR : Unexpected error while issuing command {"command": "source C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
17:15:57 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
17:15:59 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
17:15:59 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:16:49 INFO  : System reset is completed.
17:16:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:16:53 INFO  : ps7_init is completed.
17:16:53 INFO  : ps7_post_config is completed.
17:16:55 INFO  : Memory regions updated for context APU
17:16:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:28:04 INFO  : System reset is completed.
17:28:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:28:08 INFO  : ps7_init is completed.
17:28:09 INFO  : ps7_post_config is completed.
17:28:10 INFO  : Memory regions updated for context APU
17:28:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:28:50 INFO  : System reset is completed.
17:28:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:28:56 INFO  : ps7_init is completed.
17:28:56 INFO  : ps7_post_config is completed.
17:28:57 INFO  : Memory regions updated for context APU
17:28:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:18:17 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
18:18:20 INFO  : Bootgen command execution is done.
19:08:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:08:53 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
19:08:55 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
19:08:55 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:46:09 INFO  : Attempting to launch Hardware server...
11:46:11 INFO  : Hardware server is launched successfully.
11:50:20 INFO  : System reset is completed.
11:50:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:50:25 INFO  : ps7_init is completed.
11:50:25 INFO  : ps7_post_config is completed.
11:50:26 INFO  : Memory regions updated for context APU
11:50:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:54:39 INFO  : System reset is completed.
11:54:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:54:43 INFO  : ps7_init is completed.
11:54:43 INFO  : ps7_post_config is completed.
11:54:44 INFO  : Memory regions updated for context APU
11:54:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:01:45 INFO  : System reset is completed.
12:01:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:01:50 INFO  : ps7_init is completed.
12:01:50 INFO  : ps7_post_config is completed.
12:01:50 INFO  : Memory regions updated for context APU
12:01:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:02:27 INFO  : System reset is completed.
12:02:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:02:30 INFO  : ps7_init is completed.
12:02:31 INFO  : ps7_post_config is completed.
12:02:31 INFO  : Memory regions updated for context APU
12:02:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:11:22 INFO  : System reset is completed.
12:11:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:11:27 INFO  : ps7_init is completed.
12:11:27 INFO  : ps7_post_config is completed.
12:11:27 INFO  : Memory regions updated for context APU
12:11:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:13:13 INFO  : System reset is completed.
12:13:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:13:17 INFO  : ps7_init is completed.
12:13:17 INFO  : ps7_post_config is completed.
12:13:17 INFO  : Memory regions updated for context APU
12:13:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:21:01 INFO  : System reset is completed.
12:21:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:21:04 INFO  : ps7_init is completed.
12:21:04 INFO  : ps7_post_config is completed.
12:21:05 INFO  : Memory regions updated for context APU
12:21:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:22:05 INFO  : System reset is completed.
12:22:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:22:10 INFO  : ps7_init is completed.
12:22:10 INFO  : ps7_post_config is completed.
12:22:10 INFO  : Memory regions updated for context APU
12:22:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:26:45 INFO  : System reset is completed.
12:26:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:26:49 INFO  : ps7_init is completed.
12:26:50 INFO  : ps7_post_config is completed.
12:26:51 INFO  : Memory regions updated for context APU
12:26:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:27:59 INFO  : System reset is completed.
12:28:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:28:03 INFO  : ps7_init is completed.
12:28:04 INFO  : ps7_post_config is completed.
12:28:04 INFO  : Memory regions updated for context APU
12:28:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:29:40 INFO  : System reset is completed.
12:29:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:29:45 INFO  : ps7_init is completed.
12:29:45 INFO  : ps7_post_config is completed.
12:29:46 INFO  : Memory regions updated for context APU
12:29:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:31:45 INFO  : System reset is completed.
12:31:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:31:49 INFO  : ps7_init is completed.
12:31:49 INFO  : ps7_post_config is completed.
12:31:50 INFO  : Memory regions updated for context APU
12:31:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:32:59 INFO  : System reset is completed.
12:33:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:33:02 INFO  : ps7_init is completed.
12:33:03 INFO  : ps7_post_config is completed.
12:33:04 INFO  : Memory regions updated for context APU
12:33:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:36:25 INFO  : System reset is completed.
12:36:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:36:30 INFO  : ps7_init is completed.
12:36:30 INFO  : ps7_post_config is completed.
12:36:30 INFO  : Memory regions updated for context APU
12:36:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:55:41 INFO  : System reset is completed.
12:55:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:55:44 INFO  : ps7_init is completed.
12:55:45 INFO  : ps7_post_config is completed.
12:55:45 INFO  : Memory regions updated for context APU
12:55:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:57:24 INFO  : System reset is completed.
12:57:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:57:30 INFO  : ps7_init is completed.
12:57:30 INFO  : ps7_post_config is completed.
12:57:31 INFO  : Memory regions updated for context APU
12:57:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:59:15 INFO  : System reset is completed.
12:59:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:59:20 INFO  : ps7_init is completed.
12:59:20 INFO  : ps7_post_config is completed.
12:59:21 INFO  : Memory regions updated for context APU
12:59:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:03:05 INFO  : System reset is completed.
13:03:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:03:10 INFO  : ps7_init is completed.
13:03:10 INFO  : ps7_post_config is completed.
13:03:11 INFO  : Memory regions updated for context APU
13:03:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:05:33 INFO  : System reset is completed.
13:05:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:05:37 INFO  : ps7_init is completed.
13:05:37 INFO  : ps7_post_config is completed.
13:05:38 INFO  : Memory regions updated for context APU
13:05:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:14:11 INFO  : System reset is completed.
13:14:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:14:14 INFO  : ps7_init is completed.
13:14:14 INFO  : ps7_post_config is completed.
13:14:15 INFO  : Memory regions updated for context APU
13:14:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:04 INFO  : System reset is completed.
13:16:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:09 INFO  : ps7_init is completed.
13:16:09 INFO  : ps7_post_config is completed.
13:16:10 INFO  : Memory regions updated for context APU
13:16:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:24:39 INFO  : System reset is completed.
13:24:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:24:43 INFO  : ps7_init is completed.
13:24:43 INFO  : ps7_post_config is completed.
13:24:44 INFO  : Memory regions updated for context APU
13:24:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:28:06 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
13:28:11 INFO  : Bootgen command execution is done.
16:44:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:45:38 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
16:45:42 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
16:45:43 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:48:28 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:48:47 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:54:08 INFO  : ps7_init is completed.
16:54:08 INFO  : ps7_post_config is completed.
16:54:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:13 INFO  : Memory regions updated for context APU
16:54:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:56:59 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:57:27 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:59:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:05:54 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
17:05:56 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
17:05:56 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:07:10 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:55:42 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
17:55:46 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
17:55:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:57:21 INFO  : System reset is completed.
17:57:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:57:25 INFO  : ps7_init is completed.
17:57:25 INFO  : ps7_post_config is completed.
17:57:27 INFO  : Memory regions updated for context APU
17:57:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:58:28 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:58:39 INFO  : System reset is completed.
17:58:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:58:43 INFO  : ps7_init is completed.
17:58:43 INFO  : ps7_post_config is completed.
17:58:44 INFO  : Memory regions updated for context APU
17:58:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:59:04 INFO  : System reset is completed.
17:59:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:59:08 INFO  : ps7_init is completed.
17:59:08 INFO  : ps7_post_config is completed.
17:59:09 INFO  : Memory regions updated for context APU
17:59:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:59:53 INFO  : System reset is completed.
17:59:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:59:58 INFO  : ps7_init is completed.
17:59:58 INFO  : ps7_post_config is completed.
17:59:59 INFO  : Memory regions updated for context APU
17:59:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:00:11 INFO  : System reset is completed.
18:00:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:00:15 INFO  : ps7_init is completed.
18:00:16 INFO  : ps7_post_config is completed.
18:00:16 INFO  : Memory regions updated for context APU
18:00:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:08:02 INFO  : System reset is completed.
18:08:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:08:08 INFO  : ps7_init is completed.
18:08:08 INFO  : ps7_post_config is completed.
18:08:09 INFO  : Memory regions updated for context APU
18:08:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:54:26 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:14:46 INFO  : System reset is completed.
12:14:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:14:52 INFO  : ps7_init is completed.
12:14:52 INFO  : ps7_post_config is completed.
12:14:57 INFO  : Memory regions updated for context APU
12:14:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:23:12 INFO  : System reset is completed.
12:23:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:23:16 INFO  : ps7_init is completed.
12:23:16 INFO  : ps7_post_config is completed.
12:23:17 INFO  : Memory regions updated for context APU
12:23:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:24:48 INFO  : System reset is completed.
12:24:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:24:53 INFO  : ps7_init is completed.
12:24:53 INFO  : ps7_post_config is completed.
12:24:54 INFO  : Memory regions updated for context APU
12:24:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:47:09 INFO  : System reset is completed.
12:47:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:47:14 INFO  : ps7_init is completed.
12:47:14 INFO  : ps7_post_config is completed.
12:47:14 INFO  : Memory regions updated for context APU
12:47:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:58:59 INFO  : System reset is completed.
12:59:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:59:03 INFO  : ps7_init is completed.
12:59:03 INFO  : ps7_post_config is completed.
12:59:04 INFO  : Memory regions updated for context APU
12:59:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:02:13 INFO  : System reset is completed.
13:02:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:02:20 INFO  : ps7_init is completed.
13:02:20 INFO  : ps7_post_config is completed.
13:02:20 INFO  : Memory regions updated for context APU
13:02:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:34:32 INFO  : System reset is completed.
19:34:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:34:37 INFO  : ps7_init is completed.
19:34:37 INFO  : ps7_post_config is completed.
19:34:38 INFO  : Memory regions updated for context APU
19:34:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:36:28 INFO  : System reset is completed.
19:36:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:36:32 INFO  : ps7_init is completed.
19:36:32 INFO  : ps7_post_config is completed.
19:36:32 INFO  : Memory regions updated for context APU
19:36:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:39:50 INFO  : System reset is completed.
19:39:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:39:54 INFO  : ps7_init is completed.
19:39:54 INFO  : ps7_post_config is completed.
19:39:55 INFO  : Memory regions updated for context APU
19:39:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:53:18 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
19:53:27 INFO  : System reset is completed.
19:53:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:53:31 INFO  : ps7_init is completed.
19:53:31 INFO  : ps7_post_config is completed.
19:53:32 INFO  : Memory regions updated for context APU
19:53:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:53:50 INFO  : System reset is completed.
19:53:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:53:56 INFO  : ps7_init is completed.
19:53:56 INFO  : ps7_post_config is completed.
19:53:57 INFO  : Memory regions updated for context APU
19:53:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:54:45 INFO  : System reset is completed.
19:54:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:54:49 INFO  : ps7_init is completed.
19:54:49 INFO  : ps7_post_config is completed.
19:54:50 INFO  : Memory regions updated for context APU
19:54:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:55:55 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
19:59:10 INFO  : System reset is completed.
19:59:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:59:15 INFO  : ps7_init is completed.
19:59:15 INFO  : ps7_post_config is completed.
19:59:17 INFO  : Memory regions updated for context APU
19:59:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:59:54 INFO  : System reset is completed.
19:59:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:59:58 INFO  : ps7_init is completed.
19:59:58 INFO  : ps7_post_config is completed.
19:59:59 INFO  : Memory regions updated for context APU
19:59:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:01:11 INFO  : System reset is completed.
20:01:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:01:15 INFO  : ps7_init is completed.
20:01:15 INFO  : ps7_post_config is completed.
20:01:16 INFO  : Memory regions updated for context APU
20:01:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:01:49 INFO  : System reset is completed.
20:01:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:01:53 INFO  : ps7_init is completed.
20:01:53 INFO  : ps7_post_config is completed.
20:01:54 INFO  : Memory regions updated for context APU
20:01:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:03:12 INFO  : System reset is completed.
20:03:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:03:16 INFO  : ps7_init is completed.
20:03:16 INFO  : ps7_post_config is completed.
20:03:17 INFO  : Memory regions updated for context APU
20:03:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:07:04 INFO  : System reset is completed.
20:07:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:07:08 INFO  : ps7_init is completed.
20:07:08 INFO  : ps7_post_config is completed.
20:07:09 INFO  : Memory regions updated for context APU
20:07:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:09:58 INFO  : System reset is completed.
20:10:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:10:02 INFO  : ps7_init is completed.
20:10:02 INFO  : ps7_post_config is completed.
20:10:04 INFO  : Memory regions updated for context APU
20:10:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:10:25 INFO  : System reset is completed.
20:10:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:10:30 INFO  : ps7_init is completed.
20:10:30 INFO  : ps7_post_config is completed.
20:10:31 INFO  : Memory regions updated for context APU
20:10:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:11:30 INFO  : System reset is completed.
20:11:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:11:34 INFO  : ps7_init is completed.
20:11:34 INFO  : ps7_post_config is completed.
20:11:35 INFO  : Memory regions updated for context APU
20:11:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:12:37 INFO  : System reset is completed.
20:12:40 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:12:42 INFO  : ps7_init is completed.
20:12:42 INFO  : ps7_post_config is completed.
20:12:42 INFO  : Memory regions updated for context APU
20:12:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:14:25 INFO  : System reset is completed.
20:14:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:14:29 INFO  : ps7_init is completed.
20:14:30 INFO  : ps7_post_config is completed.
20:14:30 INFO  : Memory regions updated for context APU
20:14:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:15:09 INFO  : System reset is completed.
20:15:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:15:12 INFO  : ps7_init is completed.
20:15:12 INFO  : ps7_post_config is completed.
20:15:13 INFO  : Memory regions updated for context APU
20:15:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:16:36 INFO  : System reset is completed.
20:16:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:16:40 INFO  : ps7_init is completed.
20:16:40 INFO  : ps7_post_config is completed.
20:16:41 INFO  : Memory regions updated for context APU
20:16:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:19:47 INFO  : System reset is completed.
20:19:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:19:52 INFO  : ps7_init is completed.
20:19:52 INFO  : ps7_post_config is completed.
20:19:52 INFO  : Memory regions updated for context APU
20:19:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:24:19 INFO  : System reset is completed.
20:24:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:24:23 INFO  : ps7_init is completed.
20:24:23 INFO  : ps7_post_config is completed.
20:24:24 INFO  : Memory regions updated for context APU
20:24:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:25:10 INFO  : System reset is completed.
20:25:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:25:14 INFO  : ps7_init is completed.
20:25:14 INFO  : ps7_post_config is completed.
20:25:14 INFO  : Memory regions updated for context APU
20:25:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:25:57 INFO  : System reset is completed.
20:26:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:26:01 INFO  : ps7_init is completed.
20:26:01 INFO  : ps7_post_config is completed.
20:26:02 INFO  : Memory regions updated for context APU
20:26:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:27:25 INFO  : System reset is completed.
20:27:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:27:30 INFO  : ps7_init is completed.
20:27:30 INFO  : ps7_post_config is completed.
20:27:30 INFO  : Memory regions updated for context APU
20:27:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:28:15 INFO  : System reset is completed.
20:28:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:28:19 INFO  : ps7_init is completed.
20:28:19 INFO  : ps7_post_config is completed.
20:28:20 INFO  : Memory regions updated for context APU
20:28:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:28:58 INFO  : System reset is completed.
20:29:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:29:02 INFO  : ps7_init is completed.
20:29:02 INFO  : ps7_post_config is completed.
20:29:03 INFO  : Memory regions updated for context APU
20:29:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:31:22 INFO  : System reset is completed.
20:31:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:31:26 INFO  : ps7_init is completed.
20:31:26 INFO  : ps7_post_config is completed.
20:31:27 INFO  : Memory regions updated for context APU
20:31:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:32:04 INFO  : System reset is completed.
20:32:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:32:08 INFO  : ps7_init is completed.
20:32:08 INFO  : ps7_post_config is completed.
20:32:09 INFO  : Memory regions updated for context APU
20:32:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:41:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1438047426770,  Project:1437096093397
21:41:51 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:41:53 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
21:42:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:43:13 INFO  : 
21:43:15 INFO  : 
21:43:23 INFO  : Updating hardware inferred compiler options for application_cpu_0.
21:43:23 INFO  : Updating hardware inferred compiler options for fsbl.
21:43:23 INFO  : Clearing existing target manager status.
21:43:23 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:43:25 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:43:25 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:43:25 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:43:26 INFO  : Closing and re-opening the MSS file of ther project application_cpu_0_bsp
21:43:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:48:09 INFO  : System reset is completed.
21:48:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:48:13 INFO  : ps7_init is completed.
21:48:13 INFO  : ps7_post_config is completed.
21:48:14 INFO  : Memory regions updated for context APU
21:48:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:50:18 INFO  : System reset is completed.
21:50:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:50:23 INFO  : ps7_init is completed.
21:50:23 INFO  : ps7_post_config is completed.
21:50:24 INFO  : Memory regions updated for context APU
21:50:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:51:06 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
21:51:09 INFO  : Bootgen command execution is done.
22:02:43 INFO  : Invoking Bootgen: bootgen -image application_cpu_0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\BOOT.mcs
22:02:43 INFO  : Creating new bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\application_cpu_0.bif
22:02:46 INFO  : Bootgen command execution is done.
22:09:46 INFO  : System reset is completed.
22:09:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:09:50 INFO  : ps7_init is completed.
22:09:50 INFO  : ps7_post_config is completed.
22:09:51 INFO  : Memory regions updated for context APU
22:09:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:19:58 INFO  : System reset is completed.
22:20:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:20:02 INFO  : ps7_init is completed.
22:20:02 INFO  : ps7_post_config is completed.
22:20:03 INFO  : Memory regions updated for context APU
22:20:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:21:27 INFO  : Invoking Bootgen: bootgen -image application_cpu_0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\BOOT.mcs -w on
22:21:30 INFO  : Bootgen command execution is done.
22:28:20 INFO  : System reset is completed.
22:28:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:28:24 INFO  : ps7_init is completed.
22:28:24 INFO  : ps7_post_config is completed.
22:28:25 INFO  : Memory regions updated for context APU
22:28:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:29:20 INFO  : System reset is completed.
22:29:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:29:24 INFO  : ps7_init is completed.
22:29:24 INFO  : ps7_post_config is completed.
22:29:25 INFO  : Memory regions updated for context APU
22:29:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:29:57 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
22:30:00 INFO  : Bootgen command execution is done.
11:16:32 INFO  : System reset is completed.
11:16:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:16:38 INFO  : ps7_init is completed.
11:16:38 INFO  : ps7_post_config is completed.
11:16:40 INFO  : Memory regions updated for context APU
11:16:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:18:40 INFO  : System reset is completed.
11:18:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:18:44 INFO  : ps7_init is completed.
11:18:44 INFO  : ps7_post_config is completed.
11:18:45 INFO  : Memory regions updated for context APU
11:18:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:22:02 INFO  : System reset is completed.
11:22:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:22:07 INFO  : ps7_init is completed.
11:22:07 INFO  : ps7_post_config is completed.
11:22:09 INFO  : Memory regions updated for context APU
11:22:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:24:47 INFO  : System reset is completed.
11:24:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:24:51 INFO  : ps7_init is completed.
11:24:51 INFO  : ps7_post_config is completed.
11:24:52 INFO  : Memory regions updated for context APU
11:24:52 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:34:31 INFO  : System reset is completed.
11:34:34 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:34:34 INFO  : ps7_init is completed.
11:34:35 INFO  : ps7_post_config is completed.
11:34:35 INFO  : Memory regions updated for context APU
11:34:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:20:51 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
14:20:58 INFO  : Bootgen command execution is done.
17:47:26 INFO  : System reset is completed.
17:47:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:47:35 INFO  : ps7_init is completed.
17:47:35 INFO  : ps7_post_config is completed.
17:47:38 INFO  : Memory regions updated for context APU
17:47:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:52:20 INFO  : System reset is completed.
17:52:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:52:25 INFO  : ps7_init is completed.
17:52:25 INFO  : ps7_post_config is completed.
17:52:26 INFO  : Memory regions updated for context APU
17:52:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:00:33 INFO  : System reset is completed.
18:00:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:00:38 INFO  : ps7_init is completed.
18:00:38 INFO  : ps7_post_config is completed.
18:00:39 INFO  : Memory regions updated for context APU
18:00:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:03:53 INFO  : System reset is completed.
18:03:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:03:57 INFO  : ps7_init is completed.
18:03:58 INFO  : ps7_post_config is completed.
18:03:58 INFO  : Memory regions updated for context APU
18:03:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:16:27 INFO  : System reset is completed.
18:16:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:16:31 INFO  : ps7_init is completed.
18:16:31 INFO  : ps7_post_config is completed.
18:16:32 INFO  : Memory regions updated for context APU
18:16:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:23:25 INFO  : System reset is completed.
18:23:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:23:30 INFO  : ps7_init is completed.
18:23:30 INFO  : ps7_post_config is completed.
18:23:30 INFO  : Memory regions updated for context APU
18:23:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:04:46 INFO  : System reset is completed.
19:04:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:04:51 INFO  : ps7_init is completed.
19:04:51 INFO  : ps7_post_config is completed.
19:04:52 INFO  : Memory regions updated for context APU
19:04:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:32:59 INFO  : System reset is completed.
19:33:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:33:02 INFO  : ps7_init is completed.
19:33:03 INFO  : ps7_post_config is completed.
19:33:03 INFO  : Memory regions updated for context APU
19:33:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:53:29 INFO  : System reset is completed.
19:53:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:53:33 INFO  : ps7_init is completed.
19:53:33 INFO  : ps7_post_config is completed.
19:53:34 INFO  : Memory regions updated for context APU
19:53:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:14:23 INFO  : System reset is completed.
20:14:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:14:27 INFO  : ps7_init is completed.
20:14:27 INFO  : ps7_post_config is completed.
20:14:27 INFO  : Memory regions updated for context APU
20:14:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:16:30 INFO  : System reset is completed.
20:16:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:16:35 INFO  : ps7_init is completed.
20:16:35 INFO  : ps7_post_config is completed.
20:16:36 INFO  : Memory regions updated for context APU
20:16:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:35:42 INFO  : System reset is completed.
20:35:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:35:47 INFO  : ps7_init is completed.
20:35:47 INFO  : ps7_post_config is completed.
20:35:48 INFO  : Memory regions updated for context APU
20:35:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:51:10 INFO  : System reset is completed.
20:51:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:51:14 INFO  : ps7_init is completed.
20:51:15 INFO  : ps7_post_config is completed.
20:51:16 INFO  : Memory regions updated for context APU
20:51:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:04:52 INFO  : System reset is completed.
21:04:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:04:56 INFO  : ps7_init is completed.
21:04:56 INFO  : ps7_post_config is completed.
21:04:57 INFO  : Memory regions updated for context APU
21:04:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:07:06 INFO  : System reset is completed.
21:07:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:07:10 INFO  : ps7_init is completed.
21:07:10 INFO  : ps7_post_config is completed.
21:07:11 INFO  : Memory regions updated for context APU
21:07:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:16:26 INFO  : System reset is completed.
22:16:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:16:31 INFO  : ps7_init is completed.
22:16:31 INFO  : ps7_post_config is completed.
22:16:32 INFO  : Memory regions updated for context APU
22:16:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:20:40 INFO  : System reset is completed.
22:20:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:20:44 INFO  : ps7_init is completed.
22:20:44 INFO  : ps7_post_config is completed.
22:20:45 INFO  : Memory regions updated for context APU
22:20:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:24:24 INFO  : System reset is completed.
22:24:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:24:30 INFO  : ps7_init is completed.
22:24:30 INFO  : ps7_post_config is completed.
22:24:31 INFO  : Memory regions updated for context APU
22:24:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:27:42 INFO  : System reset is completed.
22:27:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:27:46 INFO  : ps7_init is completed.
22:27:46 INFO  : ps7_post_config is completed.
22:27:47 INFO  : Memory regions updated for context APU
22:27:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:29:14 INFO  : System reset is completed.
22:29:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:29:19 INFO  : ps7_init is completed.
22:29:19 INFO  : ps7_post_config is completed.
22:29:19 INFO  : Memory regions updated for context APU
22:29:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:30:42 INFO  : System reset is completed.
22:30:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:30:47 INFO  : ps7_init is completed.
22:30:47 INFO  : ps7_post_config is completed.
22:30:48 INFO  : Memory regions updated for context APU
22:30:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:32:44 INFO  : System reset is completed.
22:32:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:32:49 INFO  : ps7_init is completed.
22:32:49 INFO  : ps7_post_config is completed.
22:32:50 INFO  : Memory regions updated for context APU
22:32:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:46:04 INFO  : System reset is completed.
22:46:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:46:08 INFO  : ps7_init is completed.
22:46:08 INFO  : ps7_post_config is completed.
22:46:09 INFO  : Memory regions updated for context APU
22:46:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:46:54 INFO  : System reset is completed.
22:46:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:46:59 INFO  : ps7_init is completed.
22:47:00 INFO  : ps7_post_config is completed.
22:47:00 INFO  : Memory regions updated for context APU
22:47:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:48:50 INFO  : System reset is completed.
22:48:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:48:55 INFO  : ps7_init is completed.
22:48:55 INFO  : ps7_post_config is completed.
22:48:56 INFO  : Memory regions updated for context APU
22:48:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:50:01 INFO  : System reset is completed.
22:50:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:50:05 INFO  : ps7_init is completed.
22:50:05 INFO  : ps7_post_config is completed.
22:50:06 INFO  : Memory regions updated for context APU
22:50:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:42:07 INFO  : System reset is completed.
12:42:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:42:12 INFO  : ps7_init is completed.
12:42:12 INFO  : ps7_post_config is completed.
12:42:14 INFO  : Memory regions updated for context APU
12:42:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:52:22 INFO  : System reset is completed.
12:52:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:52:27 INFO  : ps7_init is completed.
12:52:27 INFO  : ps7_post_config is completed.
12:52:28 INFO  : Memory regions updated for context APU
12:52:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:56:04 INFO  : System reset is completed.
12:56:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:56:08 INFO  : ps7_init is completed.
12:56:08 INFO  : ps7_post_config is completed.
12:56:09 INFO  : Memory regions updated for context APU
12:56:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:59:18 INFO  : System reset is completed.
12:59:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:59:21 INFO  : ps7_init is completed.
12:59:21 INFO  : ps7_post_config is completed.
12:59:22 INFO  : Memory regions updated for context APU
12:59:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:02:53 INFO  : System reset is completed.
13:02:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:02:59 INFO  : ps7_init is completed.
13:02:59 INFO  : ps7_post_config is completed.
13:02:59 INFO  : Memory regions updated for context APU
13:03:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:05:38 INFO  : System reset is completed.
13:05:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:05:42 INFO  : ps7_init is completed.
13:05:42 INFO  : ps7_post_config is completed.
13:05:43 INFO  : Memory regions updated for context APU
13:05:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:18:22 INFO  : System reset is completed.
13:18:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:18:26 INFO  : ps7_init is completed.
13:18:26 INFO  : ps7_post_config is completed.
13:18:27 INFO  : Memory regions updated for context APU
13:18:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:22:01 INFO  : System reset is completed.
13:22:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:22:07 INFO  : ps7_init is completed.
13:22:07 INFO  : ps7_post_config is completed.
13:22:08 INFO  : Memory regions updated for context APU
13:22:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:10:08 INFO  : System reset is completed.
14:10:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:10:13 INFO  : ps7_init is completed.
14:10:13 INFO  : ps7_post_config is completed.
14:10:14 INFO  : Memory regions updated for context APU
14:10:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:16:14 INFO  : System reset is completed.
14:16:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:16:20 INFO  : ps7_init is completed.
14:16:20 INFO  : ps7_post_config is completed.
14:16:21 INFO  : Memory regions updated for context APU
14:16:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:50:38 INFO  : System reset is completed.
14:50:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:50:44 INFO  : ps7_init is completed.
14:50:44 INFO  : ps7_post_config is completed.
14:50:45 INFO  : Memory regions updated for context APU
14:50:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:00:05 INFO  : System reset is completed.
15:00:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:00:10 INFO  : ps7_init is completed.
15:00:10 INFO  : ps7_post_config is completed.
15:00:11 INFO  : Memory regions updated for context APU
15:00:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:01:58 INFO  : System reset is completed.
15:02:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:02:03 INFO  : ps7_init is completed.
15:02:03 INFO  : ps7_post_config is completed.
15:02:04 INFO  : Memory regions updated for context APU
15:02:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:14:17 INFO  : System reset is completed.
15:14:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:14:21 INFO  : ps7_init is completed.
15:14:21 INFO  : ps7_post_config is completed.
15:14:22 INFO  : Memory regions updated for context APU
15:14:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:17:40 INFO  : System reset is completed.
15:17:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:17:45 INFO  : ps7_init is completed.
15:17:45 INFO  : ps7_post_config is completed.
15:17:46 INFO  : Memory regions updated for context APU
15:17:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:26:07 INFO  : System reset is completed.
15:26:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:26:12 INFO  : ps7_init is completed.
15:26:12 INFO  : ps7_post_config is completed.
15:26:12 INFO  : Memory regions updated for context APU
15:26:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:31:35 INFO  : System reset is completed.
15:31:38 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


15:31:38 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


15:31:51 INFO  : System reset is completed.
15:31:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:31:55 INFO  : ps7_init is completed.
15:31:55 INFO  : ps7_post_config is completed.
15:31:57 INFO  : Memory regions updated for context APU
15:32:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:33:26 INFO  : System reset is completed.
15:33:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:33:31 INFO  : ps7_init is completed.
15:33:31 INFO  : ps7_post_config is completed.
15:33:31 INFO  : Memory regions updated for context APU
15:33:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:35:55 INFO  : System reset is completed.
15:35:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:36:00 INFO  : ps7_init is completed.
15:36:00 INFO  : ps7_post_config is completed.
15:36:00 INFO  : Memory regions updated for context APU
15:36:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:40:12 INFO  : System reset is completed.
15:40:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:40:16 INFO  : ps7_init is completed.
15:40:16 INFO  : ps7_post_config is completed.
15:40:18 INFO  : Memory regions updated for context APU
15:40:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:43:10 INFO  : System reset is completed.
15:43:13 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


15:43:13 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


15:43:20 INFO  : System reset is completed.
15:43:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:43:24 INFO  : ps7_init is completed.
15:43:25 INFO  : ps7_post_config is completed.
15:43:26 INFO  : Memory regions updated for context APU
15:43:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:45:46 INFO  : System reset is completed.
15:45:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:45:50 INFO  : ps7_init is completed.
15:45:51 INFO  : ps7_post_config is completed.
15:45:51 INFO  : Memory regions updated for context APU
15:45:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:47:38 INFO  : System reset is completed.
15:47:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:47:42 INFO  : ps7_init is completed.
15:47:42 INFO  : ps7_post_config is completed.
15:47:44 INFO  : Memory regions updated for context APU
15:47:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:58:55 INFO  : System reset is completed.
15:58:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:58:59 INFO  : ps7_init is completed.
15:58:59 INFO  : ps7_post_config is completed.
15:59:01 INFO  : Memory regions updated for context APU
15:59:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:02:20 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:03:03 INFO  : System reset is completed.
16:03:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:03:08 INFO  : ps7_init is completed.
16:03:08 INFO  : ps7_post_config is completed.
16:03:09 INFO  : Memory regions updated for context APU
16:03:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:10:49 INFO  : System reset is completed.
16:10:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:10:53 INFO  : ps7_init is completed.
16:10:53 INFO  : ps7_post_config is completed.
16:10:54 INFO  : Memory regions updated for context APU
16:10:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:16:53 INFO  : System reset is completed.
16:16:56 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


16:16:56 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


16:17:01 INFO  : System reset is completed.
16:17:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:17:06 INFO  : ps7_init is completed.
16:17:06 INFO  : ps7_post_config is completed.
16:17:07 INFO  : Memory regions updated for context APU
16:17:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:18:36 INFO  : System reset is completed.
16:18:40 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:18:42 INFO  : ps7_init is completed.
16:18:43 INFO  : ps7_post_config is completed.
16:18:44 INFO  : Memory regions updated for context APU
16:18:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:20:08 INFO  : System reset is completed.
16:20:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:20:12 INFO  : ps7_init is completed.
16:20:12 INFO  : ps7_post_config is completed.
16:20:13 INFO  : Memory regions updated for context APU
16:20:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:51:59 INFO  : System reset is completed.
16:52:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:52:03 INFO  : ps7_init is completed.
16:52:03 INFO  : ps7_post_config is completed.
16:52:04 INFO  : Memory regions updated for context APU
16:52:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:53:52 INFO  : System reset is completed.
16:53:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:53:56 INFO  : ps7_init is completed.
16:53:56 INFO  : ps7_post_config is completed.
16:53:58 INFO  : Memory regions updated for context APU
16:53:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:59:35 INFO  : System reset is completed.
16:59:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:59:41 INFO  : ps7_init is completed.
16:59:41 INFO  : ps7_post_config is completed.
16:59:42 INFO  : Memory regions updated for context APU
16:59:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:01:39 INFO  : System reset is completed.
17:01:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:01:43 INFO  : ps7_init is completed.
17:01:43 INFO  : ps7_post_config is completed.
17:01:44 INFO  : Memory regions updated for context APU
17:01:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:05:09 INFO  : System reset is completed.
17:05:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:05:14 INFO  : ps7_init is completed.
17:05:14 INFO  : ps7_post_config is completed.
17:05:14 INFO  : Memory regions updated for context APU
17:05:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:04:14 INFO  : System reset is completed.
00:04:17 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


00:04:17 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


00:04:27 INFO  : System reset is completed.
00:04:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:04:31 INFO  : ps7_init is completed.
00:04:31 INFO  : ps7_post_config is completed.
00:04:32 INFO  : Memory regions updated for context APU
00:04:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:17:10 INFO  : System reset is completed.
00:17:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:17:14 INFO  : ps7_init is completed.
00:17:14 INFO  : ps7_post_config is completed.
00:17:15 INFO  : Memory regions updated for context APU
00:17:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
01:48:47 INFO  : System reset is completed.
01:48:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:48:51 INFO  : ps7_init is completed.
01:48:51 INFO  : ps7_post_config is completed.
01:48:52 INFO  : Memory regions updated for context APU
01:48:52 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
01:52:03 INFO  : System reset is completed.
01:52:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:52:08 INFO  : ps7_init is completed.
01:52:08 INFO  : ps7_post_config is completed.
01:52:09 INFO  : Memory regions updated for context APU
01:52:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
01:54:45 INFO  : System reset is completed.
01:54:48 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:54:48 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:54:56 INFO  : System reset is completed.
01:55:00 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:55:00 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:55:24 INFO  : System reset is completed.
01:55:27 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:55:27 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:55:52 INFO  : System reset is completed.
01:55:55 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:55:55 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:56:32 INFO  : System reset is completed.
01:56:35 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:56:35 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
    Reason: Programming failed


01:57:14 INFO  : System reset is completed.
01:57:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:57:20 INFO  : ps7_init is completed.
01:57:20 INFO  : ps7_post_config is completed.
01:57:21 INFO  : Memory regions updated for context APU
01:57:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
02:05:40 INFO  : System reset is completed.
02:05:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:05:45 INFO  : ps7_init is completed.
02:05:45 INFO  : ps7_post_config is completed.
02:05:47 INFO  : Memory regions updated for context APU
02:05:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
02:56:55 INFO  : System reset is completed.
02:56:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:56:59 INFO  : ps7_init is completed.
02:56:59 INFO  : ps7_post_config is completed.
02:57:00 INFO  : Memory regions updated for context APU
02:57:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:00:22 INFO  : System reset is completed.
03:00:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:00:27 INFO  : ps7_init is completed.
03:00:27 INFO  : ps7_post_config is completed.
03:00:28 INFO  : Memory regions updated for context APU
03:00:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:03:05 INFO  : System reset is completed.
03:03:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:03:09 INFO  : ps7_init is completed.
03:03:09 INFO  : ps7_post_config is completed.
03:03:10 INFO  : Memory regions updated for context APU
03:09:45 INFO  : System reset is completed.
03:09:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:09:49 INFO  : ps7_init is completed.
03:09:49 INFO  : ps7_post_config is completed.
03:09:49 INFO  : Memory regions updated for context APU
03:09:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:11:28 INFO  : System reset is completed.
03:11:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:11:34 INFO  : ps7_init is completed.
03:11:34 INFO  : ps7_post_config is completed.
03:11:35 INFO  : Memory regions updated for context APU
03:11:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:23:08 INFO  : System reset is completed.
03:23:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:23:13 INFO  : ps7_init is completed.
03:23:13 INFO  : ps7_post_config is completed.
03:23:14 INFO  : Memory regions updated for context APU
03:23:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:23:59 INFO  : System reset is completed.
03:24:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:24:04 INFO  : ps7_init is completed.
03:24:04 INFO  : ps7_post_config is completed.
03:24:05 INFO  : Memory regions updated for context APU
03:24:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:29:01 INFO  : System reset is completed.
03:29:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:29:05 INFO  : ps7_init is completed.
03:29:06 INFO  : ps7_post_config is completed.
03:29:06 INFO  : Memory regions updated for context APU
03:29:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
03:34:27 INFO  : System reset is completed.
03:34:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:34:31 INFO  : ps7_init is completed.
03:34:31 INFO  : ps7_post_config is completed.
03:34:32 INFO  : Memory regions updated for context APU
03:34:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:02:20 INFO  : System reset is completed.
04:02:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:02:24 INFO  : ps7_init is completed.
04:02:24 INFO  : ps7_post_config is completed.
04:02:25 INFO  : Memory regions updated for context APU
04:02:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:04:56 INFO  : System reset is completed.
04:05:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:05:02 INFO  : ps7_init is completed.
04:05:02 INFO  : ps7_post_config is completed.
04:05:03 INFO  : Memory regions updated for context APU
04:05:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:07:50 INFO  : System reset is completed.
04:07:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:07:55 INFO  : ps7_init is completed.
04:07:55 INFO  : ps7_post_config is completed.
04:07:56 INFO  : Memory regions updated for context APU
04:07:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:13:54 INFO  : System reset is completed.
04:13:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:13:58 INFO  : ps7_init is completed.
04:13:58 INFO  : ps7_post_config is completed.
04:13:58 INFO  : Memory regions updated for context APU
04:13:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:15:56 INFO  : System reset is completed.
04:15:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:16:00 INFO  : ps7_init is completed.
04:16:00 INFO  : ps7_post_config is completed.
04:16:01 INFO  : Memory regions updated for context APU
04:16:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:35:13 INFO  : System reset is completed.
04:35:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:35:17 INFO  : ps7_init is completed.
04:35:17 INFO  : ps7_post_config is completed.
04:35:18 INFO  : Memory regions updated for context APU
04:35:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:41:05 INFO  : System reset is completed.
04:41:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:41:09 INFO  : ps7_init is completed.
04:41:09 INFO  : ps7_post_config is completed.
04:41:10 INFO  : Memory regions updated for context APU
04:41:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:42:14 INFO  : System reset is completed.
04:42:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:42:20 INFO  : ps7_init is completed.
04:42:20 INFO  : ps7_post_config is completed.
04:42:21 INFO  : Memory regions updated for context APU
04:42:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:44:29 INFO  : System reset is completed.
04:44:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:44:33 INFO  : ps7_init is completed.
04:44:33 INFO  : ps7_post_config is completed.
04:44:35 INFO  : Memory regions updated for context APU
04:44:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:45:53 INFO  : System reset is completed.
04:45:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:45:57 INFO  : ps7_init is completed.
04:45:57 INFO  : ps7_post_config is completed.
04:45:58 INFO  : Memory regions updated for context APU
04:45:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:49:57 INFO  : System reset is completed.
04:50:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:50:03 INFO  : ps7_init is completed.
04:50:03 INFO  : ps7_post_config is completed.
04:50:05 INFO  : Memory regions updated for context APU
04:50:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:52:17 INFO  : System reset is completed.
04:52:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:52:20 INFO  : ps7_init is completed.
04:52:20 INFO  : ps7_post_config is completed.
04:52:21 INFO  : Memory regions updated for context APU
04:52:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
04:56:46 INFO  : System reset is completed.
04:56:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
04:56:51 INFO  : ps7_init is completed.
04:56:51 INFO  : ps7_post_config is completed.
04:56:51 INFO  : Memory regions updated for context APU
04:56:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:02:10 INFO  : System reset is completed.
05:02:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:02:15 INFO  : ps7_init is completed.
05:02:15 INFO  : ps7_post_config is completed.
05:02:16 INFO  : Memory regions updated for context APU
05:02:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:06:56 INFO  : System reset is completed.
05:06:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:07:01 INFO  : ps7_init is completed.
05:07:01 INFO  : ps7_post_config is completed.
05:07:01 INFO  : Memory regions updated for context APU
05:07:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:30:50 INFO  : System reset is completed.
05:30:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:30:54 INFO  : ps7_init is completed.
05:30:54 INFO  : ps7_post_config is completed.
05:30:55 INFO  : Memory regions updated for context APU
05:30:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:37:28 INFO  : System reset is completed.
05:37:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:37:32 INFO  : ps7_init is completed.
05:37:32 INFO  : ps7_post_config is completed.
05:37:32 INFO  : Memory regions updated for context APU
05:37:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:39:48 INFO  : System reset is completed.
05:39:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:39:52 INFO  : ps7_init is completed.
05:39:53 INFO  : ps7_post_config is completed.
05:39:53 INFO  : Memory regions updated for context APU
05:39:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:48:19 INFO  : System reset is completed.
05:48:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:48:24 INFO  : ps7_init is completed.
05:48:24 INFO  : ps7_post_config is completed.
05:48:24 INFO  : Memory regions updated for context APU
05:48:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:51:00 INFO  : System reset is completed.
05:51:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:51:05 INFO  : ps7_init is completed.
05:51:05 INFO  : ps7_post_config is completed.
05:51:06 INFO  : Memory regions updated for context APU
05:51:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
05:55:49 INFO  : System reset is completed.
05:55:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
05:55:53 INFO  : ps7_init is completed.
05:55:53 INFO  : ps7_post_config is completed.
05:55:54 INFO  : Memory regions updated for context APU
05:55:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
06:00:33 INFO  : System reset is completed.
06:00:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:00:37 INFO  : ps7_init is completed.
06:00:37 INFO  : ps7_post_config is completed.
06:00:38 INFO  : Memory regions updated for context APU
06:00:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
06:12:10 INFO  : System reset is completed.
06:12:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:12:14 INFO  : ps7_init is completed.
06:12:14 INFO  : ps7_post_config is completed.
06:12:15 INFO  : Memory regions updated for context APU
06:12:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
06:15:21 INFO  : System reset is completed.
06:15:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:15:24 INFO  : ps7_init is completed.
06:15:24 INFO  : ps7_post_config is completed.
06:15:25 INFO  : Memory regions updated for context APU
06:15:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
06:22:48 INFO  : System reset is completed.
06:22:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:22:53 INFO  : ps7_init is completed.
06:22:53 INFO  : ps7_post_config is completed.
06:22:53 INFO  : Memory regions updated for context APU
06:22:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
06:40:25 INFO  : System reset is completed.
06:40:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
06:40:30 INFO  : ps7_init is completed.
06:40:30 INFO  : ps7_post_config is completed.
06:40:31 INFO  : Memory regions updated for context APU
06:40:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
07:03:15 INFO  : System reset is completed.
07:03:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:03:19 INFO  : ps7_init is completed.
07:03:19 INFO  : ps7_post_config is completed.
07:03:20 INFO  : Memory regions updated for context APU
07:03:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
07:05:04 INFO  : System reset is completed.
07:05:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:05:08 INFO  : ps7_init is completed.
07:05:08 INFO  : ps7_post_config is completed.
07:05:09 INFO  : Memory regions updated for context APU
07:05:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
07:06:11 INFO  : System reset is completed.
07:06:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:06:15 INFO  : ps7_init is completed.
07:06:15 INFO  : ps7_post_config is completed.
07:06:16 INFO  : Memory regions updated for context APU
07:06:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
07:13:16 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
07:13:19 INFO  : Bootgen command execution is done.
07:17:48 INFO  : System reset is completed.
07:17:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:17:53 INFO  : ps7_init is completed.
07:17:53 INFO  : ps7_post_config is completed.
07:17:55 INFO  : Memory regions updated for context APU
07:17:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
07:29:56 INFO  : System reset is completed.
07:29:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:30:01 INFO  : ps7_init is completed.
07:30:01 INFO  : ps7_post_config is completed.
07:30:01 INFO  : Memory regions updated for context APU
07:30:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
07:31:56 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
07:31:59 INFO  : Bootgen command execution is done.
21:38:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
23:54:17 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
23:54:22 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
23:54:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
01:51:08 INFO  : System reset is completed.
01:51:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:51:14 INFO  : ps7_init is completed.
01:51:14 INFO  : ps7_post_config is completed.
01:51:16 INFO  : Memory regions updated for context APU
01:51:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
01:52:01 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
01:52:04 INFO  : Bootgen command execution is done.
11:35:19 INFO  : System reset is completed.
11:35:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:35:26 INFO  : ps7_init is completed.
11:35:26 INFO  : ps7_post_config is completed.
11:35:30 INFO  : Memory regions updated for context APU
11:35:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:45:09 INFO  : System reset is completed.
11:45:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:45:13 INFO  : ps7_init is completed.
11:45:13 INFO  : ps7_post_config is completed.
11:45:14 INFO  : Memory regions updated for context APU
11:45:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:54:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1438744477538,  Project:1438047426770
11:54:53 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:54:55 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
11:56:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:56:28 INFO  : 
11:56:30 INFO  : 
11:56:37 INFO  : Updating hardware inferred compiler options for application_cpu_0.
11:56:38 INFO  : Updating hardware inferred compiler options for fsbl.
11:56:38 INFO  : Clearing existing target manager status.
11:58:13 INFO  : System reset is completed.
11:58:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:58:17 INFO  : ps7_init is completed.
11:58:17 INFO  : ps7_post_config is completed.
11:58:19 INFO  : Memory regions updated for context APU
11:58:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:04:29 INFO  : System reset is completed.
12:04:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:04:34 INFO  : ps7_init is completed.
12:04:34 INFO  : ps7_post_config is completed.
12:04:35 INFO  : Memory regions updated for context APU
12:04:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:06:32 INFO  : System reset is completed.
12:06:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:06:36 INFO  : ps7_init is completed.
12:06:36 INFO  : ps7_post_config is completed.
12:06:38 INFO  : Memory regions updated for context APU
12:06:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:20:38 INFO  : System reset is completed.
12:20:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:20:43 INFO  : ps7_init is completed.
12:20:43 INFO  : ps7_post_config is completed.
12:20:44 INFO  : Memory regions updated for context APU
12:20:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:28:39 INFO  : System reset is completed.
12:28:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:28:44 INFO  : ps7_init is completed.
12:28:44 INFO  : ps7_post_config is completed.
12:28:46 INFO  : Memory regions updated for context APU
12:28:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:57:12 INFO  : System reset is completed.
12:57:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:57:16 INFO  : ps7_init is completed.
12:57:16 INFO  : ps7_post_config is completed.
12:57:16 INFO  : Memory regions updated for context APU
12:57:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:04:11 INFO  : System reset is completed.
13:04:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:04:15 INFO  : ps7_init is completed.
13:04:15 INFO  : ps7_post_config is completed.
13:04:16 INFO  : Memory regions updated for context APU
13:04:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:11:13 INFO  : System reset is completed.
13:11:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:11:17 INFO  : ps7_init is completed.
13:11:17 INFO  : ps7_post_config is completed.
13:11:18 INFO  : Memory regions updated for context APU
13:11:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:13:38 INFO  : System reset is completed.
13:13:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:13:42 INFO  : ps7_init is completed.
13:13:42 INFO  : ps7_post_config is completed.
13:13:43 INFO  : Memory regions updated for context APU
13:13:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:18:35 INFO  : System reset is completed.
13:18:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:18:40 INFO  : ps7_init is completed.
13:18:40 INFO  : ps7_post_config is completed.
13:18:41 INFO  : Memory regions updated for context APU
13:18:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:20:25 INFO  : System reset is completed.
13:20:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:20:29 INFO  : ps7_init is completed.
13:20:29 INFO  : ps7_post_config is completed.
13:20:32 INFO  : Memory regions updated for context APU
13:20:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:39:25 INFO  : System reset is completed.
13:39:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:39:29 INFO  : ps7_init is completed.
13:39:30 INFO  : ps7_post_config is completed.
13:39:31 INFO  : Memory regions updated for context APU
13:39:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:42:14 INFO  : System reset is completed.
13:42:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:42:20 INFO  : ps7_init is completed.
13:42:20 INFO  : ps7_post_config is completed.
13:42:21 INFO  : Memory regions updated for context APU
13:42:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:59:22 INFO  : System reset is completed.
13:59:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:59:27 INFO  : ps7_init is completed.
13:59:27 INFO  : ps7_post_config is completed.
13:59:29 INFO  : Memory regions updated for context APU
13:59:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:38:18 INFO  : System reset is completed.
14:38:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:38:23 INFO  : ps7_init is completed.
14:38:23 INFO  : ps7_post_config is completed.
14:38:25 INFO  : Memory regions updated for context APU
14:38:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:42:30 INFO  : System reset is completed.
14:42:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:42:35 INFO  : ps7_init is completed.
14:42:35 INFO  : ps7_post_config is completed.
14:42:36 INFO  : Memory regions updated for context APU
14:42:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:06:38 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
17:06:41 INFO  : Bootgen command execution is done.
17:11:36 INFO  : System reset is completed.
17:11:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:11:40 INFO  : ps7_init is completed.
17:11:40 INFO  : ps7_post_config is completed.
17:11:42 INFO  : Memory regions updated for context APU
17:11:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:09:05 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
23:09:10 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
11:51:29 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
11:51:34 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:51:35 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:50:21 INFO  : System reset is completed.
12:50:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:50:25 INFO  : ps7_init is completed.
12:50:25 INFO  : ps7_post_config is completed.
12:50:26 INFO  : Memory regions updated for context APU
12:50:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:17:56 INFO  : Refreshed build settings on project application_cpu_1
13:19:06 INFO  : Refreshed build settings on project application_cpu_1
14:17:20 INFO  : System reset is completed.
14:17:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:17:24 INFO  : ps7_init is completed.
14:17:24 INFO  : ps7_post_config is completed.
14:17:24 INFO  : Memory regions updated for context APU
14:17:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:17:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:19:02 INFO  : System reset is completed.
14:19:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:19:05 INFO  : ps7_init is completed.
14:19:05 INFO  : ps7_post_config is completed.
14:19:06 INFO  : Memory regions updated for context APU
14:19:06 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:19:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:24:55 INFO  : Refreshed build settings on project application_cpu_1
14:26:22 INFO  : System reset is completed.
14:26:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:26:25 INFO  : ps7_init is completed.
14:26:25 INFO  : ps7_post_config is completed.
14:26:26 INFO  : Memory regions updated for context APU
14:26:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:26:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:29:34 INFO  : System reset is completed.
14:29:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:29:37 INFO  : ps7_init is completed.
14:29:38 INFO  : ps7_post_config is completed.
14:29:38 INFO  : Memory regions updated for context APU
14:29:39 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:29:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:33:07 INFO  : System reset is completed.
14:33:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:33:10 INFO  : ps7_init is completed.
14:33:10 INFO  : ps7_post_config is completed.
14:33:11 INFO  : Memory regions updated for context APU
14:33:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:33:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:40:20 INFO  : System reset is completed.
14:40:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:40:23 INFO  : ps7_init is completed.
14:40:23 INFO  : ps7_post_config is completed.
14:40:24 INFO  : Memory regions updated for context APU
14:40:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:40:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:54:47 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
14:54:47 INFO  : Overwriting existing bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\output.bif
14:54:51 INFO  : Bootgen command execution is done.
14:59:26 INFO  : System reset is completed.
14:59:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:59:30 INFO  : ps7_init is completed.
14:59:30 INFO  : ps7_post_config is completed.
14:59:30 INFO  : Memory regions updated for context APU
14:59:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:59:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:02:53 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
15:02:56 INFO  : Bootgen command execution is done.
15:09:16 INFO  : System reset is completed.
15:09:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:09:20 INFO  : ps7_init is completed.
15:09:20 INFO  : ps7_post_config is completed.
15:09:20 INFO  : Memory regions updated for context APU
15:09:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:09:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:12:11 INFO  : System reset is completed.
15:12:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:12:15 INFO  : ps7_init is completed.
15:12:15 INFO  : ps7_post_config is completed.
15:12:15 INFO  : Memory regions updated for context APU
15:12:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:12:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:20:04 INFO  : System reset is completed.
15:20:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:20:08 INFO  : ps7_init is completed.
15:20:08 INFO  : ps7_post_config is completed.
15:20:08 INFO  : Memory regions updated for context APU
15:20:09 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:20:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:21:12 INFO  : System reset is completed.
15:21:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:21:15 INFO  : ps7_init is completed.
15:21:16 INFO  : ps7_post_config is completed.
15:21:16 INFO  : Memory regions updated for context APU
15:21:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:21:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:24:16 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
15:24:19 INFO  : Bootgen command execution is done.
15:34:17 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
15:34:20 INFO  : Bootgen command execution is done.
15:39:56 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
15:39:56 INFO  : Overwriting existing bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\output.bif
15:39:59 INFO  : Bootgen command execution is done.
15:45:39 INFO  : Invoking Bootgen: bootgen -image application_cpu_0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\BOOT.mcs -w on
15:45:42 INFO  : Bootgen command execution is done.
15:52:29 INFO  : Invoking Bootgen: bootgen -image application_cpu_0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\BOOT.bin
15:52:29 INFO  : Overwriting existing bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\application_cpu_0.bif
15:52:30 INFO  : Bootgen command execution is done.
16:00:09 INFO  : Invoking Bootgen: bootgen -image application_cpu_0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\bootimage\BOOT.mcs -w on
16:00:13 INFO  : Bootgen command execution is done.
16:05:26 INFO  : System reset is completed.
16:05:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:05:31 INFO  : ps7_init is completed.
16:05:31 INFO  : ps7_post_config is completed.
16:05:31 INFO  : Memory regions updated for context APU
16:05:32 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:05:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:07:37 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
16:07:37 INFO  : Overwriting existing bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\output.bif
16:07:40 INFO  : Bootgen command execution is done.
16:15:55 INFO  : System reset is completed.
16:15:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:15:59 INFO  : ps7_init is completed.
16:15:59 INFO  : ps7_post_config is completed.
16:16:00 INFO  : Memory regions updated for context APU
16:16:00 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:16:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:17:22 INFO  : System reset is completed.
16:17:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:17:27 INFO  : ps7_init is completed.
16:17:27 INFO  : ps7_post_config is completed.
16:17:27 INFO  : Memory regions updated for context APU
16:17:28 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:17:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:20:10 INFO  : System reset is completed.
16:20:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:20:15 INFO  : ps7_init is completed.
16:20:15 INFO  : ps7_post_config is completed.
16:20:16 INFO  : Memory regions updated for context APU
16:20:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:47:54 INFO  : System reset is completed.
16:47:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:47:58 INFO  : ps7_init is completed.
16:47:58 INFO  : ps7_post_config is completed.
16:47:59 INFO  : Memory regions updated for context APU
16:47:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:52:06 INFO  : System reset is completed.
16:52:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:52:12 INFO  : ps7_init is completed.
16:52:12 INFO  : ps7_post_config is completed.
16:52:13 INFO  : Memory regions updated for context APU
16:52:14 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:52:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:16:09 INFO  : System reset is completed.
22:16:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:16:15 INFO  : ps7_init is completed.
22:16:15 INFO  : ps7_post_config is completed.
22:16:16 INFO  : Memory regions updated for context APU
22:16:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:16:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:24:32 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:55:52 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
10:55:55 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:55:55 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:29:56 INFO  : System reset is completed.
12:29:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:30:00 INFO  : ps7_init is completed.
12:30:00 INFO  : ps7_post_config is completed.
12:30:01 INFO  : Memory regions updated for context APU
12:30:01 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:30:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:35:38 INFO  : System reset is completed.
12:35:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:35:42 INFO  : ps7_init is completed.
12:35:42 INFO  : ps7_post_config is completed.
12:35:43 INFO  : Memory regions updated for context APU
12:35:43 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:35:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:37:29 INFO  : System reset is completed.
12:37:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:37:32 INFO  : ps7_init is completed.
12:37:32 INFO  : ps7_post_config is completed.
12:37:33 INFO  : Memory regions updated for context APU
12:37:33 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:37:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:38:53 INFO  : System reset is completed.
12:38:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:38:57 INFO  : ps7_init is completed.
12:38:57 INFO  : ps7_post_config is completed.
12:38:57 INFO  : Memory regions updated for context APU
12:38:57 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:38:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:39:53 INFO  : System reset is completed.
12:39:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:39:56 INFO  : ps7_init is completed.
12:39:56 INFO  : ps7_post_config is completed.
12:39:56 INFO  : Memory regions updated for context APU
12:39:57 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:39:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:40:51 INFO  : System reset is completed.
12:40:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:40:55 INFO  : ps7_init is completed.
12:40:55 INFO  : ps7_post_config is completed.
12:40:55 INFO  : Memory regions updated for context APU
12:40:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:40:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:41:57 INFO  : System reset is completed.
12:42:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:42:00 INFO  : ps7_init is completed.
12:42:00 INFO  : ps7_post_config is completed.
12:42:01 INFO  : Memory regions updated for context APU
12:42:01 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:42:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:43:19 INFO  : System reset is completed.
12:43:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:43:23 INFO  : ps7_init is completed.
12:43:23 INFO  : ps7_post_config is completed.
12:43:23 INFO  : Memory regions updated for context APU
12:43:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:43:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:45:25 INFO  : System reset is completed.
12:45:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:45:28 INFO  : ps7_init is completed.
12:45:28 INFO  : ps7_post_config is completed.
12:45:28 INFO  : Memory regions updated for context APU
12:45:29 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:45:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:47:54 INFO  : System reset is completed.
12:47:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:47:57 INFO  : ps7_init is completed.
12:47:58 INFO  : ps7_post_config is completed.
12:47:58 INFO  : Memory regions updated for context APU
12:47:58 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:47:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:48:49 INFO  : System reset is completed.
12:48:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:48:52 INFO  : ps7_init is completed.
12:48:52 INFO  : ps7_post_config is completed.
12:48:53 INFO  : Memory regions updated for context APU
12:48:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:48:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:49:37 INFO  : System reset is completed.
12:49:40 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:49:41 INFO  : ps7_init is completed.
12:49:41 INFO  : ps7_post_config is completed.
12:49:41 INFO  : Memory regions updated for context APU
12:49:42 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:49:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:52:07 INFO  : System reset is completed.
12:52:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:52:11 INFO  : ps7_init is completed.
12:52:11 INFO  : ps7_post_config is completed.
12:52:11 INFO  : Memory regions updated for context APU
12:52:12 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:52:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:53:06 INFO  : System reset is completed.
12:53:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:53:10 INFO  : ps7_init is completed.
12:53:10 INFO  : ps7_post_config is completed.
12:53:10 INFO  : Memory regions updated for context APU
12:53:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:53:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:54:01 INFO  : System reset is completed.
12:54:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:54:04 INFO  : ps7_init is completed.
12:54:04 INFO  : ps7_post_config is completed.
12:54:05 INFO  : Memory regions updated for context APU
12:54:05 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:54:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:55:42 INFO  : System reset is completed.
12:55:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:55:46 INFO  : ps7_init is completed.
12:55:46 INFO  : ps7_post_config is completed.
12:55:46 INFO  : Memory regions updated for context APU
12:55:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:55:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:57:15 INFO  : System reset is completed.
12:57:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:57:19 INFO  : ps7_init is completed.
12:57:19 INFO  : ps7_post_config is completed.
12:57:19 INFO  : Memory regions updated for context APU
12:57:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:57:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:58:15 INFO  : System reset is completed.
12:58:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:58:18 INFO  : ps7_init is completed.
12:58:18 INFO  : ps7_post_config is completed.
12:58:19 INFO  : Memory regions updated for context APU
12:58:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:58:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:11:20 INFO  : System reset is completed.
13:11:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:11:24 INFO  : ps7_init is completed.
13:11:24 INFO  : ps7_post_config is completed.
13:11:25 INFO  : Memory regions updated for context APU
13:11:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:11:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:12:42 INFO  : System reset is completed.
13:12:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:12:45 INFO  : ps7_init is completed.
13:12:45 INFO  : ps7_post_config is completed.
13:12:46 INFO  : Memory regions updated for context APU
13:12:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:12:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:15:13 INFO  : System reset is completed.
13:15:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:15:17 INFO  : ps7_init is completed.
13:15:17 INFO  : ps7_post_config is completed.
13:15:17 INFO  : Memory regions updated for context APU
13:15:18 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:15:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:15 INFO  : System reset is completed.
13:16:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:18 INFO  : ps7_init is completed.
13:16:18 INFO  : ps7_post_config is completed.
13:16:18 INFO  : Memory regions updated for context APU
13:16:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:16:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:54 INFO  : System reset is completed.
13:16:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:57 INFO  : ps7_init is completed.
13:16:58 INFO  : ps7_post_config is completed.
13:16:58 INFO  : Memory regions updated for context APU
13:16:58 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:17:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:19:47 INFO  : System reset is completed.
13:19:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:19:50 INFO  : ps7_init is completed.
13:19:50 INFO  : ps7_post_config is completed.
13:19:51 INFO  : Memory regions updated for context APU
13:19:51 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:19:52 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:21:01 INFO  : System reset is completed.
13:21:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:21:04 INFO  : ps7_init is completed.
13:21:04 INFO  : ps7_post_config is completed.
13:21:05 INFO  : Memory regions updated for context APU
13:21:05 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:21:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:22:25 INFO  : System reset is completed.
13:22:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:22:29 INFO  : ps7_init is completed.
13:22:29 INFO  : ps7_post_config is completed.
13:22:29 INFO  : Memory regions updated for context APU
13:22:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:22:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:24:00 INFO  : System reset is completed.
13:24:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:24:03 INFO  : ps7_init is completed.
13:24:04 INFO  : ps7_post_config is completed.
13:24:04 INFO  : Memory regions updated for context APU
13:24:04 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:24:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:35:29 INFO  : System reset is completed.
17:35:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:35:33 INFO  : ps7_init is completed.
17:35:33 INFO  : ps7_post_config is completed.
17:35:34 INFO  : Memory regions updated for context APU
17:35:34 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:35:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:42:35 INFO  : System reset is completed.
17:42:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:42:38 INFO  : ps7_init is completed.
17:42:38 INFO  : ps7_post_config is completed.
17:42:39 INFO  : Memory regions updated for context APU
17:42:39 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:42:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:45:26 INFO  : System reset is completed.
17:45:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:45:30 INFO  : ps7_init is completed.
17:45:30 INFO  : ps7_post_config is completed.
17:45:31 INFO  : Memory regions updated for context APU
17:45:31 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:45:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:48:18 INFO  : System reset is completed.
17:48:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:48:21 INFO  : ps7_init is completed.
17:48:21 INFO  : ps7_post_config is completed.
17:48:22 INFO  : Memory regions updated for context APU
17:48:22 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:48:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:53:41 INFO  : System reset is completed.
17:53:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:53:45 INFO  : ps7_init is completed.
17:53:45 INFO  : ps7_post_config is completed.
17:53:45 INFO  : Memory regions updated for context APU
17:53:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:53:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:58:41 INFO  : System reset is completed.
17:58:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:58:45 INFO  : ps7_init is completed.
17:58:45 INFO  : ps7_post_config is completed.
17:58:45 INFO  : Memory regions updated for context APU
17:58:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:58:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:01:52 INFO  : System reset is completed.
18:01:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:01:55 INFO  : ps7_init is completed.
18:01:55 INFO  : ps7_post_config is completed.
18:01:56 INFO  : Memory regions updated for context APU
18:01:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:01:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:02:20 INFO  : System reset is completed.
18:02:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:02:24 INFO  : ps7_init is completed.
18:02:24 INFO  : ps7_post_config is completed.
18:02:24 INFO  : Memory regions updated for context APU
18:02:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:02:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:14:24 INFO  : System reset is completed.
20:14:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:14:28 INFO  : ps7_init is completed.
20:14:28 INFO  : ps7_post_config is completed.
20:14:28 INFO  : Memory regions updated for context APU
20:14:29 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:14:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:21:31 INFO  : System reset is completed.
20:21:34 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:21:35 INFO  : ps7_init is completed.
20:21:35 INFO  : ps7_post_config is completed.
20:21:35 INFO  : Memory regions updated for context APU
20:21:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:21:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:38:16 INFO  : System reset is completed.
20:38:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:38:20 INFO  : ps7_init is completed.
20:38:20 INFO  : ps7_post_config is completed.
20:38:20 INFO  : Memory regions updated for context APU
20:38:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:38:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:42:16 INFO  : System reset is completed.
20:42:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:42:20 INFO  : ps7_init is completed.
20:42:20 INFO  : ps7_post_config is completed.
20:42:20 INFO  : Memory regions updated for context APU
20:42:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:42:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:55:50 INFO  : System reset is completed.
20:55:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:55:53 INFO  : ps7_init is completed.
20:55:53 INFO  : ps7_post_config is completed.
20:55:54 INFO  : Memory regions updated for context APU
20:55:54 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:55:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:59:27 INFO  : System reset is completed.
20:59:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:59:30 INFO  : ps7_init is completed.
20:59:31 INFO  : ps7_post_config is completed.
20:59:31 INFO  : Memory regions updated for context APU
20:59:31 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:59:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:01:22 INFO  : System reset is completed.
21:01:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:01:25 INFO  : ps7_init is completed.
21:01:25 INFO  : ps7_post_config is completed.
21:01:26 INFO  : Memory regions updated for context APU
21:01:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:01:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:03:49 INFO  : System reset is completed.
21:03:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:03:52 INFO  : ps7_init is completed.
21:03:52 INFO  : ps7_post_config is completed.
21:03:53 INFO  : Memory regions updated for context APU
21:03:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:03:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:21:13 INFO  : System reset is completed.
21:21:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:21:16 INFO  : ps7_init is completed.
21:21:16 INFO  : ps7_post_config is completed.
21:21:17 INFO  : Memory regions updated for context APU
21:21:17 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:21:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:24:03 INFO  : System reset is completed.
21:24:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:24:07 INFO  : ps7_init is completed.
21:24:07 INFO  : ps7_post_config is completed.
21:24:08 INFO  : Memory regions updated for context APU
21:24:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:24:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:28:54 INFO  : System reset is completed.
21:28:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:28:58 INFO  : ps7_init is completed.
21:28:58 INFO  : ps7_post_config is completed.
21:28:58 INFO  : Memory regions updated for context APU
21:28:59 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:28:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:39:07 INFO  : System reset is completed.
21:39:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:39:10 INFO  : ps7_init is completed.
21:39:10 INFO  : ps7_post_config is completed.
21:39:11 INFO  : Memory regions updated for context APU
21:39:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:39:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:43:57 INFO  : System reset is completed.
21:44:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:44:01 INFO  : ps7_init is completed.
21:44:01 INFO  : ps7_post_config is completed.
21:44:01 INFO  : Memory regions updated for context APU
21:44:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:44:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:04:15 INFO  : System reset is completed.
22:04:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:04:19 INFO  : ps7_init is completed.
22:04:19 INFO  : ps7_post_config is completed.
22:04:19 INFO  : Memory regions updated for context APU
22:04:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:04:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:07:13 INFO  : System reset is completed.
22:07:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:07:17 INFO  : ps7_init is completed.
22:07:17 INFO  : ps7_post_config is completed.
22:07:18 INFO  : Memory regions updated for context APU
22:07:18 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:07:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:10:25 INFO  : System reset is completed.
22:10:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:10:29 INFO  : ps7_init is completed.
22:10:29 INFO  : ps7_post_config is completed.
22:10:29 INFO  : Memory regions updated for context APU
22:10:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:10:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:12:06 INFO  : System reset is completed.
22:12:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:12:09 INFO  : ps7_init is completed.
22:12:10 INFO  : ps7_post_config is completed.
22:12:10 INFO  : Memory regions updated for context APU
22:12:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:12:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:12:27 INFO  : System reset is completed.
22:12:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:12:31 INFO  : ps7_init is completed.
22:12:31 INFO  : ps7_post_config is completed.
22:12:32 INFO  : Memory regions updated for context APU
22:12:32 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:12:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:17:28 INFO  : System reset is completed.
22:17:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:17:31 INFO  : ps7_init is completed.
22:17:31 INFO  : ps7_post_config is completed.
22:17:32 INFO  : Memory regions updated for context APU
22:17:32 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:17:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:19:49 INFO  : System reset is completed.
22:19:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:19:53 INFO  : ps7_init is completed.
22:19:53 INFO  : ps7_post_config is completed.
22:19:54 INFO  : Memory regions updated for context APU
22:19:54 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:19:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:25:27 INFO  : System reset is completed.
22:25:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:25:31 INFO  : ps7_init is completed.
22:25:31 INFO  : ps7_post_config is completed.
22:25:31 INFO  : Memory regions updated for context APU
22:25:32 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:25:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:27:49 INFO  : System reset is completed.
22:27:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:27:52 INFO  : ps7_init is completed.
22:27:52 INFO  : ps7_post_config is completed.
22:27:53 INFO  : Memory regions updated for context APU
22:27:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:27:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:31:09 INFO  : System reset is completed.
22:31:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:31:14 INFO  : ps7_init is completed.
22:31:14 INFO  : ps7_post_config is completed.
22:31:14 INFO  : Memory regions updated for context APU
22:31:15 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:31:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:32:51 INFO  : System reset is completed.
12:32:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:32:54 INFO  : ps7_init is completed.
12:32:54 INFO  : ps7_post_config is completed.
12:32:55 INFO  : Memory regions updated for context APU
12:32:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:32:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:28 INFO  : System reset is completed.
13:16:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:32 INFO  : ps7_init is completed.
13:16:32 INFO  : ps7_post_config is completed.
13:16:32 INFO  : Memory regions updated for context APU
13:16:33 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:16:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:44 INFO  : System reset is completed.
13:16:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:48 INFO  : ps7_init is completed.
13:16:48 INFO  : ps7_post_config is completed.
13:16:48 INFO  : Memory regions updated for context APU
13:16:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:16:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:35:21 INFO  : Invoking Bootgen: bootgen -image application_cpu_1.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\bootimage\BOOT.mcs
13:35:21 INFO  : Creating new bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\bootimage\application_cpu_1.bif
13:35:26 INFO  : Bootgen command execution is done.
13:41:45 INFO  : System reset is completed.
13:41:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:41:48 INFO  : ps7_init is completed.
13:41:48 INFO  : ps7_post_config is completed.
13:41:49 INFO  : Memory regions updated for context APU
13:41:50 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:41:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:42:57 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
13:43:02 INFO  : Bootgen command execution is done.
16:30:46 INFO  : System reset is completed.
16:30:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:30:50 INFO  : ps7_init is completed.
16:30:50 INFO  : ps7_post_config is completed.
16:30:51 INFO  : Memory regions updated for context APU
16:30:51 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:30:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:32:53 INFO  : System reset is completed.
16:32:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:32:57 INFO  : ps7_init is completed.
16:32:57 INFO  : ps7_post_config is completed.
16:32:59 INFO  : Memory regions updated for context APU
16:32:59 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:33:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:33:51 INFO  : System reset is completed.
16:33:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:33:55 INFO  : ps7_init is completed.
16:33:55 INFO  : ps7_post_config is completed.
16:33:56 INFO  : Memory regions updated for context APU
16:33:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:35:19 INFO  : System reset is completed.
16:35:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:35:23 INFO  : ps7_init is completed.
16:35:23 INFO  : ps7_post_config is completed.
16:35:24 INFO  : Memory regions updated for context APU
16:35:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:48:14 INFO  : System reset is completed.
16:48:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:48:18 INFO  : ps7_init is completed.
16:48:18 INFO  : ps7_post_config is completed.
16:48:18 INFO  : Memory regions updated for context APU
16:48:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:07:39 INFO  : System reset is completed.
17:07:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:07:43 INFO  : ps7_init is completed.
17:07:43 INFO  : ps7_post_config is completed.
17:07:43 INFO  : Memory regions updated for context APU
17:07:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:19:17 INFO  : System reset is completed.
17:19:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:19:21 INFO  : ps7_init is completed.
17:19:21 INFO  : ps7_post_config is completed.
17:19:21 INFO  : Memory regions updated for context APU
17:19:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:21:25 INFO  : System reset is completed.
17:21:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:21:29 INFO  : ps7_init is completed.
17:21:29 INFO  : ps7_post_config is completed.
17:21:29 INFO  : Memory regions updated for context APU
17:21:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:25:40 INFO  : System reset is completed.
17:25:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:25:44 INFO  : ps7_init is completed.
17:25:44 INFO  : ps7_post_config is completed.
17:25:45 INFO  : Memory regions updated for context APU
17:25:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:28:55 INFO  : System reset is completed.
17:28:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:28:59 INFO  : ps7_init is completed.
17:28:59 INFO  : ps7_post_config is completed.
17:29:00 INFO  : Memory regions updated for context APU
17:29:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:31:56 INFO  : System reset is completed.
17:31:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:32:00 INFO  : ps7_init is completed.
17:32:00 INFO  : ps7_post_config is completed.
17:32:00 INFO  : Memory regions updated for context APU
17:32:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:56:13 INFO  : System reset is completed.
17:56:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:56:17 INFO  : ps7_init is completed.
17:56:17 INFO  : ps7_post_config is completed.
17:56:18 INFO  : Memory regions updated for context APU
17:56:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:56:51 INFO  : System reset is completed.
17:56:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:56:54 INFO  : ps7_init is completed.
17:56:54 INFO  : ps7_post_config is completed.
17:56:55 INFO  : Memory regions updated for context APU
17:56:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:57:34 INFO  : Invoking Bootgen: bootgen -image output_cpu0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
17:57:34 INFO  : Creating new bif file C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\output_cpu0.bif
17:57:37 INFO  : Bootgen command execution is done.
18:04:36 INFO  : Invoking Bootgen: bootgen -image output_cpu0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
18:04:39 INFO  : Bootgen command execution is done.
18:07:19 INFO  : System reset is completed.
18:07:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:07:22 INFO  : ps7_init is completed.
18:07:22 INFO  : ps7_post_config is completed.
18:07:23 INFO  : Memory regions updated for context APU
18:07:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:08:29 INFO  : System reset is completed.
18:08:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:08:33 INFO  : ps7_init is completed.
18:08:33 INFO  : ps7_post_config is completed.
18:08:33 INFO  : Memory regions updated for context APU
18:08:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:16:00 INFO  : System reset is completed.
18:16:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:16:05 INFO  : ps7_init is completed.
18:16:05 INFO  : ps7_post_config is completed.
18:16:05 INFO  : Memory regions updated for context APU
18:16:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:17:34 INFO  : System reset is completed.
18:17:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:17:38 INFO  : ps7_init is completed.
18:17:38 INFO  : ps7_post_config is completed.
18:17:39 INFO  : Memory regions updated for context APU
18:17:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:19:36 INFO  : System reset is completed.
18:19:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:19:40 INFO  : ps7_init is completed.
18:19:40 INFO  : ps7_post_config is completed.
18:19:41 INFO  : Memory regions updated for context APU
18:19:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:27:41 INFO  : Invoking Bootgen: bootgen -image output_cpu0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
18:27:44 INFO  : Bootgen command execution is done.
18:44:37 INFO  : System reset is completed.
18:44:40 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:44:40 INFO  : ps7_init is completed.
18:44:41 INFO  : ps7_post_config is completed.
18:44:41 INFO  : Memory regions updated for context APU
18:44:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:47:44 INFO  : System reset is completed.
18:47:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:47:48 INFO  : ps7_init is completed.
18:47:48 INFO  : ps7_post_config is completed.
18:47:49 INFO  : Memory regions updated for context APU
18:47:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:50:58 INFO  : System reset is completed.
18:51:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:51:01 INFO  : ps7_init is completed.
18:51:01 INFO  : ps7_post_config is completed.
18:51:02 INFO  : Memory regions updated for context APU
18:51:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:51:30 INFO  : System reset is completed.
18:51:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:51:33 INFO  : ps7_init is completed.
18:51:33 INFO  : ps7_post_config is completed.
18:51:34 INFO  : Memory regions updated for context APU
18:51:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:56:11 INFO  : System reset is completed.
18:56:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:56:15 INFO  : ps7_init is completed.
18:56:15 INFO  : ps7_post_config is completed.
18:56:15 INFO  : Memory regions updated for context APU
18:56:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:01:03 INFO  : System reset is completed.
19:01:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:01:06 INFO  : ps7_init is completed.
19:01:06 INFO  : ps7_post_config is completed.
19:01:07 INFO  : Memory regions updated for context APU
19:01:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:10:12 INFO  : System reset is completed.
19:10:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:10:16 INFO  : ps7_init is completed.
19:10:16 INFO  : ps7_post_config is completed.
19:10:16 INFO  : Memory regions updated for context APU
19:10:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:23:49 INFO  : Invoking Bootgen: bootgen -image output_cpu0.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
19:23:52 INFO  : Bootgen command execution is done.
09:44:59 INFO  : System reset is completed.
09:45:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:45:03 INFO  : ps7_init is completed.
09:45:03 INFO  : ps7_post_config is completed.
09:45:04 INFO  : Memory regions updated for context APU
09:45:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
09:48:12 INFO  : System reset is completed.
09:48:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:48:16 INFO  : ps7_init is completed.
09:48:17 INFO  : ps7_post_config is completed.
09:48:17 INFO  : Memory regions updated for context APU
09:48:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
09:49:48 INFO  : System reset is completed.
09:49:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:49:52 INFO  : ps7_init is completed.
09:49:52 INFO  : ps7_post_config is completed.
09:49:53 INFO  : Memory regions updated for context APU
09:49:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
09:54:05 INFO  : System reset is completed.
09:54:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:54:09 INFO  : ps7_init is completed.
09:54:09 INFO  : ps7_post_config is completed.
09:54:10 INFO  : Memory regions updated for context APU
09:54:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
09:58:11 INFO  : System reset is completed.
09:58:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
09:58:15 INFO  : ps7_init is completed.
09:58:15 INFO  : ps7_post_config is completed.
09:58:16 INFO  : Memory regions updated for context APU
09:58:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:14:26 INFO  : System reset is completed.
10:14:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:14:31 INFO  : ps7_init is completed.
10:14:31 INFO  : ps7_post_config is completed.
10:14:31 INFO  : Memory regions updated for context APU
10:14:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:16:04 INFO  : System reset is completed.
10:16:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:16:09 INFO  : ps7_init is completed.
10:16:09 INFO  : ps7_post_config is completed.
10:16:10 INFO  : Memory regions updated for context APU
10:16:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:30:57 INFO  : System reset is completed.
10:31:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:31:02 INFO  : ps7_init is completed.
10:31:02 INFO  : ps7_post_config is completed.
10:31:03 INFO  : Memory regions updated for context APU
10:31:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:32:38 INFO  : System reset is completed.
10:32:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:32:42 INFO  : ps7_init is completed.
10:32:42 INFO  : ps7_post_config is completed.
10:32:43 INFO  : Memory regions updated for context APU
10:32:43 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:35:04 INFO  : System reset is completed.
10:35:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:35:09 INFO  : ps7_init is completed.
10:35:09 INFO  : ps7_post_config is completed.
10:35:09 INFO  : Memory regions updated for context APU
10:35:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:02:09 INFO  : System reset is completed.
11:02:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:02:13 INFO  : ps7_init is completed.
11:02:13 INFO  : ps7_post_config is completed.
11:02:13 INFO  : Memory regions updated for context APU
11:02:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:09:05 INFO  : System reset is completed.
11:09:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:09:09 INFO  : ps7_init is completed.
11:09:09 INFO  : ps7_post_config is completed.
11:09:10 INFO  : Memory regions updated for context APU
11:09:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:28:13 INFO  : System reset is completed.
11:28:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:28:17 INFO  : ps7_init is completed.
11:28:17 INFO  : ps7_post_config is completed.
11:28:17 INFO  : Memory regions updated for context APU
11:28:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:44:12 INFO  : System reset is completed.
11:44:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:44:16 INFO  : ps7_init is completed.
11:44:16 INFO  : ps7_post_config is completed.
11:44:16 INFO  : Memory regions updated for context APU
11:44:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:08:16 INFO  : System reset is completed.
13:08:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:08:20 INFO  : ps7_init is completed.
13:08:20 INFO  : ps7_post_config is completed.
13:08:20 INFO  : Memory regions updated for context APU
13:08:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:09:33 INFO  : System reset is completed.
13:09:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:09:37 INFO  : ps7_init is completed.
13:09:37 INFO  : ps7_post_config is completed.
13:09:37 INFO  : Memory regions updated for context APU
13:09:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:22:27 INFO  : System reset is completed.
13:22:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:22:30 INFO  : ps7_init is completed.
13:22:30 INFO  : ps7_post_config is completed.
13:22:31 INFO  : Memory regions updated for context APU
13:22:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:49:29 INFO  : System reset is completed.
13:49:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:49:33 INFO  : ps7_init is completed.
13:49:33 INFO  : ps7_post_config is completed.
13:49:33 INFO  : Memory regions updated for context APU
13:49:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:06:42 INFO  : System reset is completed.
14:06:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:06:46 INFO  : ps7_init is completed.
14:06:47 INFO  : ps7_post_config is completed.
14:06:47 INFO  : Memory regions updated for context APU
14:06:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:06:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:53:03 INFO  : System reset is completed.
14:53:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:53:07 INFO  : ps7_init is completed.
14:53:07 INFO  : ps7_post_config is completed.
14:53:08 INFO  : Memory regions updated for context APU
14:53:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:53:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:09:46 INFO  : System reset is completed.
15:09:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:09:51 INFO  : ps7_init is completed.
15:09:51 INFO  : ps7_post_config is completed.
15:09:52 INFO  : Memory regions updated for context APU
15:09:52 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:09:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:26:26 INFO  : System reset is completed.
15:26:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:26:30 INFO  : ps7_init is completed.
15:26:30 INFO  : ps7_post_config is completed.
15:26:30 INFO  : Memory regions updated for context APU
15:26:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:27:48 INFO  : System reset is completed.
15:27:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:27:52 INFO  : ps7_init is completed.
15:27:52 INFO  : ps7_post_config is completed.
15:27:52 INFO  : Memory regions updated for context APU
15:27:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:54:41 INFO  : System reset is completed.
15:54:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:54:46 INFO  : ps7_init is completed.
15:54:46 INFO  : ps7_post_config is completed.
15:54:46 INFO  : Memory regions updated for context APU
15:54:47 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:54:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:06:34 INFO  : System reset is completed.
16:06:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:06:39 INFO  : ps7_init is completed.
16:06:39 INFO  : ps7_post_config is completed.
16:06:39 INFO  : Memory regions updated for context APU
16:06:39 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:06:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:07:29 INFO  : System reset is completed.
16:07:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:07:33 INFO  : ps7_init is completed.
16:07:33 INFO  : ps7_post_config is completed.
16:07:34 INFO  : Memory regions updated for context APU
16:07:34 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:07:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:19:14 INFO  : System reset is completed.
16:19:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:19:19 INFO  : ps7_init is completed.
16:19:19 INFO  : ps7_post_config is completed.
16:19:19 INFO  : Memory regions updated for context APU
16:19:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:19:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:20:43 INFO  : System reset is completed.
16:20:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:20:48 INFO  : ps7_init is completed.
16:20:48 INFO  : ps7_post_config is completed.
16:20:48 INFO  : Memory regions updated for context APU
16:20:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:20:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:21:33 INFO  : System reset is completed.
16:21:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:21:37 INFO  : ps7_init is completed.
16:21:37 INFO  : ps7_post_config is completed.
16:21:38 INFO  : Memory regions updated for context APU
16:21:38 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:21:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:23:30 INFO  : System reset is completed.
16:23:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:23:35 INFO  : ps7_init is completed.
16:23:35 INFO  : ps7_post_config is completed.
16:23:35 INFO  : Memory regions updated for context APU
16:23:36 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:23:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:32:48 INFO  : System reset is completed.
16:32:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:32:52 INFO  : ps7_init is completed.
16:32:52 INFO  : ps7_post_config is completed.
16:32:52 INFO  : Memory regions updated for context APU
16:32:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:32:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:59:07 INFO  : System reset is completed.
16:59:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:59:11 INFO  : ps7_init is completed.
16:59:11 INFO  : ps7_post_config is completed.
16:59:11 INFO  : Memory regions updated for context APU
16:59:12 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:59:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:59:33 INFO  : System reset is completed.
16:59:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:59:37 INFO  : ps7_init is completed.
16:59:38 INFO  : ps7_post_config is completed.
16:59:38 INFO  : Memory regions updated for context APU
16:59:38 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:59:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:49:09 INFO  : System reset is completed.
17:49:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:49:13 INFO  : ps7_init is completed.
17:49:13 INFO  : ps7_post_config is completed.
17:49:13 INFO  : Memory regions updated for context APU
17:49:14 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:49:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:52:46 INFO  : System reset is completed.
17:52:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:52:50 INFO  : ps7_init is completed.
17:52:50 INFO  : ps7_post_config is completed.
17:52:50 INFO  : Memory regions updated for context APU
17:52:51 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:52:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:00:50 INFO  : System reset is completed.
18:00:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:00:53 INFO  : ps7_init is completed.
18:00:53 INFO  : ps7_post_config is completed.
18:00:54 INFO  : Memory regions updated for context APU
18:00:54 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:00:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:51:15 INFO  : System reset is completed.
18:51:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:51:19 INFO  : ps7_init is completed.
18:51:19 INFO  : ps7_post_config is completed.
18:51:19 INFO  : Memory regions updated for context APU
18:51:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:51:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:54:38 INFO  : System reset is completed.
18:54:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:54:42 INFO  : ps7_init is completed.
18:54:42 INFO  : ps7_post_config is completed.
18:54:42 INFO  : Memory regions updated for context APU
18:54:43 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:54:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:56:42 INFO  : System reset is completed.
18:56:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:56:47 INFO  : ps7_init is completed.
18:56:47 INFO  : ps7_post_config is completed.
18:56:47 INFO  : Memory regions updated for context APU
18:56:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:56:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:58:57 INFO  : System reset is completed.
18:59:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:59:02 INFO  : ps7_init is completed.
18:59:02 INFO  : ps7_post_config is completed.
18:59:03 INFO  : Memory regions updated for context APU
18:59:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:59:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:01:08 INFO  : System reset is completed.
19:01:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:01:12 INFO  : ps7_init is completed.
19:01:13 INFO  : ps7_post_config is completed.
19:01:13 INFO  : Memory regions updated for context APU
19:01:13 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:01:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:02:48 INFO  : System reset is completed.
19:02:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:02:52 INFO  : ps7_init is completed.
19:02:52 INFO  : ps7_post_config is completed.
19:02:53 INFO  : Memory regions updated for context APU
19:02:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:02:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:03:54 INFO  : System reset is completed.
19:03:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:03:58 INFO  : ps7_init is completed.
19:03:58 INFO  : ps7_post_config is completed.
19:03:59 INFO  : Memory regions updated for context APU
19:03:59 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:03:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:05:18 INFO  : System reset is completed.
10:05:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:05:23 INFO  : ps7_init is completed.
10:05:23 INFO  : ps7_post_config is completed.
10:05:23 INFO  : Memory regions updated for context APU
10:05:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:05:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:10:46 INFO  : System reset is completed.
10:10:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:10:50 INFO  : ps7_init is completed.
10:10:50 INFO  : ps7_post_config is completed.
10:10:50 INFO  : Memory regions updated for context APU
10:10:51 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:10:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:13:28 INFO  : System reset is completed.
10:13:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:13:32 INFO  : ps7_init is completed.
10:13:32 INFO  : ps7_post_config is completed.
10:13:33 INFO  : Memory regions updated for context APU
10:13:33 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:13:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:21:20 INFO  : System reset is completed.
10:21:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:21:24 INFO  : ps7_init is completed.
10:21:24 INFO  : ps7_post_config is completed.
10:21:25 INFO  : Memory regions updated for context APU
10:21:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:21:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:25:58 INFO  : System reset is completed.
10:26:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:26:02 INFO  : ps7_init is completed.
10:26:03 INFO  : ps7_post_config is completed.
10:26:03 INFO  : Memory regions updated for context APU
10:26:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:26:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:35:59 INFO  : System reset is completed.
10:36:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:36:03 INFO  : ps7_init is completed.
10:36:03 INFO  : ps7_post_config is completed.
10:36:04 INFO  : Memory regions updated for context APU
10:36:04 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:36:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:01:15 INFO  : System reset is completed.
11:01:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:01:19 INFO  : ps7_init is completed.
11:01:19 INFO  : ps7_post_config is completed.
11:01:20 INFO  : Memory regions updated for context APU
11:01:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:01:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:08:15 INFO  : System reset is completed.
11:08:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:08:20 INFO  : ps7_init is completed.
11:08:20 INFO  : ps7_post_config is completed.
11:08:20 INFO  : Memory regions updated for context APU
11:08:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:08:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:10:30 INFO  : System reset is completed.
11:10:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:10:34 INFO  : ps7_init is completed.
11:10:34 INFO  : ps7_post_config is completed.
11:10:35 INFO  : Memory regions updated for context APU
11:10:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:10:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:12:45 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:14:05 INFO  : System reset is completed.
11:14:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:14:09 INFO  : ps7_init is completed.
11:14:09 INFO  : ps7_post_config is completed.
11:14:09 INFO  : Memory regions updated for context APU
11:14:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:14:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:16:35 INFO  : System reset is completed.
11:16:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:16:40 INFO  : ps7_init is completed.
11:16:40 INFO  : ps7_post_config is completed.
11:16:41 INFO  : Memory regions updated for context APU
11:16:41 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:16:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:19:29 INFO  : System reset is completed.
11:19:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:19:32 INFO  : ps7_init is completed.
11:19:32 INFO  : ps7_post_config is completed.
11:19:33 INFO  : Memory regions updated for context APU
11:19:33 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:19:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:24:12 INFO  : System reset is completed.
11:24:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:24:16 INFO  : ps7_init is completed.
11:24:16 INFO  : ps7_post_config is completed.
11:24:17 INFO  : Memory regions updated for context APU
11:24:17 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:24:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:16:25 INFO  : System reset is completed.
12:16:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:16:29 INFO  : ps7_init is completed.
12:16:29 INFO  : ps7_post_config is completed.
12:16:30 INFO  : Memory regions updated for context APU
12:16:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:16:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:23:17 INFO  : System reset is completed.
12:23:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:23:22 INFO  : ps7_init is completed.
12:23:22 INFO  : ps7_post_config is completed.
12:23:22 INFO  : Memory regions updated for context APU
12:23:23 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:23:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:28:03 INFO  : System reset is completed.
12:28:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:28:07 INFO  : ps7_init is completed.
12:28:07 INFO  : ps7_post_config is completed.
12:28:07 INFO  : Memory regions updated for context APU
12:28:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:28:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:58:33 INFO  : System reset is completed.
12:58:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:58:37 INFO  : ps7_init is completed.
12:58:37 INFO  : ps7_post_config is completed.
12:58:37 INFO  : Memory regions updated for context APU
12:58:38 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:58:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:01:29 INFO  : System reset is completed.
13:01:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:01:34 INFO  : ps7_init is completed.
13:01:34 INFO  : ps7_post_config is completed.
13:01:34 INFO  : Memory regions updated for context APU
13:01:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:01:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:04:48 INFO  : System reset is completed.
13:04:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:04:52 INFO  : ps7_init is completed.
13:04:52 INFO  : ps7_post_config is completed.
13:04:53 INFO  : Memory regions updated for context APU
13:04:54 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:04:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:09:16 INFO  : System reset is completed.
13:09:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:09:20 INFO  : ps7_init is completed.
13:09:20 INFO  : ps7_post_config is completed.
13:09:20 INFO  : Memory regions updated for context APU
13:09:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:09:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:10:26 INFO  : System reset is completed.
13:10:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:10:30 INFO  : ps7_init is completed.
13:10:30 INFO  : ps7_post_config is completed.
13:10:31 INFO  : Memory regions updated for context APU
13:10:31 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:10:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:11:57 INFO  : System reset is completed.
13:12:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:12:01 INFO  : ps7_init is completed.
13:12:01 INFO  : ps7_post_config is completed.
13:12:02 INFO  : Memory regions updated for context APU
13:12:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:12:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:14:32 INFO  : System reset is completed.
13:14:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:14:35 INFO  : ps7_init is completed.
13:14:36 INFO  : ps7_post_config is completed.
13:14:36 INFO  : Memory regions updated for context APU
13:14:36 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:14:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:17 INFO  : System reset is completed.
13:16:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:20 INFO  : ps7_init is completed.
13:16:21 INFO  : ps7_post_config is completed.
13:16:21 INFO  : Memory regions updated for context APU
13:16:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:16:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:17:50 INFO  : System reset is completed.
13:17:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:17:54 INFO  : ps7_init is completed.
13:17:54 INFO  : ps7_post_config is completed.
13:17:55 INFO  : Memory regions updated for context APU
13:17:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:17:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:28:11 INFO  : System reset is completed.
13:28:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:28:15 INFO  : ps7_init is completed.
13:28:15 INFO  : ps7_post_config is completed.
13:28:15 INFO  : Memory regions updated for context APU
13:28:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:28:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:31:14 INFO  : System reset is completed.
13:31:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:31:18 INFO  : ps7_init is completed.
13:31:18 INFO  : ps7_post_config is completed.
13:31:18 INFO  : Memory regions updated for context APU
13:31:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:31:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:33:18 INFO  : System reset is completed.
13:33:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:33:22 INFO  : ps7_init is completed.
13:33:22 INFO  : ps7_post_config is completed.
13:33:23 INFO  : Memory regions updated for context APU
13:33:23 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:33:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:38:54 INFO  : System reset is completed.
13:38:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:38:59 INFO  : ps7_init is completed.
13:38:59 INFO  : ps7_post_config is completed.
13:38:59 INFO  : Memory regions updated for context APU
13:39:00 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:39:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:49:39 INFO  : System reset is completed.
13:49:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:49:43 INFO  : ps7_init is completed.
13:49:43 INFO  : ps7_post_config is completed.
13:49:43 INFO  : Memory regions updated for context APU
13:49:44 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:49:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:56:56 INFO  : System reset is completed.
13:56:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:57:00 INFO  : ps7_init is completed.
13:57:00 INFO  : ps7_post_config is completed.
13:57:00 INFO  : Memory regions updated for context APU
13:57:01 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:57:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:03:16 INFO  : System reset is completed.
14:03:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:03:20 INFO  : ps7_init is completed.
14:03:20 INFO  : ps7_post_config is completed.
14:03:21 INFO  : Memory regions updated for context APU
14:03:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:03:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:14:41 INFO  : System reset is completed.
14:14:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:14:45 INFO  : ps7_init is completed.
14:14:45 INFO  : ps7_post_config is completed.
14:14:46 INFO  : Memory regions updated for context APU
14:14:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:14:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:18:53 INFO  : System reset is completed.
14:18:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:18:57 INFO  : ps7_init is completed.
14:18:57 INFO  : ps7_post_config is completed.
14:18:58 INFO  : Memory regions updated for context APU
14:18:58 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:18:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:20:58 INFO  : System reset is completed.
14:21:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:21:02 INFO  : ps7_init is completed.
14:21:02 INFO  : ps7_post_config is completed.
14:21:02 INFO  : Memory regions updated for context APU
14:21:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:21:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:22:42 INFO  : System reset is completed.
14:22:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:22:46 INFO  : ps7_init is completed.
14:22:46 INFO  : ps7_post_config is completed.
14:22:47 INFO  : Memory regions updated for context APU
14:22:47 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:22:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:26:07 INFO  : System reset is completed.
14:26:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:26:11 INFO  : ps7_init is completed.
14:26:11 INFO  : ps7_post_config is completed.
14:26:11 INFO  : Memory regions updated for context APU
14:26:12 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:26:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:27:11 INFO  : System reset is completed.
15:27:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:27:16 INFO  : ps7_init is completed.
15:27:16 INFO  : ps7_post_config is completed.
15:27:16 INFO  : Memory regions updated for context APU
15:27:17 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:27:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:32:49 INFO  : System reset is completed.
15:32:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:32:54 INFO  : ps7_init is completed.
15:32:54 INFO  : ps7_post_config is completed.
15:32:55 INFO  : Memory regions updated for context APU
15:32:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:32:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:51:14 INFO  : System reset is completed.
15:51:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:51:19 INFO  : ps7_init is completed.
15:51:19 INFO  : ps7_post_config is completed.
15:51:19 INFO  : Memory regions updated for context APU
15:51:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:51:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:56:14 INFO  : System reset is completed.
15:56:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:56:18 INFO  : ps7_init is completed.
15:56:18 INFO  : ps7_post_config is completed.
15:56:18 INFO  : Memory regions updated for context APU
15:56:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:56:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:58:34 INFO  : System reset is completed.
15:58:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:58:38 INFO  : ps7_init is completed.
15:58:38 INFO  : ps7_post_config is completed.
15:58:39 INFO  : Memory regions updated for context APU
15:58:39 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:58:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:00:34 INFO  : System reset is completed.
16:00:38 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:00:39 INFO  : ps7_init is completed.
16:00:39 INFO  : ps7_post_config is completed.
16:00:39 INFO  : Memory regions updated for context APU
16:00:41 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:00:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:01:59 INFO  : System reset is completed.
16:02:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:02:03 INFO  : ps7_init is completed.
16:02:03 INFO  : ps7_post_config is completed.
16:02:04 INFO  : Memory regions updated for context APU
16:02:05 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:02:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:10:19 INFO  : System reset is completed.
16:10:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:10:23 INFO  : ps7_init is completed.
16:10:23 INFO  : ps7_post_config is completed.
16:10:24 INFO  : Memory regions updated for context APU
16:10:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:10:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:13:27 INFO  : System reset is completed.
16:13:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:13:31 INFO  : ps7_init is completed.
16:13:31 INFO  : ps7_post_config is completed.
16:13:31 INFO  : Memory regions updated for context APU
16:13:32 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:13:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:20:58 INFO  : System reset is completed.
16:21:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:21:02 INFO  : ps7_init is completed.
16:21:02 INFO  : ps7_post_config is completed.
16:21:02 INFO  : Memory regions updated for context APU
16:21:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:21:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:24:01 INFO  : System reset is completed.
16:24:04 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:24:05 INFO  : ps7_init is completed.
16:24:05 INFO  : ps7_post_config is completed.
16:24:05 INFO  : Memory regions updated for context APU
16:24:06 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:24:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:28:03 INFO  : System reset is completed.
16:28:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:28:07 INFO  : ps7_init is completed.
16:28:07 INFO  : ps7_post_config is completed.
16:28:07 INFO  : Memory regions updated for context APU
16:28:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:28:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:00:10 INFO  : System reset is completed.
18:00:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:00:15 INFO  : ps7_init is completed.
18:00:15 INFO  : ps7_post_config is completed.
18:00:16 INFO  : Memory regions updated for context APU
18:00:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:00:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:07:16 INFO  : System reset is completed.
18:07:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:07:20 INFO  : ps7_init is completed.
18:07:20 INFO  : ps7_post_config is completed.
18:07:21 INFO  : Memory regions updated for context APU
18:07:22 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:07:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:15:00 INFO  : System reset is completed.
18:15:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:15:04 INFO  : ps7_init is completed.
18:15:04 INFO  : ps7_post_config is completed.
18:15:04 INFO  : Memory regions updated for context APU
18:15:05 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:15:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:16:38 INFO  : System reset is completed.
18:16:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:16:42 INFO  : ps7_init is completed.
18:16:43 INFO  : ps7_post_config is completed.
18:16:43 INFO  : Memory regions updated for context APU
18:16:43 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:16:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:23:43 INFO  : System reset is completed.
18:23:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:23:47 INFO  : ps7_init is completed.
18:23:47 INFO  : ps7_post_config is completed.
18:23:48 INFO  : Memory regions updated for context APU
18:23:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:23:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:30:03 INFO  : System reset is completed.
18:30:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:30:07 INFO  : ps7_init is completed.
18:30:08 INFO  : ps7_post_config is completed.
18:30:08 INFO  : Memory regions updated for context APU
18:30:09 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:30:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:31:40 INFO  : System reset is completed.
18:31:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:31:44 INFO  : ps7_init is completed.
18:31:44 INFO  : ps7_post_config is completed.
18:31:45 INFO  : Memory regions updated for context APU
18:31:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:31:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:35:39 INFO  : System reset is completed.
18:35:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:35:44 INFO  : ps7_init is completed.
18:35:44 INFO  : ps7_post_config is completed.
18:35:45 INFO  : Memory regions updated for context APU
18:35:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:35:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:48:26 INFO  : System reset is completed.
18:48:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:48:30 INFO  : ps7_init is completed.
18:48:30 INFO  : ps7_post_config is completed.
18:48:30 INFO  : Memory regions updated for context APU
18:48:31 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:48:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:02:44 INFO  : System reset is completed.
19:02:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:02:49 INFO  : ps7_init is completed.
19:02:49 INFO  : ps7_post_config is completed.
19:02:49 INFO  : Memory regions updated for context APU
19:02:50 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:02:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:10:45 INFO  : System reset is completed.
19:10:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:10:49 INFO  : ps7_init is completed.
19:10:49 INFO  : ps7_post_config is completed.
19:10:49 INFO  : Memory regions updated for context APU
19:10:50 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:10:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:25:17 INFO  : System reset is completed.
19:25:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:25:22 INFO  : ps7_init is completed.
19:25:22 INFO  : ps7_post_config is completed.
19:25:22 INFO  : Memory regions updated for context APU
19:25:23 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:25:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:30:19 INFO  : System reset is completed.
19:30:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:30:23 INFO  : ps7_init is completed.
19:30:23 INFO  : ps7_post_config is completed.
19:30:24 INFO  : Memory regions updated for context APU
19:30:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:30:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:33:44 INFO  : System reset is completed.
19:33:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:33:47 INFO  : ps7_init is completed.
19:33:48 INFO  : ps7_post_config is completed.
19:33:48 INFO  : Memory regions updated for context APU
19:33:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:33:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:34:34 INFO  : System reset is completed.
19:34:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:34:38 INFO  : ps7_init is completed.
19:34:38 INFO  : ps7_post_config is completed.
19:34:39 INFO  : Memory regions updated for context APU
19:34:39 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:34:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:35:51 INFO  : System reset is completed.
19:35:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:35:55 INFO  : ps7_init is completed.
19:35:55 INFO  : ps7_post_config is completed.
19:35:56 INFO  : Memory regions updated for context APU
19:35:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:41:38 INFO  : System reset is completed.
19:41:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:41:41 INFO  : ps7_init is completed.
19:41:41 INFO  : ps7_post_config is completed.
19:41:42 INFO  : Memory regions updated for context APU
19:41:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:58:56 INFO  : System reset is completed.
19:58:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:59:00 INFO  : ps7_init is completed.
19:59:00 INFO  : ps7_post_config is completed.
19:59:00 INFO  : Memory regions updated for context APU
19:59:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:01:17 INFO  : System reset is completed.
20:01:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:01:21 INFO  : ps7_init is completed.
20:01:21 INFO  : ps7_post_config is completed.
20:01:22 INFO  : Memory regions updated for context APU
20:01:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:08:32 INFO  : System reset is completed.
20:08:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:08:36 INFO  : ps7_init is completed.
20:08:36 INFO  : ps7_post_config is completed.
20:08:37 INFO  : Memory regions updated for context APU
20:08:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:10:25 INFO  : System reset is completed.
20:10:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:10:30 INFO  : ps7_init is completed.
20:10:30 INFO  : ps7_post_config is completed.
20:10:30 INFO  : Memory regions updated for context APU
20:10:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:11:24 INFO  : System reset is completed.
20:11:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:11:28 INFO  : ps7_init is completed.
20:11:28 INFO  : ps7_post_config is completed.
20:11:29 INFO  : Memory regions updated for context APU
20:11:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:12:09 INFO  : System reset is completed.
20:12:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:12:13 INFO  : ps7_init is completed.
20:12:14 INFO  : ps7_post_config is completed.
20:12:14 INFO  : Memory regions updated for context APU
20:12:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:16:41 INFO  : System reset is completed.
20:16:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:16:45 INFO  : ps7_init is completed.
20:16:45 INFO  : ps7_post_config is completed.
20:16:46 INFO  : Memory regions updated for context APU
20:16:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:30:18 INFO  : System reset is completed.
20:30:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:30:23 INFO  : ps7_init is completed.
20:30:23 INFO  : ps7_post_config is completed.
20:30:23 INFO  : Memory regions updated for context APU
20:30:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:40:08 INFO  : System reset is completed.
20:40:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:40:12 INFO  : ps7_init is completed.
20:40:12 INFO  : ps7_post_config is completed.
20:40:13 INFO  : Memory regions updated for context APU
20:40:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:27:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:46:01 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
12:46:03 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:46:04 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:37:55 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
12:37:56 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:37:57 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:05:40 INFO  : System reset is completed.
13:05:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:05:43 INFO  : ps7_init is completed.
13:05:43 INFO  : ps7_post_config is completed.
13:05:44 INFO  : Memory regions updated for context APU
13:05:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:27:19 INFO  : System reset is completed.
13:27:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:27:23 INFO  : ps7_init is completed.
13:27:23 INFO  : ps7_post_config is completed.
13:27:23 INFO  : Memory regions updated for context APU
13:27:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:58:16 INFO  : System reset is completed.
14:58:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:58:20 INFO  : ps7_init is completed.
14:58:20 INFO  : ps7_post_config is completed.
14:58:21 INFO  : Memory regions updated for context APU
14:58:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:58:51 INFO  : System reset is completed.
14:58:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:58:55 INFO  : ps7_init is completed.
14:58:55 INFO  : ps7_post_config is completed.
14:58:55 INFO  : Memory regions updated for context APU
14:58:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:58:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:02:31 INFO  : System reset is completed.
15:02:34 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:02:34 INFO  : ps7_init is completed.
15:02:35 INFO  : ps7_post_config is completed.
15:02:35 INFO  : Memory regions updated for context APU
15:02:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:09:32 INFO  : System reset is completed.
15:09:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:09:35 INFO  : ps7_init is completed.
15:09:36 INFO  : ps7_post_config is completed.
15:09:36 INFO  : Memory regions updated for context APU
15:09:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:10:28 INFO  : System reset is completed.
15:10:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:10:32 INFO  : ps7_init is completed.
15:10:32 INFO  : ps7_post_config is completed.
15:10:32 INFO  : Memory regions updated for context APU
15:10:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:11:18 INFO  : System reset is completed.
15:11:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:11:22 INFO  : ps7_init is completed.
15:11:22 INFO  : ps7_post_config is completed.
15:11:22 INFO  : Memory regions updated for context APU
15:11:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:20:15 INFO  : System reset is completed.
15:20:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:20:19 INFO  : ps7_init is completed.
15:20:19 INFO  : ps7_post_config is completed.
15:20:19 INFO  : Memory regions updated for context APU
15:20:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:48:12 INFO  : System reset is completed.
15:48:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:48:17 INFO  : ps7_init is completed.
15:48:17 INFO  : ps7_post_config is completed.
15:48:17 INFO  : Memory regions updated for context APU
15:48:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:54:33 INFO  : System reset is completed.
15:54:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:54:38 INFO  : ps7_init is completed.
15:54:38 INFO  : ps7_post_config is completed.
15:54:39 INFO  : Memory regions updated for context APU
15:54:39 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:17:14 INFO  : System reset is completed.
16:17:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:17:18 INFO  : ps7_init is completed.
16:17:18 INFO  : ps7_post_config is completed.
16:17:18 INFO  : Memory regions updated for context APU
16:17:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:39:57 INFO  : System reset is completed.
16:40:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:40:01 INFO  : ps7_init is completed.
16:40:01 INFO  : ps7_post_config is completed.
16:40:01 INFO  : Memory regions updated for context APU
16:40:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:40:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:46:46 INFO  : System reset is completed.
16:46:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:46:50 INFO  : ps7_init is completed.
16:46:50 INFO  : ps7_post_config is completed.
16:46:51 INFO  : Memory regions updated for context APU
16:46:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:59:45 INFO  : System reset is completed.
16:59:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:59:50 INFO  : ps7_init is completed.
16:59:50 INFO  : ps7_post_config is completed.
16:59:51 INFO  : Memory regions updated for context APU
16:59:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:53:11 INFO  : System reset is completed.
17:53:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:53:15 INFO  : ps7_init is completed.
17:53:15 INFO  : ps7_post_config is completed.
17:53:16 INFO  : Memory regions updated for context APU
17:53:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:56:15 INFO  : System reset is completed.
17:56:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:56:18 INFO  : ps7_init is completed.
17:56:18 INFO  : ps7_post_config is completed.
17:56:19 INFO  : Memory regions updated for context APU
17:56:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:20:44 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:42:40 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
18:42:44 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
18:42:44 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:55:29 INFO  : System reset is completed.
18:55:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:55:34 INFO  : ps7_init is completed.
18:55:34 INFO  : ps7_post_config is completed.
18:55:34 INFO  : Memory regions updated for context APU
18:55:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:55:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:01:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1440370168382,  Project:1438744477538
19:01:28 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:01:31 INFO  : Copied contents of C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
19:03:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:03:14 INFO  : 
19:03:16 INFO  : 
19:03:18 INFO  : 
19:03:24 INFO  : Updating hardware inferred compiler options for application_cpu_0.
19:03:25 INFO  : Updating hardware inferred compiler options for application_cpu_1.
19:03:26 INFO  : Updating hardware inferred compiler options for fsbl.
19:03:26 INFO  : Clearing existing target manager status.
19:05:32 INFO  : System reset is completed.
19:05:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:05:36 INFO  : ps7_init is completed.
19:05:36 INFO  : ps7_post_config is completed.
19:05:36 INFO  : Memory regions updated for context APU
19:05:37 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:05:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:30:20 INFO  : System reset is completed.
19:30:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:30:24 INFO  : ps7_init is completed.
19:30:24 INFO  : ps7_post_config is completed.
19:30:25 INFO  : Memory regions updated for context APU
19:30:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:30:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:35:23 INFO  : System reset is completed.
19:35:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:35:27 INFO  : ps7_init is completed.
19:35:27 INFO  : ps7_post_config is completed.
19:35:27 INFO  : Memory regions updated for context APU
19:35:28 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:35:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:45:20 INFO  : System reset is completed.
19:45:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:45:23 INFO  : ps7_init is completed.
19:45:23 INFO  : ps7_post_config is completed.
19:45:24 INFO  : Memory regions updated for context APU
19:45:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:45:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:49:05 INFO  : System reset is completed.
19:49:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:49:09 INFO  : ps7_init is completed.
19:49:09 INFO  : ps7_post_config is completed.
19:49:09 INFO  : Memory regions updated for context APU
19:49:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:49:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:54:46 INFO  : System reset is completed.
19:54:49 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:54:50 INFO  : ps7_init is completed.
19:54:50 INFO  : ps7_post_config is completed.
19:54:50 INFO  : Memory regions updated for context APU
19:54:51 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:54:52 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:00:20 INFO  : System reset is completed.
20:00:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:00:24 INFO  : ps7_init is completed.
20:00:24 INFO  : ps7_post_config is completed.
20:00:24 INFO  : Memory regions updated for context APU
20:00:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:00:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:10:49 INFO  : System reset is completed.
20:10:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:10:53 INFO  : ps7_init is completed.
20:10:53 INFO  : ps7_post_config is completed.
20:10:53 INFO  : Memory regions updated for context APU
20:10:54 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:10:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:13:41 INFO  : System reset is completed.
20:13:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:13:44 INFO  : ps7_init is completed.
20:13:44 INFO  : ps7_post_config is completed.
20:13:45 INFO  : Memory regions updated for context APU
20:13:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:13:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:23:22 INFO  : System reset is completed.
20:23:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:23:26 INFO  : ps7_init is completed.
20:23:26 INFO  : ps7_post_config is completed.
20:23:26 INFO  : Memory regions updated for context APU
20:23:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:23:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:49:56 INFO  : System reset is completed.
11:49:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:50:00 INFO  : ps7_init is completed.
11:50:00 INFO  : ps7_post_config is completed.
11:50:00 INFO  : Memory regions updated for context APU
11:50:01 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:50:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:18:41 INFO  : System reset is completed.
16:18:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:18:45 INFO  : ps7_init is completed.
16:18:45 INFO  : ps7_post_config is completed.
16:18:46 INFO  : Memory regions updated for context APU
16:18:47 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:18:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:59:13 INFO  : System reset is completed.
16:59:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:59:17 INFO  : ps7_init is completed.
16:59:17 INFO  : ps7_post_config is completed.
16:59:17 INFO  : Memory regions updated for context APU
16:59:17 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:59:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:47:30 INFO  : System reset is completed.
17:47:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:47:34 INFO  : ps7_init is completed.
17:47:34 INFO  : ps7_post_config is completed.
17:47:35 INFO  : Memory regions updated for context APU
17:47:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:47:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:50:36 INFO  : System reset is completed.
17:50:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:50:40 INFO  : ps7_init is completed.
17:50:40 INFO  : ps7_post_config is completed.
17:50:41 INFO  : Memory regions updated for context APU
17:50:41 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:50:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:07:52 INFO  : System reset is completed.
18:07:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:07:56 INFO  : ps7_init is completed.
18:07:56 INFO  : ps7_post_config is completed.
18:07:56 INFO  : Memory regions updated for context APU
18:07:57 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:07:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:16:21 INFO  : System reset is completed.
18:16:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:16:25 INFO  : ps7_init is completed.
18:16:25 INFO  : ps7_post_config is completed.
18:16:25 INFO  : Memory regions updated for context APU
18:16:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:16:27 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:19:52 INFO  : System reset is completed.
18:19:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:19:55 INFO  : ps7_init is completed.
18:19:55 INFO  : ps7_post_config is completed.
18:19:56 INFO  : Memory regions updated for context APU
18:19:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:19:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:24:41 INFO  : System reset is completed.
18:24:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:24:44 INFO  : ps7_init is completed.
18:24:45 INFO  : ps7_post_config is completed.
18:24:45 INFO  : Memory regions updated for context APU
18:24:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:24:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:31:44 INFO  : System reset is completed.
18:31:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:31:48 INFO  : ps7_init is completed.
18:31:48 INFO  : ps7_post_config is completed.
18:31:49 INFO  : Memory regions updated for context APU
18:31:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:31:52 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:37:50 INFO  : System reset is completed.
18:37:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:37:53 INFO  : ps7_init is completed.
18:37:53 INFO  : ps7_post_config is completed.
18:37:54 INFO  : Memory regions updated for context APU
18:37:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:37:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:47:52 INFO  : System reset is completed.
18:47:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:47:56 INFO  : ps7_init is completed.
18:47:56 INFO  : ps7_post_config is completed.
18:47:56 INFO  : Memory regions updated for context APU
18:47:57 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:47:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:04:23 INFO  : System reset is completed.
20:04:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:04:27 INFO  : ps7_init is completed.
20:04:27 INFO  : ps7_post_config is completed.
20:04:28 INFO  : Memory regions updated for context APU
20:04:28 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:04:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:11:05 INFO  : System reset is completed.
20:11:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:11:09 INFO  : ps7_init is completed.
20:11:09 INFO  : ps7_post_config is completed.
20:11:09 INFO  : Memory regions updated for context APU
20:11:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:11:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:40:13 INFO  : System reset is completed.
20:40:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:40:16 INFO  : ps7_init is completed.
20:40:17 INFO  : ps7_post_config is completed.
20:40:17 INFO  : Memory regions updated for context APU
20:40:17 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:40:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:42:18 INFO  : System reset is completed.
20:42:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:42:24 INFO  : ps7_init is completed.
20:42:24 INFO  : ps7_post_config is completed.
20:42:24 INFO  : Memory regions updated for context APU
20:42:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:42:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:59:38 INFO  : System reset is completed.
20:59:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:59:42 INFO  : ps7_init is completed.
20:59:42 INFO  : ps7_post_config is completed.
20:59:43 INFO  : Memory regions updated for context APU
20:59:43 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:59:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:03:03 INFO  : System reset is completed.
21:03:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:03:08 INFO  : ps7_init is completed.
21:03:08 INFO  : ps7_post_config is completed.
21:03:08 INFO  : Memory regions updated for context APU
21:03:09 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:03:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:15:25 INFO  : System reset is completed.
21:15:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:15:29 INFO  : ps7_init is completed.
21:15:29 INFO  : ps7_post_config is completed.
21:15:29 INFO  : Memory regions updated for context APU
21:15:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:15:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:19:44 INFO  : System reset is completed.
21:19:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:19:48 INFO  : ps7_init is completed.
21:19:48 INFO  : ps7_post_config is completed.
21:19:48 INFO  : Memory regions updated for context APU
21:19:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:19:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
10:51:12 INFO  : System reset is completed.
10:51:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:51:16 INFO  : ps7_init is completed.
10:51:16 INFO  : ps7_post_config is completed.
10:51:17 INFO  : Memory regions updated for context APU
10:51:18 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
10:51:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:25:25 INFO  : System reset is completed.
13:25:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:25:28 INFO  : ps7_init is completed.
13:25:28 INFO  : ps7_post_config is completed.
13:25:29 INFO  : Memory regions updated for context APU
13:25:29 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:25:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:23:14 INFO  : System reset is completed.
13:23:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:23:19 INFO  : ps7_init is completed.
13:23:19 INFO  : ps7_post_config is completed.
13:23:20 INFO  : Memory regions updated for context APU
13:23:21 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:23:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:28:22 INFO  : System reset is completed.
13:28:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:28:26 INFO  : ps7_init is completed.
13:28:26 INFO  : ps7_post_config is completed.
13:28:26 INFO  : Memory regions updated for context APU
13:28:27 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:28:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:37:48 INFO  : System reset is completed.
13:37:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:37:51 INFO  : ps7_init is completed.
13:37:51 INFO  : ps7_post_config is completed.
13:37:52 INFO  : Memory regions updated for context APU
13:37:52 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:37:53 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:53:03 INFO  : System reset is completed.
13:53:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:53:07 INFO  : ps7_init is completed.
13:53:07 INFO  : ps7_post_config is completed.
13:53:07 INFO  : Memory regions updated for context APU
13:53:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:53:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:28:39 INFO  : System reset is completed.
16:28:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:28:43 INFO  : ps7_init is completed.
16:28:43 INFO  : ps7_post_config is completed.
16:28:43 INFO  : Memory regions updated for context APU
16:28:44 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:28:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:40:58 INFO  : System reset is completed.
16:41:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:41:02 INFO  : ps7_init is completed.
16:41:02 INFO  : ps7_post_config is completed.
16:41:02 INFO  : Memory regions updated for context APU
16:41:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:41:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:16:18 INFO  : System reset is completed.
17:16:21 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:16:22 INFO  : ps7_init is completed.
17:16:22 INFO  : ps7_post_config is completed.
17:16:22 INFO  : Memory regions updated for context APU
17:16:23 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:16:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:19:06 INFO  : System reset is completed.
17:19:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:19:10 INFO  : ps7_init is completed.
17:19:10 INFO  : ps7_post_config is completed.
17:19:10 INFO  : Memory regions updated for context APU
17:19:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:19:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:22:57 INFO  : System reset is completed.
17:23:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:23:01 INFO  : ps7_init is completed.
17:23:01 INFO  : ps7_post_config is completed.
17:23:01 INFO  : Memory regions updated for context APU
17:23:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:23:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:30:15 INFO  : System reset is completed.
17:30:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:30:18 INFO  : ps7_init is completed.
17:30:18 INFO  : ps7_post_config is completed.
17:30:19 INFO  : Memory regions updated for context APU
17:30:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:30:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:38:14 INFO  : System reset is completed.
17:38:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:38:18 INFO  : ps7_init is completed.
17:38:18 INFO  : ps7_post_config is completed.
17:38:18 INFO  : Memory regions updated for context APU
17:38:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:38:20 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:27:26 INFO  : System reset is completed.
18:27:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:27:30 INFO  : ps7_init is completed.
18:27:30 INFO  : ps7_post_config is completed.
18:27:30 INFO  : Memory regions updated for context APU
18:27:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:27:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:46:07 INFO  : System reset is completed.
18:46:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:46:10 INFO  : ps7_init is completed.
18:46:10 INFO  : ps7_post_config is completed.
18:46:11 INFO  : Memory regions updated for context APU
18:46:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:46:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:47:11 INFO  : System reset is completed.
18:47:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:47:14 INFO  : ps7_init is completed.
18:47:14 INFO  : ps7_post_config is completed.
18:47:15 INFO  : Memory regions updated for context APU
18:47:15 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:47:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:50:36 INFO  : System reset is completed.
18:50:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:50:40 INFO  : ps7_init is completed.
18:50:40 INFO  : ps7_post_config is completed.
18:50:40 INFO  : Memory regions updated for context APU
18:50:40 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:50:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:19:50 INFO  : System reset is completed.
19:19:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:19:54 INFO  : ps7_init is completed.
19:19:54 INFO  : ps7_post_config is completed.
19:19:55 INFO  : Memory regions updated for context APU
19:19:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:19:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:22:30 INFO  : System reset is completed.
19:22:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:22:34 INFO  : ps7_init is completed.
19:22:34 INFO  : ps7_post_config is completed.
19:22:34 INFO  : Memory regions updated for context APU
19:22:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:22:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:25:51 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
19:26:17 INFO  : System reset is completed.
19:26:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:26:21 INFO  : ps7_init is completed.
19:26:21 INFO  : ps7_post_config is completed.
19:26:21 INFO  : Memory regions updated for context APU
19:26:22 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:26:24 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:27:16 INFO  : System reset is completed.
19:27:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:27:19 INFO  : ps7_init is completed.
19:27:19 INFO  : ps7_post_config is completed.
19:27:20 INFO  : Memory regions updated for context APU
19:27:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:27:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:34:33 INFO  : System reset is completed.
19:34:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:34:36 INFO  : ps7_init is completed.
19:34:36 INFO  : ps7_post_config is completed.
19:34:37 INFO  : Memory regions updated for context APU
19:34:37 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:34:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:41:49 INFO  : System reset is completed.
19:41:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:41:52 INFO  : ps7_init is completed.
19:41:52 INFO  : ps7_post_config is completed.
19:41:53 INFO  : Memory regions updated for context APU
19:41:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:41:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:43:07 INFO  : System reset is completed.
19:43:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:43:10 INFO  : ps7_init is completed.
19:43:10 INFO  : ps7_post_config is completed.
19:43:11 INFO  : Memory regions updated for context APU
19:43:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:43:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:41:48 INFO  : System reset is completed.
21:41:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:41:52 INFO  : ps7_init is completed.
21:41:52 INFO  : ps7_post_config is completed.
21:41:52 INFO  : Memory regions updated for context APU
21:41:53 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:41:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:55:41 INFO  : System reset is completed.
21:55:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:55:45 INFO  : ps7_init is completed.
21:55:45 INFO  : ps7_post_config is completed.
21:55:45 INFO  : Memory regions updated for context APU
21:55:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:55:46 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:58:24 INFO  : System reset is completed.
21:58:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:58:28 INFO  : ps7_init is completed.
21:58:28 INFO  : ps7_post_config is completed.
21:58:28 INFO  : Memory regions updated for context APU
21:58:29 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:58:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:03:51 INFO  : System reset is completed.
22:03:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:03:55 INFO  : ps7_init is completed.
22:03:55 INFO  : ps7_post_config is completed.
22:03:55 INFO  : Memory regions updated for context APU
22:03:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:03:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:08:21 INFO  : System reset is completed.
22:08:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:08:25 INFO  : ps7_init is completed.
22:08:25 INFO  : ps7_post_config is completed.
22:08:26 INFO  : Memory regions updated for context APU
22:08:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:08:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:13:39 INFO  : System reset is completed.
22:13:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:13:43 INFO  : ps7_init is completed.
22:13:43 INFO  : ps7_post_config is completed.
22:13:43 INFO  : Memory regions updated for context APU
22:13:44 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:13:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:21:30 INFO  : System reset is completed.
22:21:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:21:34 INFO  : ps7_init is completed.
22:21:34 INFO  : ps7_post_config is completed.
22:21:34 INFO  : Memory regions updated for context APU
22:21:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:21:35 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:01:02 INFO  : System reset is completed.
23:01:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:01:06 INFO  : ps7_init is completed.
23:01:06 INFO  : ps7_post_config is completed.
23:01:06 INFO  : Memory regions updated for context APU
23:01:07 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:01:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:16:49 INFO  : System reset is completed.
13:16:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:16:53 INFO  : ps7_init is completed.
13:16:53 INFO  : ps7_post_config is completed.
13:16:54 INFO  : Memory regions updated for context APU
13:16:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:16:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:18:51 INFO  : System reset is completed.
13:18:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:18:55 INFO  : ps7_init is completed.
13:18:55 INFO  : ps7_post_config is completed.
13:18:55 INFO  : Memory regions updated for context APU
13:18:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:18:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:20:51 INFO  : System reset is completed.
13:20:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:20:54 INFO  : ps7_init is completed.
13:20:55 INFO  : ps7_post_config is completed.
13:20:55 INFO  : Memory regions updated for context APU
13:20:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:20:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:25:31 INFO  : System reset is completed.
13:25:34 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:25:34 INFO  : ps7_init is completed.
13:25:34 INFO  : ps7_post_config is completed.
13:25:35 INFO  : Memory regions updated for context APU
13:25:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:25:36 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:29:06 INFO  : System reset is completed.
13:29:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:29:09 INFO  : ps7_init is completed.
13:29:10 INFO  : ps7_post_config is completed.
13:29:10 INFO  : Memory regions updated for context APU
13:29:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:29:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:36:32 INFO  : System reset is completed.
13:36:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:36:36 INFO  : ps7_init is completed.
13:36:36 INFO  : ps7_post_config is completed.
13:36:36 INFO  : Memory regions updated for context APU
13:36:37 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:36:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:39:51 INFO  : System reset is completed.
13:39:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:39:54 INFO  : ps7_init is completed.
13:39:54 INFO  : ps7_post_config is completed.
13:39:55 INFO  : Memory regions updated for context APU
13:39:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:39:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:44:09 INFO  : System reset is completed.
13:44:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:44:12 INFO  : ps7_init is completed.
13:44:12 INFO  : ps7_post_config is completed.
13:44:13 INFO  : Memory regions updated for context APU
13:44:13 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:44:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:03:34 INFO  : System reset is completed.
15:03:37 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:03:38 INFO  : ps7_init is completed.
15:03:38 INFO  : ps7_post_config is completed.
15:03:39 INFO  : Memory regions updated for context APU
15:03:40 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:03:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:05:39 INFO  : System reset is completed.
15:05:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:05:42 INFO  : ps7_init is completed.
15:05:42 INFO  : ps7_post_config is completed.
15:05:43 INFO  : Memory regions updated for context APU
15:05:43 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:05:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:07:58 INFO  : System reset is completed.
15:08:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:08:02 INFO  : ps7_init is completed.
15:08:02 INFO  : ps7_post_config is completed.
15:08:02 INFO  : Memory regions updated for context APU
15:08:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:08:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:09:45 INFO  : System reset is completed.
15:09:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:09:49 INFO  : ps7_init is completed.
15:09:49 INFO  : ps7_post_config is completed.
15:09:49 INFO  : Memory regions updated for context APU
15:09:50 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:09:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:19:09 INFO  : System reset is completed.
15:19:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:19:13 INFO  : ps7_init is completed.
15:19:13 INFO  : ps7_post_config is completed.
15:19:13 INFO  : Memory regions updated for context APU
15:19:14 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:19:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:23:58 INFO  : System reset is completed.
15:24:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:24:02 INFO  : ps7_init is completed.
15:24:02 INFO  : ps7_post_config is completed.
15:24:02 INFO  : Memory regions updated for context APU
15:24:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:24:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:33:54 INFO  : System reset is completed.
15:33:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:33:58 INFO  : ps7_init is completed.
15:33:58 INFO  : ps7_post_config is completed.
15:33:58 INFO  : Memory regions updated for context APU
15:33:59 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:33:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:42:55 INFO  : System reset is completed.
18:42:58 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:42:59 INFO  : ps7_init is completed.
18:42:59 INFO  : ps7_post_config is completed.
18:43:00 INFO  : Memory regions updated for context APU
18:43:00 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:43:01 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:26:15 INFO  : System reset is completed.
11:26:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:26:19 INFO  : ps7_init is completed.
11:26:19 INFO  : ps7_post_config is completed.
11:26:19 INFO  : Memory regions updated for context APU
11:26:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:26:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:31:35 INFO  : System reset is completed.
11:31:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:31:40 INFO  : ps7_init is completed.
11:31:40 INFO  : ps7_post_config is completed.
11:31:40 INFO  : Memory regions updated for context APU
11:31:40 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:31:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:36:25 INFO  : System reset is completed.
13:36:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:36:29 INFO  : ps7_init is completed.
13:36:29 INFO  : ps7_post_config is completed.
13:36:30 INFO  : Memory regions updated for context APU
13:36:30 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
13:36:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:44:06 INFO  : System reset is completed.
14:44:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:44:10 INFO  : ps7_init is completed.
14:44:10 INFO  : ps7_post_config is completed.
14:44:11 INFO  : Memory regions updated for context APU
14:44:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
14:44:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:12:31 INFO  : System reset is completed.
15:12:33 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:12:34 INFO  : ps7_init is completed.
15:12:34 INFO  : ps7_post_config is completed.
15:12:35 INFO  : Memory regions updated for context APU
15:12:35 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:12:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:14:51 INFO  : System reset is completed.
15:14:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:14:54 INFO  : ps7_init is completed.
15:14:54 INFO  : ps7_post_config is completed.
15:14:55 INFO  : Memory regions updated for context APU
15:14:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:14:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:20:47 INFO  : System reset is completed.
15:20:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:20:51 INFO  : ps7_init is completed.
15:20:51 INFO  : ps7_post_config is completed.
15:20:52 INFO  : Memory regions updated for context APU
15:20:52 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:20:54 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:34:03 INFO  : System reset is completed.
15:34:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:34:06 INFO  : ps7_init is completed.
15:34:06 INFO  : ps7_post_config is completed.
15:34:07 INFO  : Memory regions updated for context APU
15:34:07 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:34:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:14:58 INFO  : System reset is completed.
21:15:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:15:02 INFO  : ps7_init is completed.
21:15:02 INFO  : ps7_post_config is completed.
21:15:03 INFO  : Memory regions updated for context APU
21:15:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:15:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:56:53 INFO  : System reset is completed.
11:56:59 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:57:00 INFO  : ps7_init is completed.
11:57:00 INFO  : ps7_post_config is completed.
11:57:04 INFO  : Memory regions updated for context APU
11:57:05 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:57:06 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:14:07 INFO  : System reset is completed.
12:14:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:14:10 INFO  : ps7_init is completed.
12:14:11 INFO  : ps7_post_config is completed.
12:14:11 INFO  : Memory regions updated for context APU
12:14:12 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:14:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:19:12 INFO  : System reset is completed.
12:19:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:19:16 INFO  : ps7_init is completed.
12:19:16 INFO  : ps7_post_config is completed.
12:19:16 INFO  : Memory regions updated for context APU
12:19:17 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:19:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:32:11 INFO  : System reset is completed.
12:32:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:32:15 INFO  : ps7_init is completed.
12:32:15 INFO  : ps7_post_config is completed.
12:32:15 INFO  : Memory regions updated for context APU
12:32:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:32:18 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:07:11 INFO  : System reset is completed.
17:07:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:07:16 INFO  : ps7_init is completed.
17:07:16 INFO  : ps7_post_config is completed.
17:07:16 INFO  : Memory regions updated for context APU
17:07:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:57:52 INFO  : System reset is completed.
17:57:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:57:56 INFO  : ps7_init is completed.
17:57:56 INFO  : ps7_post_config is completed.
17:57:56 INFO  : Memory regions updated for context APU
17:57:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:02:03 INFO  : System reset is completed.
18:02:07 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:02:07 INFO  : ps7_init is completed.
18:02:07 INFO  : ps7_post_config is completed.
18:02:08 INFO  : Memory regions updated for context APU
18:02:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:07:09 INFO  : System reset is completed.
18:07:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:07:13 INFO  : ps7_init is completed.
18:07:13 INFO  : ps7_post_config is completed.
18:07:13 INFO  : Memory regions updated for context APU
18:07:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:09:16 INFO  : System reset is completed.
18:09:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:09:21 INFO  : ps7_init is completed.
18:09:21 INFO  : ps7_post_config is completed.
18:09:21 INFO  : Memory regions updated for context APU
18:09:22 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:09:22 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:13:02 INFO  : System reset is completed.
18:13:05 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:13:06 INFO  : ps7_init is completed.
18:13:06 INFO  : ps7_post_config is completed.
18:13:07 INFO  : Memory regions updated for context APU
18:13:07 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:13:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:15:50 INFO  : System reset is completed.
18:15:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:15:54 INFO  : ps7_init is completed.
18:15:54 INFO  : ps7_post_config is completed.
18:15:54 INFO  : Memory regions updated for context APU
18:15:55 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:19:19 INFO  : System reset is completed.
18:19:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:19:24 INFO  : ps7_init is completed.
18:19:24 INFO  : ps7_post_config is completed.
18:19:25 INFO  : Memory regions updated for context APU
18:19:25 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:19:26 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:20:53 INFO  : System reset is completed.
18:20:55 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:20:56 INFO  : ps7_init is completed.
18:20:56 INFO  : ps7_post_config is completed.
18:20:57 INFO  : Memory regions updated for context APU
18:20:57 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:20:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:21:44 INFO  : System reset is completed.
18:21:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:21:48 INFO  : ps7_init is completed.
18:21:48 INFO  : ps7_post_config is completed.
18:21:48 INFO  : Memory regions updated for context APU
18:21:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:21:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:23:44 INFO  : System reset is completed.
18:23:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:23:47 INFO  : ps7_init is completed.
18:23:47 INFO  : ps7_post_config is completed.
18:23:48 INFO  : Memory regions updated for context APU
18:23:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:23:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:25:51 INFO  : System reset is completed.
18:25:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:25:55 INFO  : ps7_init is completed.
18:25:55 INFO  : ps7_post_config is completed.
18:25:55 INFO  : Memory regions updated for context APU
18:25:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:25:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:27:19 INFO  : System reset is completed.
18:27:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:27:23 INFO  : ps7_init is completed.
18:27:23 INFO  : ps7_post_config is completed.
18:27:24 INFO  : Memory regions updated for context APU
18:27:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:27:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:29:45 INFO  : System reset is completed.
18:29:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:29:49 INFO  : ps7_init is completed.
18:29:49 INFO  : ps7_post_config is completed.
18:29:49 INFO  : Memory regions updated for context APU
18:29:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:29:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:30:23 INFO  : System reset is completed.
18:30:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:30:26 INFO  : ps7_init is completed.
18:30:27 INFO  : ps7_post_config is completed.
18:30:27 INFO  : Memory regions updated for context APU
18:30:27 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:30:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:34:00 INFO  : System reset is completed.
18:34:03 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:34:04 INFO  : ps7_init is completed.
18:34:04 INFO  : ps7_post_config is completed.
18:34:04 INFO  : Memory regions updated for context APU
18:34:04 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:34:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:39:43 INFO  : System reset is completed.
18:39:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:39:47 INFO  : ps7_init is completed.
18:39:47 INFO  : ps7_post_config is completed.
18:39:48 INFO  : Memory regions updated for context APU
18:39:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:39:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:48:58 INFO  : System reset is completed.
18:49:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:49:03 INFO  : ps7_init is completed.
18:49:03 INFO  : ps7_post_config is completed.
18:49:03 INFO  : Memory regions updated for context APU
18:49:04 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:49:05 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:11:44 INFO  : System reset is completed.
23:11:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:11:48 INFO  : ps7_init is completed.
23:11:48 INFO  : ps7_post_config is completed.
23:11:48 INFO  : Memory regions updated for context APU
23:11:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:11:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:16:16 INFO  : System reset is completed.
23:16:19 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:16:20 INFO  : ps7_init is completed.
23:16:20 INFO  : ps7_post_config is completed.
23:16:20 INFO  : Memory regions updated for context APU
23:16:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:16:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:17:57 INFO  : System reset is completed.
23:18:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:18:00 INFO  : ps7_init is completed.
23:18:00 INFO  : ps7_post_config is completed.
23:18:01 INFO  : Memory regions updated for context APU
23:18:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:18:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:20:41 INFO  : System reset is completed.
23:20:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:20:45 INFO  : ps7_init is completed.
23:20:45 INFO  : ps7_post_config is completed.
23:20:45 INFO  : Memory regions updated for context APU
23:20:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:20:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:21:17 INFO  : System reset is completed.
23:21:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:21:21 INFO  : ps7_init is completed.
23:21:21 INFO  : ps7_post_config is completed.
23:21:22 INFO  : Memory regions updated for context APU
23:21:22 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:21:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:23:37 INFO  : System reset is completed.
23:23:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:23:40 INFO  : ps7_init is completed.
23:23:40 INFO  : ps7_post_config is completed.
23:23:40 INFO  : Memory regions updated for context APU
23:23:41 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:23:41 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:26:32 INFO  : System reset is completed.
23:26:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:26:36 INFO  : ps7_init is completed.
23:26:36 INFO  : ps7_post_config is completed.
23:26:37 INFO  : Memory regions updated for context APU
23:26:37 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:26:38 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:29:09 INFO  : System reset is completed.
23:29:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:29:13 INFO  : ps7_init is completed.
23:29:13 INFO  : ps7_post_config is completed.
23:29:13 INFO  : Memory regions updated for context APU
23:29:13 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:29:14 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:31:40 INFO  : System reset is completed.
23:31:43 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:31:44 INFO  : ps7_init is completed.
23:31:44 INFO  : ps7_post_config is completed.
23:31:44 INFO  : Memory regions updated for context APU
23:31:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:31:45 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:32:23 INFO  : System reset is completed.
23:32:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:32:27 INFO  : ps7_init is completed.
23:32:27 INFO  : ps7_post_config is completed.
23:32:28 INFO  : Memory regions updated for context APU
23:32:28 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:32:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:33:53 INFO  : System reset is completed.
23:33:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:33:57 INFO  : ps7_init is completed.
23:33:57 INFO  : ps7_post_config is completed.
23:33:57 INFO  : Memory regions updated for context APU
23:33:57 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:33:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:36:06 INFO  : System reset is completed.
23:36:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:36:10 INFO  : ps7_init is completed.
23:36:10 INFO  : ps7_post_config is completed.
23:36:10 INFO  : Memory regions updated for context APU
23:36:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:36:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:37:31 INFO  : System reset is completed.
23:37:34 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:37:35 INFO  : ps7_init is completed.
23:37:35 INFO  : ps7_post_config is completed.
23:37:35 INFO  : Memory regions updated for context APU
23:37:36 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:37:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:37:55 INFO  : System reset is completed.
23:37:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:37:58 INFO  : ps7_init is completed.
23:37:58 INFO  : ps7_post_config is completed.
23:37:59 INFO  : Memory regions updated for context APU
23:37:59 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:38:00 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:38:13 INFO  : System reset is completed.
23:38:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:38:17 INFO  : ps7_init is completed.
23:38:17 INFO  : ps7_post_config is completed.
23:38:18 INFO  : Memory regions updated for context APU
23:38:18 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:38:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:39:00 INFO  : System reset is completed.
23:39:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:39:03 INFO  : ps7_init is completed.
23:39:03 INFO  : ps7_post_config is completed.
23:39:03 INFO  : Memory regions updated for context APU
23:39:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:42:19 INFO  : System reset is completed.
23:42:22 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:42:23 INFO  : ps7_init is completed.
23:42:23 INFO  : ps7_post_config is completed.
23:42:24 INFO  : Memory regions updated for context APU
23:42:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:42:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:44:03 INFO  : System reset is completed.
23:44:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:44:07 INFO  : ps7_init is completed.
23:44:07 INFO  : ps7_post_config is completed.
23:44:08 INFO  : Memory regions updated for context APU
23:44:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:44:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:46:07 INFO  : System reset is completed.
23:46:10 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:46:11 INFO  : ps7_init is completed.
23:46:11 INFO  : ps7_post_config is completed.
23:46:11 INFO  : Memory regions updated for context APU
23:46:12 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:46:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:48:42 INFO  : System reset is completed.
23:48:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:48:45 INFO  : ps7_init is completed.
23:48:45 INFO  : ps7_post_config is completed.
23:48:46 INFO  : Memory regions updated for context APU
23:48:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:48:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:49:58 INFO  : System reset is completed.
23:50:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:50:01 INFO  : ps7_init is completed.
23:50:01 INFO  : ps7_post_config is completed.
23:50:02 INFO  : Memory regions updated for context APU
23:50:02 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:52:42 INFO  : System reset is completed.
23:52:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:52:45 INFO  : ps7_init is completed.
23:52:45 INFO  : ps7_post_config is completed.
23:52:45 INFO  : Memory regions updated for context APU
23:52:46 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:52:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:54:12 INFO  : System reset is completed.
23:54:14 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:54:15 INFO  : ps7_init is completed.
23:54:15 INFO  : ps7_post_config is completed.
23:54:15 INFO  : Memory regions updated for context APU
23:54:16 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:54:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:57:44 INFO  : System reset is completed.
23:57:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:57:47 INFO  : ps7_init is completed.
23:57:47 INFO  : ps7_post_config is completed.
23:57:48 INFO  : Memory regions updated for context APU
23:57:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:57:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:04:26 INFO  : System reset is completed.
00:04:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:04:30 INFO  : ps7_init is completed.
00:04:30 INFO  : ps7_post_config is completed.
00:04:31 INFO  : Memory regions updated for context APU
00:04:31 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
00:04:32 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:05:23 INFO  : System reset is completed.
00:05:25 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:05:26 INFO  : ps7_init is completed.
00:05:26 INFO  : ps7_post_config is completed.
00:05:27 INFO  : Memory regions updated for context APU
00:05:27 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
00:05:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:06:49 INFO  : System reset is completed.
00:06:52 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:06:53 INFO  : ps7_init is completed.
00:06:53 INFO  : ps7_post_config is completed.
00:06:54 INFO  : Memory regions updated for context APU
00:06:55 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
00:06:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:07:43 INFO  : System reset is completed.
00:07:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:07:46 INFO  : ps7_init is completed.
00:07:46 INFO  : ps7_post_config is completed.
00:07:47 INFO  : Memory regions updated for context APU
00:07:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
00:07:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:09:09 INFO  : System reset is completed.
00:09:12 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:09:13 INFO  : ps7_init is completed.
00:09:13 INFO  : ps7_post_config is completed.
00:09:13 INFO  : Memory regions updated for context APU
00:09:14 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
00:09:15 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
00:11:42 INFO  : System reset is completed.
00:11:45 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
00:11:46 INFO  : ps7_init is completed.
00:11:46 INFO  : ps7_post_config is completed.
00:11:46 INFO  : Memory regions updated for context APU
00:11:47 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
00:11:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:51:59 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
18:52:04 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
18:52:04 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
19:07:13 INFO  : System reset is completed.
19:07:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:07:17 INFO  : ps7_init is completed.
19:07:18 INFO  : ps7_post_config is completed.
19:07:18 INFO  : Memory regions updated for context APU
19:07:19 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:07:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:07:39 INFO  : System reset is completed.
19:07:42 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:07:43 INFO  : ps7_init is completed.
19:07:43 INFO  : ps7_post_config is completed.
19:07:44 INFO  : Memory regions updated for context APU
19:07:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:09:29 INFO  : System reset is completed.
19:09:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:09:32 INFO  : ps7_init is completed.
19:09:32 INFO  : ps7_post_config is completed.
19:09:32 INFO  : Memory regions updated for context APU
19:09:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:27:12 INFO  : System reset is completed.
19:27:15 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:27:16 INFO  : ps7_init is completed.
19:27:16 INFO  : ps7_post_config is completed.
19:27:16 INFO  : Memory regions updated for context APU
19:27:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:47:53 INFO  : System reset is completed.
19:47:56 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:47:57 INFO  : ps7_init is completed.
19:47:57 INFO  : ps7_post_config is completed.
19:47:57 INFO  : Memory regions updated for context APU
19:47:58 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:51:06 INFO  : System reset is completed.
19:51:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:51:09 INFO  : ps7_init is completed.
19:51:10 INFO  : ps7_post_config is completed.
19:51:10 INFO  : Memory regions updated for context APU
19:51:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:51:11 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:52:27 INFO  : System reset is completed.
19:52:30 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:52:31 INFO  : ps7_init is completed.
19:52:31 INFO  : ps7_post_config is completed.
19:52:32 INFO  : Memory regions updated for context APU
19:52:33 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:52:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:53:28 INFO  : System reset is completed.
19:53:31 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:53:32 INFO  : ps7_init is completed.
19:53:32 INFO  : ps7_post_config is completed.
19:53:32 INFO  : Memory regions updated for context APU
19:53:32 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:53:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
19:56:20 INFO  : System reset is completed.
19:56:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:56:23 INFO  : ps7_init is completed.
19:56:23 INFO  : ps7_post_config is completed.
19:56:24 INFO  : Memory regions updated for context APU
19:56:24 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:56:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:57:45 INFO  : System reset is completed.
21:57:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:57:49 INFO  : ps7_init is completed.
21:57:49 INFO  : ps7_post_config is completed.
21:57:49 INFO  : Memory regions updated for context APU
21:57:50 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:57:51 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:58:05 INFO  : System reset is completed.
21:58:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:58:09 INFO  : ps7_init is completed.
21:58:09 INFO  : ps7_post_config is completed.
21:58:09 INFO  : Memory regions updated for context APU
21:58:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:58:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:58:41 INFO  : System reset is completed.
21:58:44 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:58:44 INFO  : ps7_init is completed.
21:58:44 INFO  : ps7_post_config is completed.
21:58:45 INFO  : Memory regions updated for context APU
21:58:45 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:58:47 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:59:29 INFO  : System reset is completed.
21:59:32 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:59:33 INFO  : ps7_init is completed.
21:59:33 INFO  : ps7_post_config is completed.
21:59:33 INFO  : Memory regions updated for context APU
21:59:33 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:59:34 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:00:11 INFO  : System reset is completed.
22:00:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:00:14 INFO  : ps7_init is completed.
22:00:14 INFO  : ps7_post_config is completed.
22:00:15 INFO  : Memory regions updated for context APU
22:00:15 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:00:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:00:23 INFO  : System reset is completed.
22:00:26 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:00:27 INFO  : ps7_init is completed.
22:00:27 INFO  : ps7_post_config is completed.
22:00:27 INFO  : Memory regions updated for context APU
22:00:28 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:00:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:01:44 INFO  : System reset is completed.
22:01:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:01:48 INFO  : ps7_init is completed.
22:01:48 INFO  : ps7_post_config is completed.
22:01:48 INFO  : Memory regions updated for context APU
22:01:49 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:01:50 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:05:54 INFO  : System reset is completed.
22:05:57 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:05:58 INFO  : ps7_init is completed.
22:05:58 INFO  : ps7_post_config is completed.
22:05:58 INFO  : Memory regions updated for context APU
22:05:59 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:44:14 INFO  : System reset is completed.
22:44:17 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:44:18 INFO  : ps7_init is completed.
22:44:18 INFO  : ps7_post_config is completed.
22:44:19 INFO  : Memory regions updated for context APU
22:44:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:55:44 INFO  : System reset is completed.
22:55:47 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:55:48 INFO  : ps7_init is completed.
22:55:48 INFO  : ps7_post_config is completed.
22:55:48 INFO  : Memory regions updated for context APU
22:55:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:00:33 INFO  : System reset is completed.
23:00:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:00:36 INFO  : ps7_init is completed.
23:00:37 INFO  : ps7_post_config is completed.
23:00:37 INFO  : Memory regions updated for context APU
23:00:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:07:44 INFO  : System reset is completed.
23:07:48 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:07:48 INFO  : ps7_init is completed.
23:07:48 INFO  : ps7_post_config is completed.
23:07:49 INFO  : Memory regions updated for context APU
23:07:49 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:19:21 INFO  : System reset is completed.
23:19:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:19:24 INFO  : ps7_init is completed.
23:19:24 INFO  : ps7_post_config is completed.
23:19:24 INFO  : Memory regions updated for context APU
23:19:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:32:21 INFO  : System reset is completed.
23:32:23 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:32:24 INFO  : ps7_init is completed.
23:32:24 INFO  : ps7_post_config is completed.
23:32:25 INFO  : Memory regions updated for context APU
23:32:25 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:31:26 INFO  : System reset is completed.
12:31:29 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:31:30 INFO  : ps7_init is completed.
12:31:30 INFO  : ps7_post_config is completed.
12:31:30 INFO  : Memory regions updated for context APU
12:31:31 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:37:03 INFO  : System reset is completed.
12:37:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:37:08 INFO  : ps7_init is completed.
12:37:08 INFO  : ps7_post_config is completed.
12:37:08 INFO  : Memory regions updated for context APU
12:37:09 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:37:09 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:44:24 INFO  : System reset is completed.
12:44:27 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:44:28 INFO  : ps7_init is completed.
12:44:28 INFO  : ps7_post_config is completed.
12:44:28 INFO  : Memory regions updated for context APU
12:44:29 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:44:30 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:45:17 INFO  : System reset is completed.
12:45:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:45:21 INFO  : ps7_init is completed.
12:45:21 INFO  : ps7_post_config is completed.
12:45:22 INFO  : Memory regions updated for context APU
12:45:22 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:45:23 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:45:43 INFO  : System reset is completed.
12:45:46 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:45:46 INFO  : ps7_init is completed.
12:45:46 INFO  : ps7_post_config is completed.
12:45:47 INFO  : Memory regions updated for context APU
12:45:48 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:45:48 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:46:10 INFO  : System reset is completed.
12:46:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:46:14 INFO  : ps7_init is completed.
12:46:14 INFO  : ps7_post_config is completed.
12:46:14 INFO  : Memory regions updated for context APU
12:46:15 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:46:17 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:46:32 INFO  : System reset is completed.
12:46:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:46:36 INFO  : ps7_init is completed.
12:46:36 INFO  : ps7_post_config is completed.
12:46:36 INFO  : Memory regions updated for context APU
12:46:37 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
12:46:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:24:06 INFO  : System reset is completed.
20:24:09 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:24:10 INFO  : ps7_init is completed.
20:24:10 INFO  : ps7_post_config is completed.
20:24:10 INFO  : Memory regions updated for context APU
20:24:11 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:24:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:27:03 INFO  : System reset is completed.
20:27:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:27:07 INFO  : ps7_init is completed.
20:27:07 INFO  : ps7_post_config is completed.
20:27:07 INFO  : Memory regions updated for context APU
20:27:08 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:27:08 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
20:39:47 INFO  : System reset is completed.
20:39:50 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:39:50 INFO  : ps7_init is completed.
20:39:50 INFO  : ps7_post_config is completed.
20:39:51 INFO  : Memory regions updated for context APU
20:39:51 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:39:52 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:22:05 INFO  : System reset is completed.
21:22:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:22:09 INFO  : ps7_init is completed.
21:22:09 INFO  : ps7_post_config is completed.
21:22:09 INFO  : Memory regions updated for context APU
21:22:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:22:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:08:39 INFO  : System reset is completed.
23:08:41 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:08:42 INFO  : ps7_init is completed.
23:08:42 INFO  : ps7_post_config is completed.
23:08:43 INFO  : Memory regions updated for context APU
23:08:43 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:08:44 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:10:33 INFO  : System reset is completed.
23:10:35 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:10:36 INFO  : ps7_init is completed.
23:10:36 INFO  : ps7_post_config is completed.
23:10:36 INFO  : Memory regions updated for context APU
23:10:37 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:10:37 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
23:11:05 INFO  : System reset is completed.
23:11:08 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:11:08 INFO  : ps7_init is completed.
23:11:08 INFO  : ps7_post_config is completed.
23:11:09 INFO  : Memory regions updated for context APU
23:11:09 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
23:11:10 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:39:57 INFO  : System reset is completed.
18:40:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:40:01 INFO  : ps7_init is completed.
18:40:01 INFO  : ps7_post_config is completed.
18:40:02 INFO  : Memory regions updated for context APU
18:40:02 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:40:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:28:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:03:21 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
17:03:24 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
17:03:24 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:50:02 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
18:50:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:50:24 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
20:06:57 INFO  : System reset is completed.
20:07:00 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:07:01 INFO  : ps7_init is completed.
20:07:01 INFO  : ps7_post_config is completed.
20:07:02 INFO  : Memory regions updated for context APU
20:07:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
20:07:03 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:03:21 INFO  : System reset is completed.
22:03:24 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:03:25 INFO  : ps7_init is completed.
22:03:25 INFO  : ps7_post_config is completed.
22:03:25 INFO  : Memory regions updated for context APU
22:03:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:03:28 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:41:58 INFO  : System reset is completed.
11:42:01 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:42:02 INFO  : ps7_init is completed.
11:42:02 INFO  : ps7_post_config is completed.
11:42:02 INFO  : Memory regions updated for context APU
11:42:03 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:42:04 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
17:39:25 INFO  : System reset is completed.
17:39:28 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:39:29 INFO  : ps7_init is completed.
17:39:29 INFO  : ps7_post_config is completed.
17:39:30 INFO  : Memory regions updated for context APU
17:39:31 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
17:39:33 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:55:59 INFO  : System reset is completed.
11:56:02 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:56:03 INFO  : ps7_init is completed.
11:56:03 INFO  : ps7_post_config is completed.
11:56:06 INFO  : Memory regions updated for context APU
11:56:06 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:56:07 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:56:51 INFO  : System reset is completed.
11:56:53 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:56:54 INFO  : ps7_init is completed.
11:56:54 INFO  : ps7_post_config is completed.
11:56:55 INFO  : Memory regions updated for context APU
11:56:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
11:56:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
15:00:33 INFO  : System reset is completed.
15:00:36 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:00:37 INFO  : ps7_init is completed.
15:00:37 INFO  : ps7_post_config is completed.
15:00:38 INFO  : Memory regions updated for context APU
15:00:38 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
15:00:40 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:19:15 INFO  : System reset is completed.
16:19:18 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:19:19 INFO  : ps7_init is completed.
16:19:19 INFO  : ps7_post_config is completed.
16:19:20 INFO  : Memory regions updated for context APU
16:19:20 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:19:21 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
16:19:51 INFO  : System reset is completed.
16:19:54 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:19:55 INFO  : ps7_init is completed.
16:19:55 INFO  : ps7_post_config is completed.
16:19:55 INFO  : Memory regions updated for context APU
16:19:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
16:19:56 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
13:22:31 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:20:27 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
19:20:38 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
19:20:41 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
19:23:48 INFO  : System reset is completed.
19:23:51 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:23:52 INFO  : ps7_init is completed.
19:23:52 INFO  : ps7_post_config is completed.
19:23:53 INFO  : Memory regions updated for context APU
19:23:56 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
19:23:57 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:32:10 INFO  : System reset is completed.
21:32:13 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:32:14 INFO  : ps7_init is completed.
21:32:14 INFO  : ps7_post_config is completed.
21:32:15 INFO  : Memory regions updated for context APU
21:32:15 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:32:16 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
21:33:08 INFO  : System reset is completed.
21:33:11 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:33:12 INFO  : ps7_init is completed.
21:33:12 INFO  : ps7_post_config is completed.
21:33:12 INFO  : Memory regions updated for context APU
21:33:12 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
21:33:13 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
12:19:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:12:56 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
18:12:58 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
18:12:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:34:17 INFO  : System reset is completed.
18:34:20 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:34:22 INFO  : ps7_init is completed.
18:34:22 INFO  : ps7_post_config is completed.
18:34:24 INFO  : Memory regions updated for context APU
18:34:26 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:34:29 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:38:02 INFO  : System reset is completed.
18:38:06 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:38:07 INFO  : ps7_init is completed.
18:38:07 INFO  : ps7_post_config is completed.
18:38:09 INFO  : Memory regions updated for context APU
18:38:10 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:38:12 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
18:40:12 INFO  : System reset is completed.
18:40:16 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:40:17 INFO  : ps7_init is completed.
18:40:17 INFO  : ps7_post_config is completed.
18:40:18 INFO  : Memory regions updated for context APU
18:40:18 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
18:40:19 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
11:14:00 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:46:54 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
12:47:14 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:47:21 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
22:33:22 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
22:33:25 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
22:33:26 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
22:46:35 INFO  : System reset is completed.
22:46:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:46:39 INFO  : ps7_init is completed.
22:46:40 INFO  : ps7_post_config is completed.
22:46:40 INFO  : Memory regions updated for context APU
22:46:41 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:46:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
22:47:36 INFO  : System reset is completed.
22:47:39 INFO  : FPGA configured successfully with bitstream "C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:47:40 INFO  : ps7_init is completed.
22:47:40 INFO  : ps7_post_config is completed.
22:47:41 INFO  : Memory regions updated for context APU
22:47:41 INFO  : Application is downloaded for ps7_cortexa9_1. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_1\Debug\application_cpu_1.elf)
22:47:42 INFO  : Application is downloaded for ps7_cortexa9_0. (C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\application_cpu_0\Debug\application_cpu_0.elf)
14:28:21 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\rp\zynq_com\vivado\pspl_port_performance_final_0\pspl_port_performance_final_0.sdk\boot\BOOT.mcs -w on
14:28:33 INFO  : Bootgen command execution is done.
01:22:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:17:52 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
21:17:57 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
21:17:57 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
22:21:20 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
22:21:24 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
22:21:25 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
22:30:10 INFO  : Attempting to launch Hardware server...
22:30:11 INFO  : Hardware server is launched successfully.
11:46:26 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_0/pspl_port_performance_final_0.sdk/block_design_wrapper.hdf.
11:46:34 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:46:37 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
20:24:25 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
20:24:34 INFO  : XSDB server has started successfully.
20:25:12 INFO  : Processing command line option -hwspec C:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.sdk/block_design_wrapper.hdf.
