Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Dec 13 23:15:33 2022
| Host         : EECS-DIGITAL-44 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.eeM8C0/obj/routerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 filtern/mconv/multiplied_green_cache_reg[1][0]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            filtern/mconv/shifted_green_cache_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 4.460ns (37.452%)  route 7.448ns (62.548%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.866 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/clkout1_buf/O
                         net (fo=3991, routed)        1.721    -0.820    filtern/mconv/clk_65mhz
    DSP48_X0Y41          DSP48E1                                      r  filtern/mconv/multiplied_green_cache_reg[1][0]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.386 r  filtern/mconv/multiplied_green_cache_reg[1][0]/P[3]
                         net (fo=2, routed)           1.038     0.652    filtern/mconv/multiplied_green_cache_reg_n_102_[1][0]
    SLICE_X13Y99         LUT3 (Prop_lut3_I0_O)        0.149     0.801 r  filtern/mconv/shifted_green_cache1__87_carry__0_i_4/O
                         net (fo=2, routed)           0.947     1.748    filtern/mconv/shifted_green_cache1__87_carry__0_i_4_n_0
    SLICE_X13Y100        LUT4 (Prop_lut4_I3_O)        0.332     2.080 r  filtern/mconv/shifted_green_cache1__87_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.080    filtern/mconv/shifted_green_cache1__87_carry__0_i_8_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.612 r  filtern/mconv/shifted_green_cache1__87_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.612    filtern/mconv/shifted_green_cache1__87_carry__0_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.726 r  filtern/mconv/shifted_green_cache1__87_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.726    filtern/mconv/shifted_green_cache1__87_carry__1_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.840 r  filtern/mconv/shifted_green_cache1__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.840    filtern/mconv/shifted_green_cache1__87_carry__2_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.062 r  filtern/mconv/shifted_green_cache1__87_carry__3/O[0]
                         net (fo=2, routed)           1.216     4.279    filtern/mconv/shifted_green_cache1__87_carry__3_n_7
    SLICE_X12Y97         LUT3 (Prop_lut3_I0_O)        0.321     4.600 r  filtern/mconv/shifted_green_cache1__137_carry__3_i_2/O
                         net (fo=2, routed)           0.857     5.457    filtern/mconv/shifted_green_cache1__137_carry__3_i_2_n_0
    SLICE_X12Y97         LUT4 (Prop_lut4_I0_O)        0.328     5.785 r  filtern/mconv/shifted_green_cache1__137_carry__3_i_6/O
                         net (fo=1, routed)           0.000     5.785    filtern/mconv/shifted_green_cache1__137_carry__3_i_6_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.318 r  filtern/mconv/shifted_green_cache1__137_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.318    filtern/mconv/shifted_green_cache1__137_carry__3_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.435 r  filtern/mconv/shifted_green_cache1__137_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.435    filtern/mconv/shifted_green_cache1__137_carry__4_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.552 r  filtern/mconv/shifted_green_cache1__137_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.552    filtern/mconv/shifted_green_cache1__137_carry__5_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.867 f  filtern/mconv/shifted_green_cache1__137_carry__6/O[3]
                         net (fo=2, routed)           0.772     7.639    filtern/mconv/shifted_green_cache1__0[31]
    SLICE_X13Y98         LUT2 (Prop_lut2_I1_O)        0.307     7.946 r  filtern/mconv/shifted_green_cache2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.946    filtern/mconv/shifted_green_cache2_carry__2_i_5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.347 f  filtern/mconv/shifted_green_cache2_carry__2/CO[3]
                         net (fo=1, routed)           2.080    10.427    filtern/mconv/shifted_green_cache2_carry__2_n_0
    SLICE_X56Y88         LUT3 (Prop_lut3_I0_O)        0.124    10.551 r  filtern/mconv/shifted_green_cache[5]_i_1__0/O
                         net (fo=6, routed)           0.538    11.089    filtern/mconv/shifted_green_cache[5]_i_1__0_n_0
    SLICE_X56Y88         FDRE                                         r  filtern/mconv/shifted_green_cache_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_gen/clkout1_buf/O
                         net (fo=3991, routed)        1.502    13.866    filtern/mconv/clk_65mhz
    SLICE_X56Y88         FDRE                                         r  filtern/mconv/shifted_green_cache_reg[2]/C
                         clock pessimism              0.480    14.347    
                         clock uncertainty           -0.130    14.217    
    SLICE_X56Y88         FDRE (Setup_fdre_C_R)       -0.524    13.693    filtern/mconv/shifted_green_cache_reg[2]
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  2.604    




