// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decode_start_ChenIDct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_address0,
        x_ce0,
        x_q0,
        x_address1,
        x_ce1,
        x_q1,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_we1,
        y_d1,
        y_q1,
        out_buf_offset
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 33'b1;
parameter    ap_ST_st2_fsm_1 = 33'b10;
parameter    ap_ST_st3_fsm_2 = 33'b100;
parameter    ap_ST_st4_fsm_3 = 33'b1000;
parameter    ap_ST_st5_fsm_4 = 33'b10000;
parameter    ap_ST_st6_fsm_5 = 33'b100000;
parameter    ap_ST_st7_fsm_6 = 33'b1000000;
parameter    ap_ST_st8_fsm_7 = 33'b10000000;
parameter    ap_ST_st9_fsm_8 = 33'b100000000;
parameter    ap_ST_st10_fsm_9 = 33'b1000000000;
parameter    ap_ST_st11_fsm_10 = 33'b10000000000;
parameter    ap_ST_st12_fsm_11 = 33'b100000000000;
parameter    ap_ST_st13_fsm_12 = 33'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 33'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 33'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 33'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 33'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 33'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 33'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 33'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 33'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 33'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 33'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 33'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 33'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 33'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 33'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 33'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 33'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 33'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 33'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 33'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 33'b100000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv6_28 = 6'b101000;
parameter    ap_const_lv40_64 = 40'b1100100;
parameter    ap_const_lv41_1FFFFFFFE0A = 41'b11111111111111111111111111111111000001010;
parameter    ap_const_lv41_1AA = 41'b110101010;
parameter    ap_const_lv41_1FFFFFFFEE4 = 41'b11111111111111111111111111111111011100100;
parameter    ap_const_lv41_11C = 41'b100011100;
parameter    ap_const_lv41_1F6 = 41'b111110110;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv41_C4 = 41'b11000100;
parameter    ap_const_lv41_1FFFFFFFE27 = 41'b11111111111111111111111111111111000100111;
parameter    ap_const_lv41_1D9 = 41'b111011001;
parameter    ap_const_lv41_16A = 41'b101101010;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv6_3 = 6'b11;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_7 = 6'b111;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv32_FFFFFFF8 = 32'b11111111111111111111111111111000;
parameter    ap_const_lv29_0 = 29'b00000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [5:0] x_address1;
output   x_ce1;
input  [31:0] x_q1;
output  [8:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;
output  [8:0] y_address1;
output   y_ce1;
output   y_we1;
output  [31:0] y_d1;
input  [31:0] y_q1;
input  [2:0] out_buf_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] x_address0;
reg x_ce0;
reg[5:0] x_address1;
reg x_ce1;
reg[8:0] y_address0;
reg y_ce0;
reg y_we0;
reg[31:0] y_d0;
reg[8:0] y_address1;
reg y_ce1;
reg y_we1;
reg[31:0] y_d1;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm = 33'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_51;
reg   [31:0] reg_365;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_85;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_92;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_100;
reg   [31:0] reg_370;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_108;
reg   [31:0] reg_374;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_117;
reg   [31:0] reg_378;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_126;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_133;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_140;
reg  signed [31:0] reg_383;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_149;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_156;
wire   [9:0] tmp_255_cast_fu_396_p1;
reg   [9:0] tmp_255_cast_reg_1686;
wire   [3:0] i_29_fu_406_p2;
reg   [3:0] i_29_reg_1698;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_173;
wire   [3:0] p_sum2_fu_412_p2;
reg   [3:0] p_sum2_reg_1703;
wire   [0:0] exitcond_fu_400_p2;
wire  signed [4:0] p_sum7_cast1_fu_423_p1;
reg  signed [4:0] p_sum7_cast1_reg_1714;
wire   [5:0] p_sum9_fu_436_p2;
reg   [5:0] p_sum9_reg_1724;
wire  signed [5:0] p_sum4_cast1_fu_447_p1;
reg  signed [5:0] p_sum4_cast1_reg_1734;
reg   [31:0] aptr_7_load_reg_1744;
wire   [4:0] p_sum_fu_461_p3;
reg   [4:0] p_sum_reg_1749;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_203;
wire  signed [40:0] tmp_109_cast_fu_519_p1;
wire  signed [40:0] tmp_111_cast_fu_529_p1;
wire  signed [5:0] p_sum_cast1_fu_568_p1;
reg  signed [5:0] p_sum_cast1_reg_1796;
wire   [39:0] grp_fu_499_p2;
reg   [39:0] tmp_s_reg_1811;
wire   [40:0] grp_fu_513_p2;
reg   [40:0] tmp_64_reg_1816;
wire   [40:0] grp_fu_523_p2;
reg   [40:0] tmp_67_reg_1821;
wire   [40:0] grp_fu_533_p2;
reg   [40:0] tmp_68_reg_1826;
wire   [40:0] grp_fu_539_p2;
reg   [40:0] tmp_70_reg_1831;
wire   [40:0] grp_fu_545_p2;
reg   [40:0] tmp_71_reg_1836;
wire   [40:0] grp_fu_551_p2;
reg   [40:0] tmp_73_reg_1841;
wire   [39:0] grp_fu_557_p2;
reg   [39:0] tmp_74_reg_1846;
wire  signed [40:0] tmp_131_cast_fu_665_p1;
wire  signed [40:0] tmp_133_cast_fu_675_p1;
wire   [31:0] a0_6_fu_697_p2;
reg   [31:0] a0_6_reg_1863;
wire   [31:0] a1_2_fu_703_p2;
reg   [31:0] a1_2_reg_1869;
wire   [31:0] a2_2_fu_709_p2;
reg   [31:0] a2_2_reg_1875;
wire   [31:0] a3_6_fu_715_p2;
reg   [31:0] a3_6_reg_1881;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_262;
wire   [31:0] tmp_88_fu_779_p2;
reg  signed [31:0] tmp_88_reg_1902;
wire   [40:0] grp_fu_669_p2;
reg   [40:0] tmp_80_reg_1907;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_277;
wire   [40:0] grp_fu_679_p2;
reg   [40:0] tmp_81_reg_1912;
wire   [40:0] grp_fu_685_p2;
reg   [40:0] tmp_83_reg_1917;
wire   [40:0] grp_fu_691_p2;
reg   [40:0] tmp_84_reg_1922;
reg   [31:0] a0_1_reg_1927;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_292;
reg   [31:0] a1_1_reg_1933;
reg   [31:0] a2_1_reg_1939;
reg   [31:0] a3_1_reg_1945;
reg   [31:0] c1_1_reg_1951;
wire   [31:0] b0_1_fu_878_p2;
reg   [31:0] b0_1_reg_1962;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_311;
wire   [31:0] b1_1_fu_882_p2;
reg   [31:0] b1_1_reg_1968;
wire   [31:0] tmp_93_fu_900_p2;
reg   [31:0] tmp_93_reg_1974;
wire   [31:0] tmp_95_fu_911_p2;
reg   [31:0] tmp_95_reg_1979;
reg   [31:0] c2_1_reg_1984;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_326;
wire   [31:0] tmp_97_fu_958_p2;
reg   [31:0] tmp_97_reg_1990;
wire   [31:0] tmp_96_fu_991_p2;
reg   [31:0] tmp_96_reg_1995;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_337;
wire   [3:0] i_27_fu_1023_p2;
reg   [3:0] i_27_reg_2003;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_346;
wire   [2:0] tmp_221_fu_1029_p1;
reg   [2:0] tmp_221_reg_2008;
wire   [0:0] exitcond23_fu_1017_p2;
wire   [5:0] tmp_98_fu_1033_p3;
reg   [5:0] tmp_98_reg_2013;
wire   [5:0] p_sum5_fu_1041_p2;
reg   [5:0] p_sum5_reg_2019;
reg   [8:0] aptr_19_reg_2024;
wire   [5:0] p_sum1_fu_1059_p2;
reg   [5:0] p_sum1_reg_2030;
reg   [8:0] aptr_17_reg_2035;
reg   [8:0] aptr_23_reg_2041;
reg   [8:0] aptr_18_reg_2047;
wire   [6:0] p_sum5_cast4_fu_1116_p1;
reg   [6:0] p_sum5_cast4_reg_2052;
reg   [8:0] aptr_21_reg_2058;
reg  signed [31:0] a3_3_reg_2063;
reg   [8:0] aptr_16_reg_2069;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_379;
reg   [31:0] b2_2_reg_2075;
reg   [8:0] aptr_20_reg_2080;
reg   [8:0] aptr_22_reg_2086;
reg   [31:0] a2_3_reg_2092;
wire  signed [40:0] tmp_165_cast_fu_1216_p1;
wire  signed [40:0] tmp_167_cast_fu_1225_p1;
wire  signed [40:0] tmp_187_cast_fu_1259_p1;
wire  signed [40:0] tmp_189_cast_fu_1268_p1;
wire   [39:0] grp_fu_1198_p2;
reg   [39:0] tmp_99_reg_2141;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_410;
wire   [40:0] grp_fu_1210_p2;
reg   [40:0] tmp_100_reg_2146;
wire   [40:0] grp_fu_1219_p2;
reg   [40:0] tmp_102_reg_2151;
wire   [40:0] grp_fu_1229_p2;
reg   [40:0] tmp_103_reg_2156;
wire   [40:0] grp_fu_1235_p2;
reg   [40:0] tmp_105_reg_2161;
wire   [40:0] grp_fu_1241_p2;
reg   [40:0] tmp_106_reg_2166;
wire   [40:0] grp_fu_1247_p2;
reg   [40:0] tmp_108_reg_2171;
wire   [39:0] grp_fu_1253_p2;
reg   [39:0] tmp_109_reg_2176;
wire   [31:0] tmp_113_fu_1306_p2;
reg  signed [31:0] tmp_113_reg_2186;
wire   [40:0] grp_fu_1262_p2;
reg   [40:0] tmp_115_reg_2191;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_437;
wire   [40:0] grp_fu_1272_p2;
reg   [40:0] tmp_116_reg_2196;
wire   [40:0] grp_fu_1278_p2;
reg   [40:0] tmp_118_reg_2201;
wire   [40:0] grp_fu_1284_p2;
reg   [40:0] tmp_119_reg_2206;
wire   [31:0] a0_7_fu_1376_p2;
reg   [31:0] a0_7_reg_2211;
wire   [31:0] a1_5_fu_1382_p2;
reg   [31:0] a1_5_reg_2217;
wire   [31:0] a2_5_fu_1388_p2;
reg   [31:0] a2_5_reg_2223;
wire   [31:0] a3_7_fu_1394_p2;
reg   [31:0] a3_7_reg_2229;
reg   [31:0] a0_4_reg_2235;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_bdd_460;
reg   [31:0] a2_4_reg_2246;
reg   [31:0] a3_4_reg_2252;
wire   [31:0] tmp_129_fu_1495_p2;
reg   [31:0] tmp_129_reg_2268;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_479;
wire   [31:0] tmp_132_fu_1500_p2;
reg   [31:0] tmp_132_reg_2273;
reg   [31:0] a1_4_reg_2278;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_490;
reg   [31:0] c1_3_reg_2284;
reg   [31:0] c2_3_reg_2290;
wire   [31:0] tmp_130_fu_1555_p2;
reg   [31:0] tmp_130_reg_2296;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_503;
wire   [31:0] tmp_131_fu_1560_p2;
reg   [31:0] tmp_131_reg_2301;
reg   [8:0] y_addr33_reg_2306;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_514;
wire   [6:0] p_rec_fu_1585_p2;
reg   [6:0] p_rec_reg_2315;
reg   [0:0] tmp_230_reg_2320;
reg   [0:0] tmp_231_reg_2325;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_bdd_527;
reg   [27:0] tmp_232_reg_2330;
reg   [27:0] tmp_233_reg_2335;
reg   [3:0] i_reg_331;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_541;
reg   [3:0] i_1_reg_343;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_550;
reg   [6:0] aptr_0_rec_reg_354;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_bdd_561;
wire   [63:0] p_sum2_cast_fu_418_p1;
wire   [63:0] p_sum7_cast_fu_427_p1;
wire   [63:0] p_sum9_cast_fu_442_p1;
wire   [63:0] p_sum4_cast_fu_450_p1;
wire   [63:0] p_sum3_cast_fu_469_p1;
wire   [63:0] tmp_fu_563_p1;
wire   [63:0] p_sum_cast_fu_571_p1;
wire   [63:0] p_sum8_cast_fu_584_p1;
wire   [63:0] tmp_205_fu_859_p1;
wire   [63:0] tmp_209_fu_873_p1;
wire   [63:0] tmp_201_fu_925_p1;
wire   [63:0] tmp_207_fu_938_p1;
wire   [63:0] tmp_203_fu_970_p1;
wire   [63:0] tmp_211_fu_981_p1;
wire   [63:0] tmp_213_fu_1001_p1;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_593;
wire   [63:0] tmp_215_fu_1012_p1;
wire   [63:0] tmp_224_fu_1054_p1;
wire   [63:0] tmp_220_fu_1071_p1;
wire   [63:0] tmp_229_fu_1088_p1;
wire   [63:0] tmp_285_cast_fu_1111_p1;
wire   [63:0] tmp_289_cast_fu_1134_p1;
wire   [63:0] tmp_218_fu_1147_p1;
wire   [63:0] tmp_288_cast_fu_1166_p1;
wire   [63:0] tmp_290_cast_fu_1185_p1;
wire   [63:0] tmp_293_cast_fu_1574_p1;
wire   [31:0] tmp_92_fu_894_p2;
wire   [31:0] tmp_90_fu_953_p2;
wire   [31:0] tmp_91_fu_986_p2;
wire   [31:0] tmp_125_fu_1483_p2;
wire   [31:0] tmp_126_fu_1543_p2;
wire   [31:0] tmp_94_fu_905_p2;
wire   [31:0] tmp_128_fu_1489_p2;
wire   [31:0] tmp_127_fu_1549_p2;
wire  signed [31:0] tmp_215_cast_fu_1665_p1;
wire   [8:0] tmp_199_fu_388_p3;
wire   [5:0] tmp_cast_fu_432_p1;
wire  signed [31:0] a0_fu_455_p2;
wire   [7:0] grp_fu_499_p0;
wire  signed [31:0] a3_fu_486_p2;
wire  signed [9:0] grp_fu_513_p0;
wire   [31:0] a2_fu_480_p2;
wire   [9:0] grp_fu_523_p0;
wire  signed [31:0] grp_fu_523_p1;
wire   [31:0] a1_fu_474_p2;
wire  signed [9:0] grp_fu_533_p0;
wire  signed [31:0] grp_fu_533_p1;
wire   [9:0] grp_fu_539_p0;
wire  signed [31:0] grp_fu_539_p1;
wire   [9:0] grp_fu_545_p0;
wire  signed [31:0] grp_fu_545_p1;
wire   [9:0] grp_fu_551_p0;
wire   [7:0] grp_fu_557_p0;
wire   [5:0] p_sum8_fu_576_p3;
wire  signed [40:0] tmp_104_cast_fu_601_p1;
wire   [40:0] tmp_65_fu_604_p2;
wire   [40:0] tmp_69_fu_619_p2;
wire   [40:0] tmp_72_fu_633_p2;
wire  signed [40:0] tmp_120_cast_fu_647_p1;
wire   [40:0] tmp_75_fu_650_p2;
wire   [31:0] b2_fu_589_p2;
wire   [8:0] grp_fu_669_p0;
wire  signed [31:0] grp_fu_669_p1;
wire   [31:0] b3_fu_595_p2;
wire  signed [9:0] grp_fu_679_p0;
wire  signed [31:0] grp_fu_679_p1;
wire   [9:0] grp_fu_685_p0;
wire  signed [31:0] grp_fu_685_p1;
wire   [8:0] grp_fu_691_p0;
wire  signed [31:0] grp_fu_691_p1;
wire   [31:0] c1_fu_623_p4;
wire   [31:0] c0_fu_609_p4;
wire   [31:0] c3_fu_655_p4;
wire   [31:0] c2_fu_637_p4;
wire   [31:0] b0_fu_721_p2;
wire   [31:0] b1_fu_727_p2;
wire  signed [31:0] tmp_76_fu_733_p2;
wire   [9:0] grp_fu_743_p0;
wire  signed [31:0] tmp_78_fu_749_p2;
wire   [9:0] grp_fu_759_p0;
wire  signed [31:0] tmp_86_fu_765_p2;
wire   [9:0] grp_fu_773_p0;
wire   [40:0] grp_fu_743_p2;
wire   [40:0] grp_fu_759_p2;
wire   [40:0] tmp_82_fu_803_p2;
wire   [40:0] tmp_85_fu_817_p2;
wire   [40:0] grp_fu_773_p2;
wire   [9:0] grp_fu_844_p0;
wire   [8:0] tmp_204_fu_850_p4;
wire   [8:0] tmp_208_fu_864_p4;
wire   [31:0] b2_1_fu_886_p2;
wire   [31:0] b3_1_fu_890_p2;
wire   [8:0] tmp_200_fu_916_p4;
wire   [8:0] tmp_206_fu_930_p4;
wire   [40:0] grp_fu_844_p2;
wire   [8:0] tmp_202_fu_962_p4;
wire   [8:0] tmp_210_fu_975_p3;
wire   [8:0] tmp_212_fu_995_p3;
wire   [8:0] tmp_214_fu_1006_p3;
wire   [8:0] tmp_223_fu_1047_p3;
wire   [8:0] tmp_219_fu_1064_p3;
wire   [5:0] p_sum6_fu_1076_p2;
wire   [8:0] tmp_228_fu_1081_p3;
wire   [6:0] p_sum1_cast5_fu_1093_p1;
wire   [6:0] sum_fu_1096_p2;
wire   [9:0] sum_cast_cast_fu_1102_p1;
wire   [9:0] tmp_222_fu_1106_p2;
wire   [6:0] sum13_fu_1119_p2;
wire   [9:0] sum13_cast_cast_fu_1125_p1;
wire   [9:0] tmp_226_fu_1129_p2;
wire   [8:0] tmp_217_fu_1139_p4;
wire   [6:0] sum12_fu_1152_p2;
wire   [9:0] sum12_cast_cast_fu_1157_p1;
wire   [9:0] tmp_225_fu_1161_p2;
wire   [6:0] sum14_fu_1171_p2;
wire   [9:0] sum14_cast_cast_fu_1176_p1;
wire   [9:0] tmp_227_fu_1180_p2;
wire   [7:0] grp_fu_1198_p0;
wire  signed [9:0] grp_fu_1210_p0;
wire   [9:0] grp_fu_1219_p0;
wire  signed [31:0] grp_fu_1219_p1;
wire  signed [9:0] grp_fu_1229_p0;
wire  signed [31:0] grp_fu_1229_p1;
wire   [9:0] grp_fu_1235_p0;
wire  signed [31:0] grp_fu_1235_p1;
wire   [9:0] grp_fu_1241_p0;
wire  signed [31:0] grp_fu_1241_p1;
wire   [9:0] grp_fu_1247_p0;
wire   [7:0] grp_fu_1253_p0;
wire   [8:0] grp_fu_1262_p0;
wire  signed [31:0] grp_fu_1262_p1;
wire  signed [9:0] grp_fu_1272_p0;
wire  signed [31:0] grp_fu_1272_p1;
wire   [9:0] grp_fu_1278_p0;
wire  signed [31:0] grp_fu_1278_p1;
wire   [8:0] grp_fu_1284_p0;
wire  signed [31:0] grp_fu_1284_p1;
wire  signed [31:0] tmp_111_fu_1290_p2;
wire   [9:0] grp_fu_1300_p0;
wire  signed [40:0] tmp_160_cast_fu_1312_p1;
wire   [40:0] tmp_101_fu_1315_p2;
wire   [40:0] tmp_104_fu_1330_p2;
wire   [40:0] tmp_107_fu_1344_p2;
wire  signed [40:0] tmp_176_cast_fu_1358_p1;
wire   [40:0] tmp_110_fu_1361_p2;
wire   [31:0] c1_2_fu_1334_p4;
wire   [31:0] c0_2_fu_1320_p4;
wire   [31:0] c3_2_fu_1366_p4;
wire   [31:0] c2_2_fu_1348_p4;
wire   [40:0] grp_fu_1300_p2;
wire   [9:0] grp_fu_1413_p0;
wire   [40:0] tmp_117_fu_1419_p2;
wire   [40:0] tmp_120_fu_1433_p2;
wire  signed [31:0] tmp_121_fu_1447_p2;
wire   [9:0] grp_fu_1455_p0;
wire  signed [31:0] tmp_123_fu_1461_p2;
wire   [9:0] grp_fu_1469_p0;
wire   [31:0] b0_3_fu_1475_p2;
wire   [31:0] b3_3_fu_1479_p2;
wire   [40:0] grp_fu_1413_p2;
wire   [40:0] grp_fu_1455_p2;
wire   [40:0] grp_fu_1469_p2;
wire   [31:0] b1_3_fu_1535_p2;
wire   [31:0] b2_3_fu_1539_p2;
wire   [9:0] aptr_0_rec_cast_cast_fu_1565_p1;
wire   [9:0] tmp_216_fu_1569_p2;
wire   [31:0] tmp_213_cast_cast_fu_1599_p3;
wire   [31:0] tmp_133_fu_1606_p2;
wire   [31:0] p_neg_fu_1620_p2;
wire   [28:0] p_lshr_cast_fu_1646_p1;
wire   [28:0] p_neg_t_fu_1649_p2;
wire   [28:0] p_lshr_f_cast_fu_1655_p1;
wire   [28:0] tmp_134_fu_1658_p3;
wire    grp_fu_499_ce;
wire    grp_fu_513_ce;
wire    grp_fu_523_ce;
wire    grp_fu_533_ce;
wire    grp_fu_539_ce;
wire    grp_fu_545_ce;
wire    grp_fu_551_ce;
wire    grp_fu_557_ce;
wire    grp_fu_669_ce;
wire    grp_fu_679_ce;
wire    grp_fu_685_ce;
wire    grp_fu_691_ce;
wire    grp_fu_743_ce;
wire    grp_fu_759_ce;
wire    grp_fu_773_ce;
wire    grp_fu_844_ce;
wire    grp_fu_1198_ce;
wire    grp_fu_1210_ce;
wire    grp_fu_1219_ce;
wire    grp_fu_1229_ce;
wire    grp_fu_1235_ce;
wire    grp_fu_1241_ce;
wire    grp_fu_1247_ce;
wire    grp_fu_1253_ce;
wire    grp_fu_1262_ce;
wire    grp_fu_1272_ce;
wire    grp_fu_1278_ce;
wire    grp_fu_1284_ce;
wire    grp_fu_1300_ce;
wire    grp_fu_1413_ce;
wire    grp_fu_1455_ce;
wire    grp_fu_1469_ce;
wire   [0:0] exitcond1_fu_1579_p2;
reg   [32:0] ap_NS_fsm;


decode_start_mul_8ns_32s_40_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
decode_start_mul_8ns_32s_40_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_499_p0 ),
    .din1( a0_fu_455_p2 ),
    .ce( grp_fu_499_ce ),
    .dout( grp_fu_499_p2 )
);

decode_start_mul_10s_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10s_32s_41_3_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_513_p0 ),
    .din1( a3_fu_486_p2 ),
    .ce( grp_fu_513_ce ),
    .dout( grp_fu_513_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_523_p0 ),
    .din1( grp_fu_523_p1 ),
    .ce( grp_fu_523_ce ),
    .dout( grp_fu_523_p2 )
);

decode_start_mul_10s_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10s_32s_41_3_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_533_p0 ),
    .din1( grp_fu_533_p1 ),
    .ce( grp_fu_533_ce ),
    .dout( grp_fu_533_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_539_p0 ),
    .din1( grp_fu_539_p1 ),
    .ce( grp_fu_539_ce ),
    .dout( grp_fu_539_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_545_p0 ),
    .din1( grp_fu_545_p1 ),
    .ce( grp_fu_545_ce ),
    .dout( grp_fu_545_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_551_p0 ),
    .din1( a0_fu_455_p2 ),
    .ce( grp_fu_551_ce ),
    .dout( grp_fu_551_p2 )
);

decode_start_mul_8ns_32s_40_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
decode_start_mul_8ns_32s_40_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_557_p0 ),
    .din1( a3_fu_486_p2 ),
    .ce( grp_fu_557_ce ),
    .dout( grp_fu_557_p2 )
);

decode_start_mul_9ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_9ns_32s_41_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_669_p0 ),
    .din1( grp_fu_669_p1 ),
    .ce( grp_fu_669_ce ),
    .dout( grp_fu_669_p2 )
);

decode_start_mul_10s_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10s_32s_41_3_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_679_p0 ),
    .din1( grp_fu_679_p1 ),
    .ce( grp_fu_679_ce ),
    .dout( grp_fu_679_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_685_p0 ),
    .din1( grp_fu_685_p1 ),
    .ce( grp_fu_685_ce ),
    .dout( grp_fu_685_p2 )
);

decode_start_mul_9ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_9ns_32s_41_3_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_691_p0 ),
    .din1( grp_fu_691_p1 ),
    .ce( grp_fu_691_ce ),
    .dout( grp_fu_691_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_743_p0 ),
    .din1( tmp_76_fu_733_p2 ),
    .ce( grp_fu_743_ce ),
    .dout( grp_fu_743_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U33(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_759_p0 ),
    .din1( tmp_78_fu_749_p2 ),
    .ce( grp_fu_759_ce ),
    .dout( grp_fu_759_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U34(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_773_p0 ),
    .din1( tmp_86_fu_765_p2 ),
    .ce( grp_fu_773_ce ),
    .dout( grp_fu_773_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U35(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_844_p0 ),
    .din1( tmp_88_reg_1902 ),
    .ce( grp_fu_844_ce ),
    .dout( grp_fu_844_p2 )
);

decode_start_mul_8ns_32s_40_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
decode_start_mul_8ns_32s_40_3_U36(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1198_p0 ),
    .din1( reg_383 ),
    .ce( grp_fu_1198_ce ),
    .dout( grp_fu_1198_p2 )
);

decode_start_mul_10s_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10s_32s_41_3_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1210_p0 ),
    .din1( a3_3_reg_2063 ),
    .ce( grp_fu_1210_ce ),
    .dout( grp_fu_1210_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1219_p0 ),
    .din1( grp_fu_1219_p1 ),
    .ce( grp_fu_1219_ce ),
    .dout( grp_fu_1219_p2 )
);

decode_start_mul_10s_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10s_32s_41_3_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1229_p0 ),
    .din1( grp_fu_1229_p1 ),
    .ce( grp_fu_1229_ce ),
    .dout( grp_fu_1229_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1235_p0 ),
    .din1( grp_fu_1235_p1 ),
    .ce( grp_fu_1235_ce ),
    .dout( grp_fu_1235_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1241_p0 ),
    .din1( grp_fu_1241_p1 ),
    .ce( grp_fu_1241_ce ),
    .dout( grp_fu_1241_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1247_p0 ),
    .din1( reg_383 ),
    .ce( grp_fu_1247_ce ),
    .dout( grp_fu_1247_p2 )
);

decode_start_mul_8ns_32s_40_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
decode_start_mul_8ns_32s_40_3_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1253_p0 ),
    .din1( a3_3_reg_2063 ),
    .ce( grp_fu_1253_ce ),
    .dout( grp_fu_1253_p2 )
);

decode_start_mul_9ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_9ns_32s_41_3_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1262_p0 ),
    .din1( grp_fu_1262_p1 ),
    .ce( grp_fu_1262_ce ),
    .dout( grp_fu_1262_p2 )
);

decode_start_mul_10s_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10s_32s_41_3_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1272_p0 ),
    .din1( grp_fu_1272_p1 ),
    .ce( grp_fu_1272_ce ),
    .dout( grp_fu_1272_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U46(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1278_p0 ),
    .din1( grp_fu_1278_p1 ),
    .ce( grp_fu_1278_ce ),
    .dout( grp_fu_1278_p2 )
);

decode_start_mul_9ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_9ns_32s_41_3_U47(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1284_p0 ),
    .din1( grp_fu_1284_p1 ),
    .ce( grp_fu_1284_ce ),
    .dout( grp_fu_1284_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U48(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1300_p0 ),
    .din1( tmp_111_fu_1290_p2 ),
    .ce( grp_fu_1300_ce ),
    .dout( grp_fu_1300_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U49(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1413_p0 ),
    .din1( tmp_113_reg_2186 ),
    .ce( grp_fu_1413_ce ),
    .dout( grp_fu_1413_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U50(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1455_p0 ),
    .din1( tmp_121_fu_1447_p2 ),
    .ce( grp_fu_1455_ce ),
    .dout( grp_fu_1455_p2 )
);

decode_start_mul_10ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
decode_start_mul_10ns_32s_41_3_U51(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1469_p0 ),
    .din1( tmp_123_fu_1461_p2 ),
    .ce( grp_fu_1469_ce ),
    .dout( grp_fu_1469_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & ~(ap_const_lv1_0 == exitcond23_fu_1017_p2))) begin
        aptr_0_rec_reg_354 <= ap_const_lv7_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        aptr_0_rec_reg_354 <= p_rec_reg_2315;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond_fu_400_p2 == ap_const_lv1_0))) begin
        i_1_reg_343 <= ap_const_lv4_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        i_1_reg_343 <= i_27_reg_2003;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        i_reg_331 <= i_29_reg_1698;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_331 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        reg_365 <= x_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        reg_365 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        reg_378 <= y_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30))) begin
        reg_378 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        reg_383 <= y_q0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21))) begin
        reg_383 <= y_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        a0_1_reg_1927 <= {{grp_fu_743_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        a1_1_reg_1933 <= {{grp_fu_759_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        a2_1_reg_1939 <= {{tmp_82_fu_803_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        a3_1_reg_1945 <= {{tmp_85_fu_817_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        c1_1_reg_1951 <= {{grp_fu_773_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        a0_4_reg_2235 <= {{grp_fu_1300_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        a2_4_reg_2246 <= {{tmp_117_fu_1419_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        a3_4_reg_2252 <= {{tmp_120_fu_1433_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        a0_6_reg_1863 <= a0_6_fu_697_p2;
        a1_2_reg_1869 <= a1_2_fu_703_p2;
        a2_2_reg_1875 <= a2_2_fu_709_p2;
        a3_6_reg_1881 <= a3_6_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        a0_7_reg_2211 <= a0_7_fu_1376_p2;
        a1_5_reg_2217 <= a1_5_fu_1382_p2;
        a2_5_reg_2223 <= a2_5_fu_1388_p2;
        a3_7_reg_2229 <= a3_7_fu_1394_p2;
        tmp_115_reg_2191 <= grp_fu_1262_p2;
        tmp_116_reg_2196 <= grp_fu_1272_p2;
        tmp_118_reg_2201 <= grp_fu_1278_p2;
        tmp_119_reg_2206 <= grp_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        a1_4_reg_2278 <= {{grp_fu_1413_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        c1_3_reg_2284 <= {{grp_fu_1455_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        c2_3_reg_2290 <= {{grp_fu_1469_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        a2_3_reg_2092 <= y_q0;
        aptr_16_reg_2069[8 : 3] <= tmp_218_fu_1147_p1[8 : 3];
        aptr_20_reg_2080[8 : 3] <= tmp_288_cast_fu_1166_p1[8 : 3];
        aptr_22_reg_2086[8 : 3] <= tmp_290_cast_fu_1185_p1[8 : 3];
        b2_2_reg_2075 <= y_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        a3_3_reg_2063 <= y_q0;
        aptr_18_reg_2047[8 : 3] <= tmp_285_cast_fu_1111_p1[8 : 3];
        aptr_21_reg_2058[8 : 3] <= tmp_289_cast_fu_1134_p1[8 : 3];
        p_sum5_cast4_reg_2052[5 : 3] <= p_sum5_cast4_fu_1116_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        aptr_17_reg_2035[8 : 3] <= tmp_220_fu_1071_p1[8 : 3];
        aptr_23_reg_2041[8 : 3] <= tmp_229_fu_1088_p1[8 : 3];
        p_sum1_reg_2030[5 : 3] <= p_sum1_fu_1059_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & (ap_const_lv1_0 == exitcond23_fu_1017_p2))) begin
        aptr_19_reg_2024[8 : 3] <= tmp_224_fu_1054_p1[8 : 3];
        p_sum5_reg_2019[5 : 3] <= p_sum5_fu_1041_p2[5 : 3];
        tmp_221_reg_2008 <= tmp_221_fu_1029_p1;
        tmp_98_reg_2013[5 : 3] <= tmp_98_fu_1033_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        aptr_7_load_reg_1744 <= x_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        b0_1_reg_1962 <= b0_1_fu_878_p2;
        b1_1_reg_1968 <= b1_1_fu_882_p2;
        tmp_93_reg_1974 <= tmp_93_fu_900_p2;
        tmp_95_reg_1979 <= tmp_95_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        c2_1_reg_1984 <= {{grp_fu_844_p2[ap_const_lv32_28 : ap_const_lv32_9]}};
        tmp_97_reg_1990 <= tmp_97_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        i_27_reg_2003 <= i_27_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_29_reg_1698 <= i_29_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        p_rec_reg_2315 <= p_rec_fu_1585_p2;
        y_addr33_reg_2306 <= tmp_293_cast_fu_1574_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_400_p2 == ap_const_lv1_0))) begin
        p_sum2_reg_1703 <= p_sum2_fu_412_p2;
        p_sum7_cast1_reg_1714 <= p_sum7_cast1_fu_423_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_sum4_cast1_reg_1734 <= p_sum4_cast1_fu_447_p1;
        p_sum9_reg_1724 <= p_sum9_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_sum_cast1_reg_1796[3 : 0] <= p_sum_cast1_fu_568_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        p_sum_reg_1749[3 : 0] <= p_sum_fu_461_p3[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6))) begin
        reg_370 <= x_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        reg_374 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        tmp_100_reg_2146 <= grp_fu_1210_p2;
        tmp_102_reg_2151 <= grp_fu_1219_p2;
        tmp_103_reg_2156 <= grp_fu_1229_p2;
        tmp_105_reg_2161 <= grp_fu_1235_p2;
        tmp_106_reg_2166 <= grp_fu_1241_p2;
        tmp_108_reg_2171 <= grp_fu_1247_p2;
        tmp_109_reg_2176 <= grp_fu_1253_p2;
        tmp_113_reg_2186 <= tmp_113_fu_1306_p2;
        tmp_99_reg_2141 <= grp_fu_1198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        tmp_129_reg_2268 <= tmp_129_fu_1495_p2;
        tmp_132_reg_2273 <= tmp_132_fu_1500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        tmp_130_reg_2296 <= tmp_130_fu_1555_p2;
        tmp_131_reg_2301 <= tmp_131_fu_1560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        tmp_230_reg_2320 <= y_q0[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        tmp_231_reg_2325 <= tmp_133_fu_1606_p2[ap_const_lv32_1F];
        tmp_232_reg_2330 <= {{p_neg_fu_1620_p2[ap_const_lv32_1F : ap_const_lv32_4]}};
        tmp_233_reg_2335 <= {{tmp_133_fu_1606_p2[ap_const_lv32_1F : ap_const_lv32_4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_255_cast_reg_1686[8 : 6] <= tmp_255_cast_fu_396_p1[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp_64_reg_1816 <= grp_fu_513_p2;
        tmp_67_reg_1821 <= grp_fu_523_p2;
        tmp_68_reg_1826 <= grp_fu_533_p2;
        tmp_70_reg_1831 <= grp_fu_539_p2;
        tmp_71_reg_1836 <= grp_fu_545_p2;
        tmp_73_reg_1841 <= grp_fu_551_p2;
        tmp_74_reg_1846 <= grp_fu_557_p2;
        tmp_s_reg_1811 <= grp_fu_499_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_80_reg_1907 <= grp_fu_669_p2;
        tmp_81_reg_1912 <= grp_fu_679_p2;
        tmp_83_reg_1917 <= grp_fu_685_p2;
        tmp_84_reg_1922 <= grp_fu_691_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_88_reg_1902 <= tmp_88_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        tmp_96_reg_1995 <= tmp_96_fu_991_p2;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st30_fsm_29 or exitcond1_fu_1579_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) & ~(ap_const_lv1_0 == exitcond1_fu_1579_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st30_fsm_29 or exitcond1_fu_1579_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) & ~(ap_const_lv1_0 == exitcond1_fu_1579_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_277) begin
    if (ap_sig_bdd_277) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_292) begin
    if (ap_sig_bdd_292) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_311) begin
    if (ap_sig_bdd_311) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_326) begin
    if (ap_sig_bdd_326) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_337) begin
    if (ap_sig_bdd_337) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_593) begin
    if (ap_sig_bdd_593) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_541) begin
    if (ap_sig_bdd_541) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_346) begin
    if (ap_sig_bdd_346) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_126) begin
    if (ap_sig_bdd_126) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_149) begin
    if (ap_sig_bdd_149) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_51) begin
    if (ap_sig_bdd_51) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_379) begin
    if (ap_sig_bdd_379) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_133) begin
    if (ap_sig_bdd_133) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_156) begin
    if (ap_sig_bdd_156) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_410) begin
    if (ap_sig_bdd_410) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_437) begin
    if (ap_sig_bdd_437) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_460) begin
    if (ap_sig_bdd_460) begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_479) begin
    if (ap_sig_bdd_479) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_490) begin
    if (ap_sig_bdd_490) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_503) begin
    if (ap_sig_bdd_503) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_550) begin
    if (ap_sig_bdd_550) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_173) begin
    if (ap_sig_bdd_173) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_514) begin
    if (ap_sig_bdd_514) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_140) begin
    if (ap_sig_bdd_140) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_527) begin
    if (ap_sig_bdd_527) begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_561) begin
    if (ap_sig_bdd_561) begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_85) begin
    if (ap_sig_bdd_85) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_117) begin
    if (ap_sig_bdd_117) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_203) begin
    if (ap_sig_bdd_203) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_92) begin
    if (ap_sig_bdd_92) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_108) begin
    if (ap_sig_bdd_108) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_100) begin
    if (ap_sig_bdd_100) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_262) begin
    if (ap_sig_bdd_262) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4 or p_sum2_cast_fu_418_p1 or p_sum9_cast_fu_442_p1 or p_sum3_cast_fu_469_p1 or p_sum_cast_fu_571_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        x_address0 = p_sum_cast_fu_571_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        x_address0 = p_sum3_cast_fu_469_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        x_address0 = p_sum9_cast_fu_442_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_address0 = p_sum2_cast_fu_418_p1;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st2_fsm_1 or p_sum7_cast_fu_427_p1 or p_sum4_cast_fu_450_p1 or tmp_fu_563_p1 or p_sum8_cast_fu_584_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        x_address1 = p_sum8_cast_fu_584_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        x_address1 = tmp_fu_563_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        x_address1 = p_sum4_cast_fu_450_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_address1 = p_sum7_cast_fu_427_p1;
    end else begin
        x_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        x_ce0 = ap_const_logic_1;
    end else begin
        x_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        x_ce1 = ap_const_logic_1;
    end else begin
        x_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st17_fsm_16 or aptr_17_reg_2035 or aptr_21_reg_2058 or aptr_16_reg_2069 or ap_sig_cseq_ST_st20_fsm_19 or aptr_20_reg_2080 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st29_fsm_28 or tmp_205_fu_859_p1 or tmp_201_fu_925_p1 or tmp_203_fu_970_p1 or tmp_213_fu_1001_p1 or ap_sig_cseq_ST_st15_fsm_14 or tmp_224_fu_1054_p1 or tmp_229_fu_1088_p1 or tmp_289_cast_fu_1134_p1 or tmp_290_cast_fu_1185_p1 or tmp_293_cast_fu_1574_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        y_address0 = aptr_21_reg_2058;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        y_address0 = aptr_17_reg_2035;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        y_address0 = aptr_20_reg_2080;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        y_address0 = aptr_16_reg_2069;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        y_address0 = tmp_213_fu_1001_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        y_address0 = tmp_203_fu_970_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        y_address0 = tmp_201_fu_925_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        y_address0 = tmp_205_fu_859_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        y_address0 = tmp_293_cast_fu_1574_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        y_address0 = tmp_290_cast_fu_1185_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        y_address0 = tmp_289_cast_fu_1134_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        y_address0 = tmp_229_fu_1088_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        y_address0 = tmp_224_fu_1054_p1;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or aptr_19_reg_2024 or aptr_23_reg_2041 or aptr_18_reg_2047 or ap_sig_cseq_ST_st20_fsm_19 or aptr_20_reg_2080 or aptr_22_reg_2086 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or y_addr33_reg_2306 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st33_fsm_32 or tmp_209_fu_873_p1 or tmp_207_fu_938_p1 or tmp_211_fu_981_p1 or tmp_215_fu_1012_p1 or tmp_220_fu_1071_p1 or tmp_285_cast_fu_1111_p1 or tmp_218_fu_1147_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        y_address1 = y_addr33_reg_2306;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        y_address1 = aptr_22_reg_2086;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        y_address1 = aptr_18_reg_2047;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        y_address1 = aptr_23_reg_2041;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        y_address1 = aptr_19_reg_2024;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        y_address1 = tmp_215_fu_1012_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        y_address1 = tmp_211_fu_981_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        y_address1 = tmp_207_fu_938_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        y_address1 = tmp_209_fu_873_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        y_address1 = aptr_20_reg_2080;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        y_address1 = tmp_218_fu_1147_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        y_address1 = tmp_285_cast_fu_1111_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        y_address1 = tmp_220_fu_1071_p1;
    end else begin
        y_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st15_fsm_14) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        y_ce0 = ap_const_logic_1;
    end else begin
        y_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st33_fsm_32) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32))) begin
        y_ce1 = ap_const_logic_1;
    end else begin
        y_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or tmp_96_reg_1995 or ap_sig_cseq_ST_st14_fsm_13 or tmp_129_reg_2268 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or tmp_130_reg_2296 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st15_fsm_14 or tmp_92_fu_894_p2 or tmp_90_fu_953_p2 or tmp_91_fu_986_p2 or tmp_125_fu_1483_p2 or tmp_126_fu_1543_p2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        y_d0 = tmp_130_reg_2296;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        y_d0 = tmp_126_fu_1543_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        y_d0 = tmp_129_reg_2268;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        y_d0 = tmp_125_fu_1483_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        y_d0 = tmp_96_reg_1995;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        y_d0 = tmp_91_fu_986_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        y_d0 = tmp_90_fu_953_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        y_d0 = tmp_92_fu_894_p2;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st12_fsm_11 or tmp_93_reg_1974 or tmp_95_reg_1979 or ap_sig_cseq_ST_st13_fsm_12 or tmp_97_reg_1990 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st26_fsm_25 or tmp_132_reg_2273 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or tmp_131_reg_2301 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st33_fsm_32 or tmp_94_fu_905_p2 or tmp_128_fu_1489_p2 or tmp_127_fu_1549_p2 or tmp_215_cast_fu_1665_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        y_d1 = tmp_215_cast_fu_1665_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        y_d1 = tmp_131_reg_2301;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        y_d1 = tmp_127_fu_1549_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        y_d1 = tmp_132_reg_2273;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        y_d1 = tmp_128_fu_1489_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        y_d1 = tmp_97_reg_1990;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        y_d1 = tmp_95_reg_1979;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        y_d1 = tmp_93_reg_1974;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        y_d1 = tmp_94_fu_905_p2;
    end else begin
        y_d1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st15_fsm_14) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        y_we0 = ap_const_logic_1;
    end else begin
        y_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st33_fsm_32) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32))) begin
        y_we1 = ap_const_logic_1;
    end else begin
        y_we1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_fu_400_p2 or exitcond23_fu_1017_p2 or exitcond1_fu_1579_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond_fu_400_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st17_fsm_16 : 
        begin
            if (~(ap_const_lv1_0 == exitcond23_fu_1017_p2)) begin
                ap_NS_fsm = ap_ST_st30_fsm_29;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st30_fsm_29 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_1579_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st31_fsm_30;
            end
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign a0_6_fu_697_p2 = (c1_fu_623_p4 + c0_fu_609_p4);

assign a0_7_fu_1376_p2 = (c1_2_fu_1334_p4 + c0_2_fu_1320_p4);

assign a0_fu_455_p2 = reg_365 << ap_const_lv32_2;

assign a1_2_fu_703_p2 = (c0_fu_609_p4 - c1_fu_623_p4);

assign a1_5_fu_1382_p2 = (c0_2_fu_1320_p4 - c1_2_fu_1334_p4);

assign a1_fu_474_p2 = reg_370 << ap_const_lv32_2;

assign a2_2_fu_709_p2 = (c3_fu_655_p4 - c2_fu_637_p4);

assign a2_5_fu_1388_p2 = (c3_2_fu_1366_p4 - c2_2_fu_1348_p4);

assign a2_fu_480_p2 = reg_374 << ap_const_lv32_2;

assign a3_6_fu_715_p2 = (c2_fu_637_p4 + c3_fu_655_p4);

assign a3_7_fu_1394_p2 = (c2_2_fu_1348_p4 + c3_2_fu_1366_p4);

assign a3_fu_486_p2 = aptr_7_load_reg_1744 << ap_const_lv32_2;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_100 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_108 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_117 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_126 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_133 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_140 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_149 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_156 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_173 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_203 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_262 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_277 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_292 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_311 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_326 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_337 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_346 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_379 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_410 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_437 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_460 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_479 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_490 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_503 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_51 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_514 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_527 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_541 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_550 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_561 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_593 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_85 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_92 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

assign aptr_0_rec_cast_cast_fu_1565_p1 = aptr_0_rec_reg_354;

assign b0_1_fu_878_p2 = (a0_1_reg_1927 + a3_1_reg_1945);

assign b0_3_fu_1475_p2 = (a0_4_reg_2235 + a3_4_reg_2252);

assign b0_fu_721_p2 = reg_370 << ap_const_lv32_2;

assign b1_1_fu_882_p2 = (a1_1_reg_1933 + a2_1_reg_1939);

assign b1_3_fu_1535_p2 = (a1_4_reg_2278 + a2_4_reg_2246);

assign b1_fu_727_p2 = reg_365 << ap_const_lv32_2;

assign b2_1_fu_886_p2 = (a1_1_reg_1933 - a2_1_reg_1939);

assign b2_3_fu_1539_p2 = (a1_4_reg_2278 - a2_4_reg_2246);

assign b2_fu_589_p2 = reg_365 << ap_const_lv32_2;

assign b3_1_fu_890_p2 = (a0_1_reg_1927 - a3_1_reg_1945);

assign b3_3_fu_1479_p2 = (a0_4_reg_2235 - a3_4_reg_2252);

assign b3_fu_595_p2 = reg_374 << ap_const_lv32_2;

assign c0_2_fu_1320_p4 = {{tmp_101_fu_1315_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c0_fu_609_p4 = {{tmp_65_fu_604_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c1_2_fu_1334_p4 = {{tmp_104_fu_1330_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c1_fu_623_p4 = {{tmp_69_fu_619_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c2_2_fu_1348_p4 = {{tmp_107_fu_1344_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c2_fu_637_p4 = {{tmp_72_fu_633_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c3_2_fu_1366_p4 = {{tmp_110_fu_1361_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign c3_fu_655_p4 = {{tmp_75_fu_650_p2[ap_const_lv32_28 : ap_const_lv32_9]}};

assign exitcond1_fu_1579_p2 = (aptr_0_rec_reg_354 == ap_const_lv7_40? 1'b1: 1'b0);

assign exitcond23_fu_1017_p2 = (i_1_reg_343 == ap_const_lv4_8? 1'b1: 1'b0);

assign exitcond_fu_400_p2 = (i_reg_331 == ap_const_lv4_8? 1'b1: 1'b0);

assign grp_fu_1198_ce = ap_const_logic_1;

assign grp_fu_1198_p0 = ap_const_lv40_64;

assign grp_fu_1210_ce = ap_const_logic_1;

assign grp_fu_1210_p0 = ap_const_lv41_1FFFFFFFE0A;

assign grp_fu_1219_ce = ap_const_logic_1;

assign grp_fu_1219_p0 = ap_const_lv41_1AA;

assign grp_fu_1219_p1 = tmp_165_cast_fu_1216_p1;

assign grp_fu_1229_ce = ap_const_logic_1;

assign grp_fu_1229_p0 = ap_const_lv41_1FFFFFFFEE4;

assign grp_fu_1229_p1 = tmp_167_cast_fu_1225_p1;

assign grp_fu_1235_ce = ap_const_logic_1;

assign grp_fu_1235_p0 = ap_const_lv41_1AA;

assign grp_fu_1235_p1 = tmp_167_cast_fu_1225_p1;

assign grp_fu_1241_ce = ap_const_logic_1;

assign grp_fu_1241_p0 = ap_const_lv41_11C;

assign grp_fu_1241_p1 = tmp_165_cast_fu_1216_p1;

assign grp_fu_1247_ce = ap_const_logic_1;

assign grp_fu_1247_p0 = ap_const_lv41_1F6;

assign grp_fu_1253_ce = ap_const_logic_1;

assign grp_fu_1253_p0 = ap_const_lv40_64;

assign grp_fu_1262_ce = ap_const_logic_1;

assign grp_fu_1262_p0 = ap_const_lv41_C4;

assign grp_fu_1262_p1 = tmp_187_cast_fu_1259_p1;

assign grp_fu_1272_ce = ap_const_logic_1;

assign grp_fu_1272_p0 = ap_const_lv41_1FFFFFFFE27;

assign grp_fu_1272_p1 = tmp_189_cast_fu_1268_p1;

assign grp_fu_1278_ce = ap_const_logic_1;

assign grp_fu_1278_p0 = ap_const_lv41_1D9;

assign grp_fu_1278_p1 = tmp_187_cast_fu_1259_p1;

assign grp_fu_1284_ce = ap_const_logic_1;

assign grp_fu_1284_p0 = ap_const_lv41_C4;

assign grp_fu_1284_p1 = tmp_189_cast_fu_1268_p1;

assign grp_fu_1300_ce = ap_const_logic_1;

assign grp_fu_1300_p0 = ap_const_lv41_16A;

assign grp_fu_1413_ce = ap_const_logic_1;

assign grp_fu_1413_p0 = ap_const_lv41_16A;

assign grp_fu_1455_ce = ap_const_logic_1;

assign grp_fu_1455_p0 = ap_const_lv41_16A;

assign grp_fu_1469_ce = ap_const_logic_1;

assign grp_fu_1469_p0 = ap_const_lv41_16A;

assign grp_fu_499_ce = ap_const_logic_1;

assign grp_fu_499_p0 = ap_const_lv40_64;

assign grp_fu_513_ce = ap_const_logic_1;

assign grp_fu_513_p0 = ap_const_lv41_1FFFFFFFE0A;

assign grp_fu_523_ce = ap_const_logic_1;

assign grp_fu_523_p0 = ap_const_lv41_1AA;

assign grp_fu_523_p1 = tmp_109_cast_fu_519_p1;

assign grp_fu_533_ce = ap_const_logic_1;

assign grp_fu_533_p0 = ap_const_lv41_1FFFFFFFEE4;

assign grp_fu_533_p1 = tmp_111_cast_fu_529_p1;

assign grp_fu_539_ce = ap_const_logic_1;

assign grp_fu_539_p0 = ap_const_lv41_1AA;

assign grp_fu_539_p1 = tmp_111_cast_fu_529_p1;

assign grp_fu_545_ce = ap_const_logic_1;

assign grp_fu_545_p0 = ap_const_lv41_11C;

assign grp_fu_545_p1 = tmp_109_cast_fu_519_p1;

assign grp_fu_551_ce = ap_const_logic_1;

assign grp_fu_551_p0 = ap_const_lv41_1F6;

assign grp_fu_557_ce = ap_const_logic_1;

assign grp_fu_557_p0 = ap_const_lv40_64;

assign grp_fu_669_ce = ap_const_logic_1;

assign grp_fu_669_p0 = ap_const_lv41_C4;

assign grp_fu_669_p1 = tmp_131_cast_fu_665_p1;

assign grp_fu_679_ce = ap_const_logic_1;

assign grp_fu_679_p0 = ap_const_lv41_1FFFFFFFE27;

assign grp_fu_679_p1 = tmp_133_cast_fu_675_p1;

assign grp_fu_685_ce = ap_const_logic_1;

assign grp_fu_685_p0 = ap_const_lv41_1D9;

assign grp_fu_685_p1 = tmp_131_cast_fu_665_p1;

assign grp_fu_691_ce = ap_const_logic_1;

assign grp_fu_691_p0 = ap_const_lv41_C4;

assign grp_fu_691_p1 = tmp_133_cast_fu_675_p1;

assign grp_fu_743_ce = ap_const_logic_1;

assign grp_fu_743_p0 = ap_const_lv41_16A;

assign grp_fu_759_ce = ap_const_logic_1;

assign grp_fu_759_p0 = ap_const_lv41_16A;

assign grp_fu_773_ce = ap_const_logic_1;

assign grp_fu_773_p0 = ap_const_lv41_16A;

assign grp_fu_844_ce = ap_const_logic_1;

assign grp_fu_844_p0 = ap_const_lv41_16A;

assign i_27_fu_1023_p2 = (i_1_reg_343 + ap_const_lv4_1);

assign i_29_fu_406_p2 = (i_reg_331 + ap_const_lv4_1);

assign p_lshr_cast_fu_1646_p1 = tmp_232_reg_2330;

assign p_lshr_f_cast_fu_1655_p1 = tmp_233_reg_2335;

assign p_neg_fu_1620_p2 = (ap_const_lv32_0 - tmp_133_fu_1606_p2);

assign p_neg_t_fu_1649_p2 = (ap_const_lv29_0 - p_lshr_cast_fu_1646_p1);

assign p_rec_fu_1585_p2 = (aptr_0_rec_reg_354 + ap_const_lv7_1);

assign p_sum1_cast5_fu_1093_p1 = p_sum1_reg_2030;

assign p_sum1_fu_1059_p2 = (tmp_98_reg_2013 | ap_const_lv6_1);

assign p_sum2_cast_fu_418_p1 = p_sum2_fu_412_p2;

assign p_sum2_fu_412_p2 = (i_reg_331 ^ ap_const_lv4_8);

assign p_sum3_cast_fu_469_p1 = p_sum_fu_461_p3;

assign p_sum4_cast1_fu_447_p1 = $signed(p_sum2_reg_1703);

assign p_sum4_cast_fu_450_p1 = $unsigned(p_sum4_cast1_fu_447_p1);

assign p_sum5_cast4_fu_1116_p1 = p_sum5_reg_2019;

assign p_sum5_fu_1041_p2 = (tmp_98_fu_1033_p3 | ap_const_lv6_3);

assign p_sum6_fu_1076_p2 = (tmp_98_reg_2013 | ap_const_lv6_7);

assign p_sum7_cast1_fu_423_p1 = $signed(p_sum2_fu_412_p2);

assign p_sum7_cast_fu_427_p1 = $unsigned(p_sum7_cast1_fu_423_p1);

assign p_sum8_cast_fu_584_p1 = p_sum8_fu_576_p3;

assign p_sum8_fu_576_p3 = {{ap_const_lv2_2}, {i_reg_331}};

assign p_sum9_cast_fu_442_p1 = p_sum9_fu_436_p2;

assign p_sum9_fu_436_p2 = ($signed(ap_const_lv6_28) + $signed(tmp_cast_fu_432_p1));

assign p_sum_cast1_fu_568_p1 = $signed(p_sum_reg_1749);

assign p_sum_cast_fu_571_p1 = $unsigned(p_sum_cast1_fu_568_p1);

assign p_sum_fu_461_p3 = {{ap_const_lv1_1}, {i_reg_331}};

assign sum12_cast_cast_fu_1157_p1 = sum12_fu_1152_p2;

assign sum12_fu_1152_p2 = (ap_const_lv7_1 + p_sum5_cast4_reg_2052);

assign sum13_cast_cast_fu_1125_p1 = sum13_fu_1119_p2;

assign sum13_fu_1119_p2 = (ap_const_lv7_2 + p_sum5_cast4_fu_1116_p1);

assign sum14_cast_cast_fu_1176_p1 = sum14_fu_1171_p2;

assign sum14_fu_1171_p2 = (ap_const_lv7_3 + p_sum5_cast4_reg_2052);

assign sum_cast_cast_fu_1102_p1 = sum_fu_1096_p2;

assign sum_fu_1096_p2 = (ap_const_lv7_1 + p_sum1_cast5_fu_1093_p1);

assign tmp_101_fu_1315_p2 = ($signed(tmp_160_cast_fu_1312_p1) + $signed(tmp_100_reg_2146));

assign tmp_104_cast_fu_601_p1 = $signed(tmp_s_reg_1811);

assign tmp_104_fu_1330_p2 = (tmp_103_reg_2156 + tmp_102_reg_2151);

assign tmp_107_fu_1344_p2 = (tmp_105_reg_2161 + tmp_106_reg_2166);

assign tmp_109_cast_fu_519_p1 = $signed(a2_fu_480_p2);

assign tmp_110_fu_1361_p2 = ($signed(tmp_108_reg_2171) + $signed(tmp_176_cast_fu_1358_p1));

assign tmp_111_cast_fu_529_p1 = $signed(a1_fu_474_p2);

assign tmp_111_fu_1290_p2 = ($signed(reg_378) + $signed(reg_383));

assign tmp_113_fu_1306_p2 = ($signed(reg_378) - $signed(reg_383));

assign tmp_117_fu_1419_p2 = (tmp_115_reg_2191 + tmp_116_reg_2196);

assign tmp_120_cast_fu_647_p1 = $signed(tmp_74_reg_1846);

assign tmp_120_fu_1433_p2 = (tmp_118_reg_2201 + tmp_119_reg_2206);

assign tmp_121_fu_1447_p2 = (a2_5_reg_2223 - a1_5_reg_2217);

assign tmp_123_fu_1461_p2 = (a1_5_reg_2217 + a2_5_reg_2223);

assign tmp_125_fu_1483_p2 = (b0_3_fu_1475_p2 + a3_7_reg_2229);

assign tmp_126_fu_1543_p2 = (b1_3_fu_1535_p2 + c2_3_reg_2290);

assign tmp_127_fu_1549_p2 = (b2_3_fu_1539_p2 + c1_3_reg_2284);

assign tmp_128_fu_1489_p2 = (b3_3_fu_1479_p2 + a0_7_reg_2211);

assign tmp_129_fu_1495_p2 = (b3_3_fu_1479_p2 - a0_7_reg_2211);

assign tmp_130_fu_1555_p2 = (b2_3_fu_1539_p2 - c1_3_reg_2284);

assign tmp_131_cast_fu_665_p1 = $signed(b2_fu_589_p2);

assign tmp_131_fu_1560_p2 = (b1_3_fu_1535_p2 - c2_3_reg_2290);

assign tmp_132_fu_1500_p2 = (b0_3_fu_1475_p2 - a3_7_reg_2229);

assign tmp_133_cast_fu_675_p1 = $signed(b3_fu_595_p2);

assign tmp_133_fu_1606_p2 = (tmp_213_cast_cast_fu_1599_p3 + reg_378);

assign tmp_134_fu_1658_p3 = ((tmp_231_reg_2325[0:0] === 1'b1) ? p_neg_t_fu_1649_p2 : p_lshr_f_cast_fu_1655_p1);

assign tmp_160_cast_fu_1312_p1 = $signed(tmp_99_reg_2141);

assign tmp_165_cast_fu_1216_p1 = $signed(a2_3_reg_2092);

assign tmp_167_cast_fu_1225_p1 = $signed(reg_378);

assign tmp_176_cast_fu_1358_p1 = $signed(tmp_109_reg_2176);

assign tmp_187_cast_fu_1259_p1 = $signed(b2_2_reg_2075);

assign tmp_189_cast_fu_1268_p1 = reg_383;

assign tmp_199_fu_388_p3 = {{out_buf_offset}, {ap_const_lv6_0}};

assign tmp_200_fu_916_p4 = {{{out_buf_offset}, {ap_const_lv2_0}}, {i_reg_331}};

assign tmp_201_fu_925_p1 = tmp_200_fu_916_p4;

assign tmp_202_fu_962_p4 = {{{out_buf_offset}, {ap_const_lv2_0}}, {p_sum2_reg_1703}};

assign tmp_203_fu_970_p1 = tmp_202_fu_962_p4;

assign tmp_204_fu_850_p4 = {{{out_buf_offset}, {ap_const_lv2_1}}, {i_reg_331}};

assign tmp_205_fu_859_p1 = tmp_204_fu_850_p4;

assign tmp_206_fu_930_p4 = {{{out_buf_offset}, {ap_const_lv1_0}}, {p_sum7_cast1_reg_1714}};

assign tmp_207_fu_938_p1 = tmp_206_fu_930_p4;

assign tmp_208_fu_864_p4 = {{{out_buf_offset}, {ap_const_lv2_2}}, {i_reg_331}};

assign tmp_209_fu_873_p1 = tmp_208_fu_864_p4;

assign tmp_210_fu_975_p3 = {{out_buf_offset}, {p_sum9_reg_1724}};

assign tmp_211_fu_981_p1 = tmp_210_fu_975_p3;

assign tmp_212_fu_995_p3 = {{out_buf_offset}, {p_sum_cast1_reg_1796}};

assign tmp_213_cast_cast_fu_1599_p3 = ((tmp_230_reg_2320[0:0] === 1'b1) ? ap_const_lv32_FFFFFFF8 : ap_const_lv32_8);

assign tmp_213_fu_1001_p1 = tmp_212_fu_995_p3;

assign tmp_214_fu_1006_p3 = {{out_buf_offset}, {p_sum4_cast1_reg_1734}};

assign tmp_215_cast_fu_1665_p1 = $signed(tmp_134_fu_1658_p3);

assign tmp_215_fu_1012_p1 = tmp_214_fu_1006_p3;

assign tmp_216_fu_1569_p2 = (tmp_255_cast_reg_1686 + aptr_0_rec_cast_cast_fu_1565_p1);

assign tmp_217_fu_1139_p4 = {{{out_buf_offset}, {tmp_221_reg_2008}}, {ap_const_lv3_0}};

assign tmp_218_fu_1147_p1 = tmp_217_fu_1139_p4;

assign tmp_219_fu_1064_p3 = {{out_buf_offset}, {p_sum1_fu_1059_p2}};

assign tmp_220_fu_1071_p1 = tmp_219_fu_1064_p3;

assign tmp_221_fu_1029_p1 = i_1_reg_343[2:0];

assign tmp_222_fu_1106_p2 = (sum_cast_cast_fu_1102_p1 + tmp_255_cast_reg_1686);

assign tmp_223_fu_1047_p3 = {{out_buf_offset}, {p_sum5_fu_1041_p2}};

assign tmp_224_fu_1054_p1 = tmp_223_fu_1047_p3;

assign tmp_225_fu_1161_p2 = (sum12_cast_cast_fu_1157_p1 + tmp_255_cast_reg_1686);

assign tmp_226_fu_1129_p2 = (sum13_cast_cast_fu_1125_p1 + tmp_255_cast_reg_1686);

assign tmp_227_fu_1180_p2 = (sum14_cast_cast_fu_1176_p1 + tmp_255_cast_reg_1686);

assign tmp_228_fu_1081_p3 = {{out_buf_offset}, {p_sum6_fu_1076_p2}};

assign tmp_229_fu_1088_p1 = tmp_228_fu_1081_p3;

assign tmp_255_cast_fu_396_p1 = tmp_199_fu_388_p3;

assign tmp_285_cast_fu_1111_p1 = tmp_222_fu_1106_p2;

assign tmp_288_cast_fu_1166_p1 = tmp_225_fu_1161_p2;

assign tmp_289_cast_fu_1134_p1 = tmp_226_fu_1129_p2;

assign tmp_290_cast_fu_1185_p1 = tmp_227_fu_1180_p2;

assign tmp_293_cast_fu_1574_p1 = tmp_216_fu_1569_p2;

assign tmp_65_fu_604_p2 = ($signed(tmp_104_cast_fu_601_p1) + $signed(tmp_64_reg_1816));

assign tmp_69_fu_619_p2 = (tmp_68_reg_1826 + tmp_67_reg_1821);

assign tmp_72_fu_633_p2 = (tmp_70_reg_1831 + tmp_71_reg_1836);

assign tmp_75_fu_650_p2 = ($signed(tmp_73_reg_1841) + $signed(tmp_120_cast_fu_647_p1));

assign tmp_76_fu_733_p2 = (b0_fu_721_p2 + b1_fu_727_p2);

assign tmp_78_fu_749_p2 = (b0_fu_721_p2 - b1_fu_727_p2);

assign tmp_82_fu_803_p2 = (tmp_80_reg_1907 + tmp_81_reg_1912);

assign tmp_85_fu_817_p2 = (tmp_83_reg_1917 + tmp_84_reg_1922);

assign tmp_86_fu_765_p2 = (a2_2_reg_1875 - a1_2_reg_1869);

assign tmp_88_fu_779_p2 = (a1_2_reg_1869 + a2_2_reg_1875);

assign tmp_90_fu_953_p2 = (b0_1_reg_1962 + a3_6_reg_1881);

assign tmp_91_fu_986_p2 = (b1_1_reg_1968 + c2_1_reg_1984);

assign tmp_92_fu_894_p2 = (b2_1_fu_886_p2 + c1_1_reg_1951);

assign tmp_93_fu_900_p2 = (b3_1_fu_890_p2 + a0_6_reg_1863);

assign tmp_94_fu_905_p2 = (b3_1_fu_890_p2 - a0_6_reg_1863);

assign tmp_95_fu_911_p2 = (b2_1_fu_886_p2 - c1_1_reg_1951);

assign tmp_96_fu_991_p2 = (b1_1_reg_1968 - c2_1_reg_1984);

assign tmp_97_fu_958_p2 = (b0_1_reg_1962 - a3_6_reg_1881);

assign tmp_98_fu_1033_p3 = {{tmp_221_fu_1029_p1}, {ap_const_lv3_0}};

assign tmp_cast_fu_432_p1 = i_reg_331;

assign tmp_fu_563_p1 = i_reg_331;
always @ (posedge ap_clk) begin
    tmp_255_cast_reg_1686[5:0] <= 6'b000000;
    tmp_255_cast_reg_1686[9] <= 1'b0;
    p_sum_reg_1749[4] <= 1'b1;
    p_sum_cast1_reg_1796[5:4] <= 2'b11;
    tmp_98_reg_2013[2:0] <= 3'b000;
    p_sum5_reg_2019[2:0] <= 3'b011;
    aptr_19_reg_2024[2:0] <= 3'b011;
    p_sum1_reg_2030[2:0] <= 3'b001;
    aptr_17_reg_2035[2:0] <= 3'b001;
    aptr_23_reg_2041[2:0] <= 3'b111;
    aptr_18_reg_2047[2:0] <= 3'b010;
    p_sum5_cast4_reg_2052[2:0] <= 3'b011;
    p_sum5_cast4_reg_2052[6] <= 1'b0;
    aptr_21_reg_2058[2:0] <= 3'b101;
    aptr_16_reg_2069[2:0] <= 3'b000;
    aptr_20_reg_2080[2:0] <= 3'b100;
    aptr_22_reg_2086[2:0] <= 3'b110;
end



endmodule //decode_start_ChenIDct

