# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Final_Project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../Final_Project.srcs/sources_1/bd/design_1/ipshared/85a3" \
"design_1_wrapper_time_impl.v" \

# Do not sort compile order
nosort
