##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSYNC_IN(0)_PAD
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CSYNC_IN(0)_PAD  | Frequency: 81.01 MHz  | Target: 100.00 MHz  | 
Clock: Clock_1          | Frequency: 60.37 MHz  | Target: 1.00 MHz    | 
Clock: Clock_2          | Frequency: 45.70 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK        | Frequency: 58.31 MHz  | Target: 24.00 MHz   | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz   | 
Clock: UART_IntClock    | Frequency: 49.69 MHz  | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSYNC_IN(0)_PAD  CSYNC_IN(0)_PAD  10000            -2344       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          1e+006           983435      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          41666.7          19784       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          24516       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1063207     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
HE(0)_PAD        22416         Clock_1:R          
VSYNC_IN(0)_PAD  3762          CSYNC_IN(0)_PAD:R  


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
DEBUG_2(0)_PAD  33905         Clock_2:R          
DEBUG_3(0)_PAD  32165         Clock_2:R          
DEBUG_4(0)_PAD  32510         CyBUS_CLK:R        
DEBUG_4(0)_PAD  26286         Clock_2:R          
DEBUG_6(0)_PAD  34256         CSYNC_IN(0)_PAD:R  
DEBUG_6(0)_PAD  34256         CSYNC_IN(0)_PAD:F  
SERVO(0)_PAD    22839         Clock_1:R          
Tx_1(0)_PAD     29653         UART_IntClock:R    
motor(0)_PAD    23215         Clock_1:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
VSYNC_IN(0)_PAD     DEBUG_1(0)_PAD           33800  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CSYNC_IN(0)_PAD
*********************************************
Clock: CSYNC_IN(0)_PAD
Frequency: 81.01 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_5962_3/q
Path End       : Net_5962_7/main_5
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        7029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_7/main_5  macrocell45   5779  21532  -2344  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 60.37 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13435
-------------------------------------   ----- 
End-of-path arrival time (ps)           13435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8488  983435  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   4947  13435  983435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 45.70 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18753
-------------------------------------   ----- 
End-of-path arrival time (ps)           18753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13      9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   5026  18753  19784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.31 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24516p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  24516  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      5906   8039  24516  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  11389  24516  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2292  13681  24516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 49.69 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13936
-------------------------------------   ----- 
End-of-path arrival time (ps)           13936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell25     1250   1250  1063207  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell5      5675   6925  1063207  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350  10275  1063207  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3661  13936  1063207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24516p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  24516  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      5906   8039  24516  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  11389  24516  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2292  13681  24516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18753
-------------------------------------   ----- 
End-of-path arrival time (ps)           18753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13      9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   5026  18753  19784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13435
-------------------------------------   ----- 
End-of-path arrival time (ps)           13435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8488  983435  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   4947  13435  983435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13936
-------------------------------------   ----- 
End-of-path arrival time (ps)           13936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell25     1250   1250  1063207  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell5      5675   6925  1063207  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350  10275  1063207  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3661  13936  1063207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_7/main_5
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        7029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_7/main_5  macrocell45   5779  21532  -2344  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_7/main_5
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        7029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_7/main_5  macrocell45   5779  21532  -2344  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_4/main_2
Capture Clock  : Net_5962_4/clock_0
Path slack     : -2344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        7029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_4/main_2  macrocell48   5779  21532  -2344  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_7/main_8
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        6142
-------------------------------------   ----- 
End-of-path arrival time (ps)           21195
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_7/main_8  macrocell45   4892  21195  -2007  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_4/main_5
Capture Clock  : Net_5962_4/clock_0
Path slack     : -2007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        6142
-------------------------------------   ----- 
End-of-path arrival time (ps)           21195
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_4/main_5  macrocell48   4892  21195  -2007  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_1/main_2
Capture Clock  : Net_5962_1/clock_0
Path slack     : -2007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        6142
-------------------------------------   ----- 
End-of-path arrival time (ps)           21195
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_1/main_2  macrocell51   4892  21195  -2007  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_7/main_3
Capture Clock  : Net_5962_7/clock_0
Path slack     : -964p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        5649
-------------------------------------   ----- 
End-of-path arrival time (ps)           20152
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  15752   -964  RISE       1
Net_5962_7/main_3  macrocell45   4399  20152   -964  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_7/main_6
Capture Clock  : Net_5962_7/clock_0
Path slack     : -545p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        5231
-------------------------------------   ----- 
End-of-path arrival time (ps)           19733
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15752   -545  RISE       1
Net_5962_7/main_6  macrocell45   3981  19733   -545  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_4/main_3
Capture Clock  : Net_5962_4/clock_0
Path slack     : -545p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        5231
-------------------------------------   ----- 
End-of-path arrival time (ps)           19733
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15752   -545  RISE       1
Net_5962_4/main_3  macrocell48   3981  19733   -545  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -272p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4957
-------------------------------------   ----- 
End-of-path arrival time (ps)           19460
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  15752   -272  RISE       1
Net_5962_7/main_2  macrocell45   3707  19460   -272  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_5/main_3
Capture Clock  : Net_5962_5/clock_0
Path slack     : 373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        6117
-------------------------------------   ----- 
End-of-path arrival time (ps)           20620
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_5/main_3  macrocell47   4867  20620    373  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_6/main_6
Capture Clock  : Net_5962_6/clock_0
Path slack     : 413p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        7881
-------------------------------------   ----- 
End-of-path arrival time (ps)           20579
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_6/main_6  macrocell46   6631  20579    413  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_3/main_3
Capture Clock  : Net_5962_3/clock_0
Path slack     : 413p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        7881
-------------------------------------   ----- 
End-of-path arrival time (ps)           20579
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_3/main_3  macrocell49   6631  20579    413  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_5/main_6
Capture Clock  : Net_5962_5/clock_0
Path slack     : 713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        5226
-------------------------------------   ----- 
End-of-path arrival time (ps)           20279
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_5/main_6  macrocell47   3976  20279    713  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_2/main_3
Capture Clock  : Net_5962_2/clock_0
Path slack     : 713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        5226
-------------------------------------   ----- 
End-of-path arrival time (ps)           20279
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_2/main_3  macrocell50   3976  20279    713  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_0/main_1
Capture Clock  : Net_5962_0/clock_0
Path slack     : 856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15053
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21543

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        5634
-------------------------------------   ----- 
End-of-path arrival time (ps)           20687
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_0/main_1  macrocell52   4384  20687    856  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_6/main_7
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        4677
-------------------------------------   ----- 
End-of-path arrival time (ps)           19730
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_6/main_7  macrocell46   3427  19730   1262  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_3/main_4
Capture Clock  : Net_5962_3/clock_0
Path slack     : 1262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      15053
+ Data path delay                        4677
-------------------------------------   ----- 
End-of-path arrival time (ps)           19730
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7665  15053  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16303  -2007  RISE       1
Net_5962_3/main_4  macrocell49   3427  19730   1262  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_6/main_4
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1318p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        5172
-------------------------------------   ----- 
End-of-path arrival time (ps)           19674
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_6/main_4  macrocell46   3922  19674   1318  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_3/main_1
Capture Clock  : Net_5962_3/clock_0
Path slack     : 1318p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        5172
-------------------------------------   ----- 
End-of-path arrival time (ps)           19674
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15752  -2344  RISE       1
Net_5962_3/main_1  macrocell49   3922  19674   1318  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_6/main_2
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        5159
-------------------------------------   ----- 
End-of-path arrival time (ps)           19661
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  15752   -964  RISE       1
Net_5962_6/main_2  macrocell46   3909  19661   1331  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_6/main_1
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4786
-------------------------------------   ----- 
End-of-path arrival time (ps)           19288
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  15752   -272  RISE       1
Net_5962_6/main_1  macrocell46   3536  19288   1704  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_5/main_1
Capture Clock  : Net_5962_5/clock_0
Path slack     : 1756p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4734
-------------------------------------   ----- 
End-of-path arrival time (ps)           19236
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  15752   -964  RISE       1
Net_5962_5/main_1  macrocell47   3484  19236   1756  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_5/main_4
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18817
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15752   -545  RISE       1
Net_5962_5/main_4  macrocell47   3064  18817   2176  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_2/main_1
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18817
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15752   -545  RISE       1
Net_5962_2/main_1  macrocell50   3064  18817   2176  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_6/main_5
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18816
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15752   -545  RISE       1
Net_5962_6/main_5  macrocell46   3064  18816   2176  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_3/main_2
Capture Clock  : Net_5962_3/clock_0
Path slack     : 2176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      14502
+ Data path delay                        4314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18816
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15752   -545  RISE       1
Net_5962_3/main_2  macrocell49   3064  18816   2176  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   7114  14502  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_6/main_3
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2206p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        6089
-------------------------------------   ----- 
End-of-path arrival time (ps)           18787
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  13948   2206  RISE       1
Net_5962_6/main_3  macrocell46   4839  18787   2206  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7114  14502  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_5/main_2
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        6020
-------------------------------------   ----- 
End-of-path arrival time (ps)           18718
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  13948   2206  RISE       1
Net_5962_5/main_2  macrocell47   4770  18718   2274  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_7/main_7
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        3882
-------------------------------------   ----- 
End-of-path arrival time (ps)           16580
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_7/main_7  macrocell45   2632  16580   2608  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_4/main_4
Capture Clock  : Net_5962_4/clock_0
Path slack     : 2608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        3882
-------------------------------------   ----- 
End-of-path arrival time (ps)           16580
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_4/main_4  macrocell48   2632  16580   2608  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_1/main_1
Capture Clock  : Net_5962_1/clock_0
Path slack     : 2608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        3882
-------------------------------------   ----- 
End-of-path arrival time (ps)           16580
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_1/main_1  macrocell51   2632  16580   2608  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_7/q
Path End       : Net_5962_7/main_1
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2630p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        3860
-------------------------------------   ----- 
End-of-path arrival time (ps)           16558
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_7/q       macrocell45   1250  13948   2630  RISE       1
Net_5962_7/main_1  macrocell45   2610  16558   2630  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_7/main_4
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2943p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           16245
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  13948   2206  RISE       1
Net_5962_7/main_4  macrocell45   2297  16245   2943  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5310  12698  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_4/main_1
Capture Clock  : Net_5962_4/clock_0
Path slack     : 2943p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             12698
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19188

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           16245
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  13948   2206  RISE       1
Net_5962_4/main_1  macrocell48   2297  16245   2943  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5310  12698  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_5/main_5
Capture Clock  : Net_5962_5/clock_0
Path slack     : 3506p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        4788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17486
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_5/main_5  macrocell47   3538  17486   3506  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7114  14502  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_2/main_2
Capture Clock  : Net_5962_2/clock_0
Path slack     : 3506p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14502
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20992

Launch Clock Arrival Time                       0
+ Clock path delay                      12698
+ Data path delay                        4788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17486
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   5310  12698  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  13948    413  RISE       1
Net_5962_2/main_2  macrocell50   3538  17486   3506  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7114  14502  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18753
-------------------------------------   ----- 
End-of-path arrival time (ps)           18753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13      9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   5026  18753  19784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 20073p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18084
-------------------------------------   ----- 
End-of-path arrival time (ps)           18084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13   9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13   3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell54   4357  18084  20073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20244p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17193
-------------------------------------   ----- 
End-of-path arrival time (ps)           17193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20244  RISE       1
Net_3791/main_6                                 macrocell15      3579   4599  20244  RISE       1
Net_3791/q                                      macrocell15      3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4115  12063  20244  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  17193  20244  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  17193  20244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18209
-------------------------------------   ----- 
End-of-path arrival time (ps)           18209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13      9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   4482  18209  20328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 20865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13   9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13   3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell55   3565  17292  20865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 20865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                  macrocell44   1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0  macrocell13   9127  10377  19784  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q       macrocell13   3350  13727  19784  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_2   macrocell56   3565  17292  20865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 23414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12193
-------------------------------------   ----- 
End-of-path arrival time (ps)           12193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20244  RISE       1
Net_3791/main_6                                 macrocell15      3579   4599  20244  RISE       1
Net_3791/q                                      macrocell15      3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   4244  12193  23414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20244  RISE       1
Net_3791/main_6                                 macrocell15      3579   4599  20244  RISE       1
Net_3791/q                                      macrocell15      3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4115  12063  23544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24516p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  24516  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      5906   8039  24516  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  11389  24516  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2292  13681  24516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13089
-------------------------------------   ----- 
End-of-path arrival time (ps)           13089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                  synccell      1020   1020  20244  RISE       1
Net_3791/main_6                               macrocell15   3579   4599  20244  RISE       1
Net_3791/q                                    macrocell15   3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell54   5141  13089  25067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25975p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                  synccell      1020   1020  20244  RISE       1
Net_3791/main_6                               macrocell15   3579   4599  20244  RISE       1
Net_3791/q                                    macrocell15   3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell55   4233  12182  25975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25975p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out               synccell      1020   1020  20244  RISE       1
Net_3791/main_6                            macrocell15   3579   4599  20244  RISE       1
Net_3791/q                                 macrocell15   3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell56   4233  12182  25975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 27780p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                macrocell44   1250   1250  19784  RISE       1
\VID_TIMER:TimerUDB:capture_last\/main_0  macrocell53   9127  10377  27780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capture_last\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12443
-------------------------------------   ----- 
End-of-path arrival time (ps)           12443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  25537  RISE       1
\VID_TIMER:TimerUDB:status_tc\/main_1         macrocell14      3267   6767  28724  RISE       1
\VID_TIMER:TimerUDB:status_tc\/q              macrocell14      3350  10117  28724  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2326  12443  28724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   3283   6783  28823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28837p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  25537  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   3269   6769  28837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out              synccell       1020   1020  20244  RISE       1
Net_3791/main_6                           macrocell15    3579   4599  20244  RISE       1
Net_3791/q                                macrocell15    3350   7949  20244  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell6   4692  12641  29026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30117p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  24516  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell36   5906   8039  30117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30117p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  24516  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell37   5906   8039  30117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GLITCHFILTER:genblk2:Counter0:DP:u0\/clock
Path slack     : 30766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                       macrocell44      1250   1250  19784  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell10   3591   4841  30766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2133   2133  24516  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell30   5019   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  24516  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell38   5019   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2133   2133  24516  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell33   5006   7139  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2133   2133  24516  RISE       1
\UART:BUART:rx_last\/main_0  macrocell39   5006   7139  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  25991  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   2949   4159  31448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  25991  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   2945   4155  31452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : Net_3980/main_2
Capture Clock  : Net_3980/clock_0
Path slack     : 32626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3980/q       macrocell44   1250   1250  19784  RISE       1
Net_3980/main_2  macrocell44   4281   5531  32626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_3980/main_1
Capture Clock  : Net_3980/clock_0
Path slack     : 33577p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb  datapathcell10   2290   2290  33577  RISE       1
Net_3980/main_1                                macrocell44      2290   4580  33577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33686p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  33686  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell55   3221   4471  33686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33686p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q    macrocell54   1250   1250  33686  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell56   3221   4471  33686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  33706  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell54   3200   4450  33706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33749  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_0             macrocell54    3198   4408  33749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33766  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_1             macrocell54    3180   4390  33766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33749  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_0             macrocell55    2344   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33749  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_0                macrocell56    2344   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  33706  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell55   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q    macrocell55   1250   1250  33706  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell56   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  33686  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell54   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33766  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_1             macrocell55    2318   3528  34629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33766  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_1                macrocell56    2318   3528  34629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:capt_int_temp\/q         macrocell56    1250   1250  37602  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell6   2315   3565  37602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13435
-------------------------------------   ----- 
End-of-path arrival time (ps)           13435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8488  983435  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   4947  13435  983435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 983599p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1     3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8488  983435  RISE       1
MODIN1_0/main_0                                      macrocell18    4403  12891  983599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 984003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12487
-------------------------------------   ----- 
End-of-path arrival time (ps)           12487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1     3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8488  983435  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_0                macrocell19    3999  12487  984003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 984005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1     3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8488  983435  RISE       1
MODIN1_1/main_0                                      macrocell17    3997  12485  984005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3093   6593  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11723  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11723  984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11462
-------------------------------------   ----- 
End-of-path arrival time (ps)           11462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2832   6332  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11462  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11462  984308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11420
-------------------------------------   ----- 
End-of-path arrival time (ps)           11420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2790   6290  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11420  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11420  984350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12515
-------------------------------------   ----- 
End-of-path arrival time (ps)           12515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3928   5138  983435  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8488  983435  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell1   4027  12515  984355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 986664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984350  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell3      3683   7183  986664  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell3      3350  10533  986664  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2303  12836  986664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12276
-------------------------------------   ----- 
End-of-path arrival time (ps)           12276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:status_2\/main_1          macrocell12     3113   6613  987224  RISE       1
\SERVO_PWM:PWMUDB:status_2\/q               macrocell12     3350   9963  987224  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2313  12276  987224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987347p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3093   6593  987347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987491p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2949   6449  987491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11920
-------------------------------------   ----- 
End-of-path arrival time (ps)           11920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  984308  RISE       1
\TIMER:TimerUDB:status_tc\/main_1         macrocell2      2834   6334  987580  RISE       1
\TIMER:TimerUDB:status_tc\/q              macrocell2      3350   9684  987580  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2236  11920  987580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987608p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2832   6332  987608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  984308  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2830   6330  987610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2790   6290  987650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984350  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2781   6281  987659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell20     1250   1250  984953  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4981   6231  987709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987899p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983435  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   4831   6041  987899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 988178p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  988178  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  988178  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  988178  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell21     4562   8312  988178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell20     1250   1250  984953  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   4437   5687  988253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 988966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  988966  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell20    6314   7524  988966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983435  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3357   4567  989373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989427p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  986127  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3263   4513  989427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  986127  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   3255   4505  989435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1457/main_1
Capture Clock  : Net_1457/clock_0
Path slack     : 989648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  989648  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  989648  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  989648  RISE       1
Net_1457/main_1                            macrocell43     3092   6842  989648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 989654p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  989648  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  989648  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  989648  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_1         macrocell42     3086   6836  989654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 989792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  989648  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  989648  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  989648  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/main_0     macrocell41     2948   6698  989792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 989821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  988178  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  988178  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  988178  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell22     2919   6669  989821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2768/main_1
Capture Clock  : Net_2768/clock_0
Path slack     : 989846p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  988178  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  988178  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  988178  RISE       1
Net_2768/main_1                      macrocell23     2894   6644  989846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 991636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell21   1250   1250  991636  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell22   3604   4854  991636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1457/main_0
Capture Clock  : Net_1457/clock_0
Path slack     : 991995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  986127  RISE       1
Net_1457/main_0                      macrocell43   3245   4495  991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992091p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992091  RISE       1
MODIN1_1/main_3                                      macrocell17    3189   4399  992091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992101p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992091  RISE       1
MODIN1_0/main_3                                      macrocell18    3179   4389  992101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992091  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_3                macrocell19    3150   4360  992130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992247p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992247  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_4                macrocell19    3033   4243  992247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992247p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992247  RISE       1
MODIN1_1/main_4                                      macrocell17    3033   4243  992247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  992249  RISE       1
MODIN1_0/main_2  macrocell18   2991   4241  992249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  992249  RISE       1
MODIN1_1/main_2  macrocell17   2989   4239  992251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992386p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell18   1250   1250  992249  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_2  macrocell19   2854   4104  992386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992396p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992247  RISE       1
MODIN1_0/main_4                                      macrocell18    2884   4094  992396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  992554  RISE       1
MODIN1_0/main_1  macrocell18   2686   3936  992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992565p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  992554  RISE       1
MODIN1_1/main_1  macrocell17   2675   3925  992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2768/main_0
Capture Clock  : Net_2768/clock_0
Path slack     : 992637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell20   1250   1250  984953  RISE       1
Net_2768/main_0                macrocell23   2603   3853  992637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SERVO_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992934  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/main_0      macrocell40    2346   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:prevCompare1\/q
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  992938  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_0  macrocell42   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell17   1250   1250  992554  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_1  macrocell19   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994587p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell22    1250   1250  994587  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   3663   4913  994587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_0\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:status_0\/q               macrocell42    1250   1250  995935  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capt_int_temp\/q
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capt_int_temp\/q         macrocell19    1250   1250  995997  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2253   3503  995997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13936
-------------------------------------   ----- 
End-of-path arrival time (ps)           13936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell25     1250   1250  1063207  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell5      5675   6925  1063207  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350  10275  1063207  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3661  13936  1063207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1063625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19209
-------------------------------------   ----- 
End-of-path arrival time (ps)           19209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1063625  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell6      6749  10329  1063625  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell6      3350  13679  1063625  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    5530  19209  1063625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13281
-------------------------------------   ----- 
End-of-path arrival time (ps)           13281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell8    6368   7618  1064692  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  10968  1064692  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  13281  1064692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell25     1250   1250  1063207  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   7628   8878  1068445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1068932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1063625  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell26     7311  10891  1068932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell29     1250   1250  1066383  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   6227   7477  1069847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9834
-------------------------------------   ---- 
End-of-path arrival time (ps)           9834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1065430  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell30   8584   9834  1069989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1069989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9834
-------------------------------------   ---- 
End-of-path arrival time (ps)           9834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell32   1250   1250  1065430  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell38   8584   9834  1069989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell30     1250   1250  1066232  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5768   7018  1070305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1065430  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell33   8018   9268  1070555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1070664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12169
-------------------------------------   ----- 
End-of-path arrival time (ps)           12169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1070664  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell10     2300   5880  1070664  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell10     3350   9230  1070664  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    2939  12169  1070664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   7601   8851  1070972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell32   1250   1250  1065430  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   7594   8844  1070979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell30   7591   8841  1070982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell38   7591   8841  1070982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell33   7456   8706  1071117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell32   1250   1250  1065430  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell31   7047   8297  1071526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1065430  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell32   7047   8297  1071526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064420  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   5590   5780  1071543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1071590  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4483   5733  1071590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071700p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell26     1250   1250  1063612  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4373   5623  1071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell25   1250   1250  1063207  RISE       1
\UART:BUART:txn\/main_1    macrocell24   6760   8010  1071813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell31   6360   7610  1072214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1064692  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell32   6360   7610  1072214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1068843  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell30   6177   7427  1072397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1068843  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell38   6177   7427  1072397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072515p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066383  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell30   6058   7308  1072515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072515p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066383  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell38   6058   7308  1072515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1072528  RISE       1
\UART:BUART:txn\/main_3                macrocell24     2925   7295  1072528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066383  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell33   6039   7289  1072534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell29   1250   1250  1066383  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   6039   7289  1072534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071590  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell30   5806   7056  1072767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071590  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell38   5806   7056  1072767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6822
-------------------------------------   ---- 
End-of-path arrival time (ps)           6822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073001  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell33   4882   6822  1073001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073049  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell30   4834   6774  1073049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell31     1250   1250  1070921  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   5814   7064  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073189  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell33   4694   6634  1073189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073367p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1063207  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell25   5206   6456  1073367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073367p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1063207  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell26   5206   6456  1073367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073367p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell25   1250   1250  1063207  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell28   5206   6456  1073367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1071590  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell31   5035   6285  1073538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071590  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell32   5035   6285  1073538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073001  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell30   4328   6268  1073555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073049  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell33   4270   6210  1073613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073189  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell30   4137   6077  1073746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell30   1250   1250  1066232  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell31   4819   6069  1073754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066232  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell32   4819   6069  1073754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066383  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell31   4698   5948  1073875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1066383  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell32   4698   5948  1073875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071590  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell33   4693   5943  1073881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1068843  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell36   4128   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1068843  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell37   4128   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074475p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074475  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell34   3408   5348  1074475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1063207  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell27   4038   5288  1074536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074650  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell34   3234   5174  1074650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074952  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell34   2932   4872  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell26   1250   1250  1063612  RISE       1
\UART:BUART:txn\/main_2    macrocell24   3599   4849  1074974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1063612  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell25   3596   4846  1074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1063790  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell25   3563   4813  1075010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell27   1250   1250  1063790  RISE       1
\UART:BUART:txn\/main_4    macrocell24   3563   4813  1075010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075120p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1063790  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell26   3453   4703  1075120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075120p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell27   1250   1250  1063790  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell28   3453   4703  1075120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1063612  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell27   3452   4702  1075121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075127p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1063790  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell27   3446   4696  1075127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1063612  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell26   3436   4686  1075137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell26   1250   1250  1063612  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell28   3436   4686  1075137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074475  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell36   2641   4581  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074475  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell37   2641   4581  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073001  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell31   2640   4580  1075244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073001  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell32   2640   4580  1075244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073049  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell31   2638   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073049  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell32   2638   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1075325  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell27   3249   4499  1075325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1075325  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell25   3247   4497  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell36   1250   1250  1070653  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell30   3231   4481  1075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1070653  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell38   3231   4481  1075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell28   1250   1250  1075325  RISE       1
\UART:BUART:txn\/main_6   macrocell24   3218   4468  1075355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1075325  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell26   3213   4463  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066232  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell30   3064   4314  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell30   1250   1250  1066232  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell38   3064   4314  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066232  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell33   3062   4312  1075512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073189  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell31   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073189  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell32   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074650  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell36   2308   4248  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074650  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell37   2308   4248  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell30   1250   1250  1066232  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   2942   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell24   1250   1250  1075784  RISE       1
\UART:BUART:txn\/main_0  macrocell24   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1070653  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell36   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell39   1250   1250  1076263  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell33   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3443
-------------------------------------   ---- 
End-of-path arrival time (ps)           3443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064420  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell27     3253   3443  1076380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3429
-------------------------------------   ---- 
End-of-path arrival time (ps)           3429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064420  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell26     3239   3429  1076394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3429
-------------------------------------   ---- 
End-of-path arrival time (ps)           3429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064420  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell28     3239   3429  1076394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3427
-------------------------------------   ---- 
End-of-path arrival time (ps)           3427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064420  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell25     3237   3427  1076396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076553p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3271
-------------------------------------   ---- 
End-of-path arrival time (ps)           3271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076553  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell27     3081   3271  1076553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3262
-------------------------------------   ---- 
End-of-path arrival time (ps)           3262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076553  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell25     3072   3262  1076561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3142
-------------------------------------   ---- 
End-of-path arrival time (ps)           3142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076553  RISE       1
\UART:BUART:txn\/main_5                      macrocell24     2952   3142  1076681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1079274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell38    1250   1250  1079274  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2310   3560  1079274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

