Classic Timing Analyzer report for BEAT
Wed Jul 14 00:48:03 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK1'
  6. Clock Setup: 'S0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.013 ns                                       ; S0   ; inst ; --         ; CLK1     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.539 ns                                      ; inst ; T1   ; S0         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.055 ns                                       ; S0   ; inst ; --         ; S0       ; 0            ;
; Clock Setup: 'S0'            ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst ; inst ; S0         ; S0       ; 0            ;
; Clock Setup: 'CLK1'          ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst ; inst ; CLK1       ; CLK1     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1'                                                                                                                                                                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst  ; CLK1       ; CLK1     ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst2 ; inst  ; CLK1       ; CLK1     ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst1 ; inst  ; CLK1       ; CLK1     ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst3 ; inst4 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst2 ; inst3 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst3 ; inst  ; CLK1       ; CLK1     ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst1 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst1 ; inst2 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.664 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'S0'                                                                                                                                                                  ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst  ; S0         ; S0       ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst2 ; inst  ; S0         ; S0       ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst1 ; inst  ; S0         ; S0       ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst3 ; inst4 ; S0         ; S0       ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst2 ; inst3 ; S0         ; S0       ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst3 ; inst  ; S0         ; S0       ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst1 ; S0         ; S0       ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst1 ; inst2 ; S0         ; S0       ; None                        ; None                      ; 0.664 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; 1.013 ns   ; S0   ; inst ; CLK1     ;
; N/A   ; None         ; -1.003 ns  ; S0   ; inst ; S0       ;
+-------+--------------+------------+------+------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 18.539 ns  ; inst  ; T1 ; S0         ;
; N/A   ; None         ; 18.479 ns  ; inst1 ; T2 ; S0         ;
; N/A   ; None         ; 18.209 ns  ; inst2 ; T3 ; S0         ;
; N/A   ; None         ; 18.091 ns  ; inst3 ; T4 ; S0         ;
; N/A   ; None         ; 16.523 ns  ; inst  ; T1 ; CLK1       ;
; N/A   ; None         ; 16.463 ns  ; inst1 ; T2 ; CLK1       ;
; N/A   ; None         ; 16.193 ns  ; inst2 ; T3 ; CLK1       ;
; N/A   ; None         ; 16.075 ns  ; inst3 ; T4 ; CLK1       ;
+-------+--------------+------------+-------+----+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; 1.055 ns  ; S0   ; inst ; S0       ;
; N/A           ; None        ; -0.961 ns ; S0   ; inst ; CLK1     ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed Jul 14 00:48:03 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BEAT -c BEAT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1" is an undefined clock
    Info: Assuming node "S0" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst4" as buffer
    Info: Detected gated clock "inst6" as buffer
Info: Clock "CLK1" Internal fmax is restricted to 275.03 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.536 ns) + CELL(0.738 ns) = 1.274 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.738 ns ( 57.93 % )
            Info: Total interconnect delay = 0.536 ns ( 42.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK1" to destination register is 7.673 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK1'
                Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 2.866 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
                Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 7.673 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 2.622 ns ( 34.17 % )
                Info: Total interconnect delay = 5.051 ns ( 65.83 % )
            Info: - Longest clock path from clock "CLK1" to source register is 7.673 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK1'
                Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 2.866 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
                Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 7.673 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 2.622 ns ( 34.17 % )
                Info: Total interconnect delay = 5.051 ns ( 65.83 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "S0" Internal fmax is restricted to 275.03 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.536 ns) + CELL(0.738 ns) = 1.274 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.738 ns ( 57.93 % )
            Info: Total interconnect delay = 0.536 ns ( 42.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "S0" to destination register is 9.689 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'
                Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
                Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 2.776 ns ( 28.65 % )
                Info: Total interconnect delay = 6.913 ns ( 71.35 % )
            Info: - Longest clock path from clock "S0" to source register is 9.689 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'
                Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
                Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 2.776 ns ( 28.65 % )
                Info: Total interconnect delay = 6.913 ns ( 71.35 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "inst" (data pin = "S0", clock pin = "CLK1") is 1.013 ns
    Info: + Longest pin to register delay is 8.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'
        Info: 2: + IC(6.569 ns) + CELL(0.114 ns) = 8.158 ns; Loc. = LC_X8_Y15_N5; Fanout = 1; COMB Node = '21mux:inst8|5~43'
        Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 8.649 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.898 ns ( 21.94 % )
        Info: Total interconnect delay = 6.751 ns ( 78.06 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK1" to destination register is 7.673 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK1'
        Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 2.866 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
        Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 7.673 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 2.622 ns ( 34.17 % )
        Info: Total interconnect delay = 5.051 ns ( 65.83 % )
Info: tco from clock "S0" to destination pin "T1" through register "inst" is 18.539 ns
    Info: + Longest clock path from clock "S0" to source register is 9.689 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'
        Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
        Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 2.776 ns ( 28.65 % )
        Info: Total interconnect delay = 6.913 ns ( 71.35 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 8.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
        Info: 2: + IC(6.502 ns) + CELL(2.124 ns) = 8.626 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'T1'
        Info: Total cell delay = 2.124 ns ( 24.62 % )
        Info: Total interconnect delay = 6.502 ns ( 75.38 % )
Info: th for register "inst" (data pin = "S0", clock pin = "S0") is 1.055 ns
    Info: + Longest clock path from clock "S0" to destination register is 9.689 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'
        Info: 2: + IC(2.817 ns) + CELL(0.590 ns) = 4.882 ns; Loc. = LC_X8_Y15_N2; Fanout = 5; COMB Node = 'inst6'
        Info: 3: + IC(4.096 ns) + CELL(0.711 ns) = 9.689 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 2.776 ns ( 28.65 % )
        Info: Total interconnect delay = 6.913 ns ( 71.35 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_239; Fanout = 2; CLK Node = 'S0'
        Info: 2: + IC(6.569 ns) + CELL(0.114 ns) = 8.158 ns; Loc. = LC_X8_Y15_N5; Fanout = 1; COMB Node = '21mux:inst8|5~43'
        Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 8.649 ns; Loc. = LC_X8_Y15_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.898 ns ( 21.94 % )
        Info: Total interconnect delay = 6.751 ns ( 78.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 138 megabytes of memory during processing
    Info: Processing ended: Wed Jul 14 00:48:03 2010
    Info: Elapsed time: 00:00:00


