# PCIe è®¾å¤‡æ¢æµ‹è¯¦ç»†åˆ†æ

## é—®é¢˜èƒŒæ™¯

åœ¨ä½ çš„æ—¥å¿—ä¸­çœ‹åˆ°ï¼š
```
[ 10.414259] rk-pcie fe180000.pcie: ğŸ‰ PCIe device detected! bus=31 dev=00 func=0
[ 10.414265] rk-pcie fe180000.pcie: ECAM virtual addr: 00000000c5a1b94b
[ 10.414267] rk-pcie fe180000.pcie: ECAM physical base: 0xf3000000
[ 10.414269] rk-pcie fe180000.pcie: ECAM busdev offset: 0x31000000
[ 10.414271] rk-pcie fe180000.pcie: Vendor ID (byte 0-1): 0x10ec
[ 10.414273] rk-pcie fe180000.pcie: Device ID (byte 2-3): 0x8125
[ 10.414275] rk-pcie fe180000.pcie: Full DWORD: 0x812510ec
```

å…³é”®ç‚¹ï¼š**è™šæ‹Ÿåœ°å€ `00000000c5a1b94b` ä¸æ˜¯ç®€å•çš„ `0xf3000000 + 0x31000000`**

## PCIe é…ç½®ç©ºé—´è®¿é—®æµç¨‹

### 1. è°ƒç”¨é“¾è·¯

```
pci_scan_bus
  â””â”€> pci_scan_child_bus
       â””â”€> pci_scan_slot
            â””â”€> pci_scan_single_device
                 â””â”€> pci_bus_read_config_dword (è¯»å– Vendor ID)
                      â””â”€> pci_bus_read_config_xxx
                           â””â”€> dw_pcie_rd_other_conf  (DW PCIe é©±åŠ¨å®ç°)
```

### 2. å…³é”®å‡½æ•°ï¼š`dw_pcie_rd_other_conf`

ä½ç½®ï¼š`pci/controller/dwc/pcie-designware-host.c` ç¬¬ 475 è¡Œ

```c
static int dw_pcie_rd_other_conf(struct pci_bus *bus, unsigned int devfn,
                                 int where, int size, u32 *val)
{
    int ret;
    struct pcie_port *pp = bus->sysdata;
    struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
    void __iomem *ecam_addr;

    // ç¬¬ä¸€æ­¥ï¼šè°ƒç”¨ map_bus è·å–è™šæ‹Ÿåœ°å€
    void __iomem *addr = bus->ops->map_bus(bus, devfn, where);

    // ç¬¬äºŒæ­¥ï¼šä½¿ç”¨é€šç”¨çš„é…ç½®ç©ºé—´è¯»å–å‡½æ•°
    ret = pci_generic_config_read(bus, devfn, where, size, val);

    // ... æ—¥å¿—æ‰“å°ä»£ç  ...
    
    return ret;
}
```

### 3. æ ¸å¿ƒæœºåˆ¶ï¼š`dw_pcie_other_conf_map_bus`

ä½ç½®ï¼š`pci/controller/dwc/pcie-designware-host.c` ç¬¬ 441 è¡Œ

è¿™æ˜¯ **å…³é”®å‡½æ•°**ï¼Œå®ƒå®ç°äº†åœ°å€è½¬æ¢ï¼š

```c
static void __iomem *dw_pcie_other_conf_map_bus(struct pci_bus *bus,
                                                unsigned int devfn, int where)
{
    int type;
    u32 busdev;
    struct pcie_port *pp = bus->sysdata;
    struct dw_pcie *pci = to_dw_pcie_from_pp(pp);

    // æ£€æŸ¥é“¾è·¯æ˜¯å¦ up
    if (!dw_pcie_link_up(pci))
        return NULL;

    // æ„é€  busdevï¼šç¼–ç  busã€deviceã€function
    busdev = PCIE_ATU_BUS(bus->number) | 
             PCIE_ATU_DEV(PCI_SLOT(devfn)) |
             PCIE_ATU_FUNC(PCI_FUNC(devfn));

    // ç¡®å®šé…ç½®ç©ºé—´ç±»å‹
    if (pci_is_root_bus(bus->parent))
        type = PCIE_ATU_TYPE_CFG0;  // Type 0 é…ç½®äº‹åŠ¡
    else
        type = PCIE_ATU_TYPE_CFG1;  // Type 1 é…ç½®äº‹åŠ¡

    // ğŸ”¥ğŸ”¥ğŸ”¥ å…³é”®æ­¥éª¤ï¼šç¼–ç¨‹ iATUï¼ˆå†…éƒ¨åœ°å€è½¬æ¢å•å…ƒï¼‰
    dw_pcie_prog_outbound_atu(pci, 0, type, pp->cfg0_base, busdev, pp->cfg0_size);

    // è¿”å›è™šæ‹Ÿåœ°å€ï¼šå›ºå®šçš„åŸºåœ°å€ + é…ç½®ç©ºé—´åç§»
    return pp->va_cfg0_base + where;
}
```

## iATUï¼ˆå†…éƒ¨åœ°å€è½¬æ¢å•å…ƒï¼‰æœºåˆ¶

### ä»€ä¹ˆæ˜¯ iATUï¼Ÿ

iATU (internal Address Translation Unit) æ˜¯ Synopsys DesignWare PCIe æ§åˆ¶å™¨çš„ç¡¬ä»¶ç‰¹æ€§ï¼Œç”¨äºï¼š
- **å°† CPU ä¾§çš„ç‰©ç†åœ°å€æ˜ å°„åˆ° PCIe æ€»çº¿åœ°å€**
- æ”¯æŒé…ç½®ç©ºé—´ã€å†…å­˜ç©ºé—´ã€I/O ç©ºé—´çš„åœ°å€è½¬æ¢

### iATU å·¥ä½œåŸç†

```
CPU è®¿é—®åœ°å€           iATU è½¬æ¢              PCIe æ€»çº¿åœ°å€
  (cpu_addr)    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>           (pci_addr)
  
  0xf3000000    â”€â”€â”€â”€> iATU #0 â”€â”€â”€â”€>    Bus 31, Dev 0, Func 0
    (å›ºå®šçª—å£)        (åŠ¨æ€é…ç½®)         (ç›®æ ‡è®¾å¤‡)
```

### iATU ç¼–ç¨‹å‡½æ•°ï¼š`dw_pcie_prog_outbound_atu`

ä½ç½®ï¼š`pci/controller/dwc/pcie-designware.c` ç¬¬ 313 è¡Œ

```c
void dw_pcie_prog_outbound_atu(struct dw_pcie *pci, int index, int type,
                               u64 cpu_addr, u64 pci_addr, u32 size)
{
    __dw_pcie_prog_outbound_atu(pci, 0, index, type,
                                cpu_addr, pci_addr, size);
}
```

å®é™…æ‰§è¡Œå‡½æ•°ï¼ˆç¬¬ 268 è¡Œï¼‰ï¼š

```c
static void __dw_pcie_prog_outbound_atu(struct dw_pcie *pci, u8 func_no,
                                       int index, int type, u64 cpu_addr,
                                       u64 pci_addr, u32 size)
{
    u32 retries, val;

    // CPU åœ°å€ä¿®æ­£ï¼ˆå¦‚æœéœ€è¦ï¼‰
    if (pci->ops->cpu_addr_fixup)
        cpu_addr = pci->ops->cpu_addr_fixup(pci, cpu_addr);

    // ä½¿ç”¨ Unroll æ¨¡å¼ï¼ˆå¤§å¤šæ•°ç°ä»£ IPï¼‰
    if (pci->iatu_unroll_enabled & DWC_IATU_UNROLL_EN) {
        dw_pcie_prog_outbound_atu_unroll(pci, func_no, index, type,
                                         cpu_addr, pci_addr, size);
        return;
    }

    // æ—§æ¨¡å¼ï¼šé€šè¿‡ viewport å¯„å­˜å™¨è®¿é—®
    dw_pcie_writel_dbi(pci, PCIE_ATU_VIEWPORT,
                       PCIE_ATU_REGION_OUTBOUND | index);
    
    // é…ç½®æºåœ°å€èŒƒå›´ï¼ˆCPU ä¾§ï¼‰
    dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_BASE, lower_32_bits(cpu_addr));
    dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_BASE, upper_32_bits(cpu_addr));
    dw_pcie_writel_dbi(pci, PCIE_ATU_LIMIT, 
                       lower_32_bits(cpu_addr + size - 1));
    
    // é…ç½®ç›®æ ‡åœ°å€ï¼ˆPCIe ä¾§ï¼‰
    dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_TARGET, lower_32_bits(pci_addr));
    dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_TARGET, upper_32_bits(pci_addr));
    
    // é…ç½®äº‹åŠ¡ç±»å‹å’Œä½¿èƒ½
    dw_pcie_writel_dbi(pci, PCIE_ATU_CR1, type | PCIE_ATU_FUNC_NUM(func_no));
    dw_pcie_writel_dbi(pci, PCIE_ATU_CR2, PCIE_ATU_ENABLE);

    // ç­‰å¾… iATU ä½¿èƒ½ç”Ÿæ•ˆ
    for (retries = 0; retries < LINK_WAIT_MAX_IATU_RETRIES; retries++) {
        val = dw_pcie_readl_dbi(pci, PCIE_ATU_CR2);
        if (val & PCIE_ATU_ENABLE)
            return;
        mdelay(LINK_WAIT_IATU);
    }
    dev_err(pci->dev, "Outbound iATU is not being enabled\n");
}
```

### Unroll æ¨¡å¼ï¼ˆç¬¬ 228 è¡Œï¼‰

```c
static void dw_pcie_prog_outbound_atu_unroll(struct dw_pcie *pci, u8 func_no,
                                             int index, int type,
                                             u64 cpu_addr, u64 pci_addr,
                                             u32 size)
{
    u32 retries, val;
    u64 limit_addr = cpu_addr + size - 1;

    // ç›´æ¥è®¿é—® iATU å¯„å­˜å™¨ï¼ˆä¸éœ€è¦ viewportï¼‰
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_LOWER_BASE,
                             lower_32_bits(cpu_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_UPPER_BASE,
                             upper_32_bits(cpu_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_LOWER_LIMIT,
                             lower_32_bits(limit_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_UPPER_LIMIT,
                             upper_32_bits(limit_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_LOWER_TARGET,
                             lower_32_bits(pci_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_UPPER_TARGET,
                             upper_32_bits(pci_addr));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL1,
                             type | PCIE_ATU_FUNC_NUM(func_no));
    dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL2,
                             PCIE_ATU_ENABLE);

    // éªŒè¯ä½¿èƒ½
    for (retries = 0; retries < LINK_WAIT_MAX_IATU_RETRIES; retries++) {
        val = dw_pcie_readl_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL2);
        if (val & PCIE_ATU_ENABLE)
            return;
        mdelay(LINK_WAIT_IATU);
    }
    dev_err(pci->dev, "Outbound iATU is not being enabled\n");
}
```

## ä½ çš„æ—¥å¿—è¯¦ç»†è§£æ

### è¾“å…¥å‚æ•°

ä»æ—¥å¿—ä¸­å¯ä»¥æ¨æ–­ï¼š
- **Bus Number**: `31` (0x1f)
- **Device Number**: `0`
- **Function Number**: `0`
- **Register Offset (where)**: `0` (è¯»å– Vendor ID)

### busdev ç¼–ç 

```c
busdev = PCIE_ATU_BUS(bus->number) | 
         PCIE_ATU_DEV(PCI_SLOT(devfn)) |
         PCIE_ATU_FUNC(PCI_FUNC(devfn));
```

ä» `pcie-designware.h` ç¬¬ 101-103 è¡Œï¼š
```c
#define PCIE_ATU_BUS(x)     FIELD_PREP(GENMASK(31, 24), x)
#define PCIE_ATU_DEV(x)     FIELD_PREP(GENMASK(23, 19), x)
#define PCIE_ATU_FUNC(x)    FIELD_PREP(GENMASK(18, 16), x)
```

è®¡ç®—è¿‡ç¨‹ï¼š
```
busdev = (31 << 24) | (0 << 19) | (0 << 16)
       = 0x1f000000 | 0x00000000 | 0x00000000
       = 0x1f000000
```

**ç­‰ç­‰ï¼ä½ çš„æ—¥å¿—æ˜¾ç¤º `0x31000000`ï¼Ÿ**

å®é™…ä¸Šåº”è¯¥æ˜¯ï¼š
```
31 (decimal) = 0x1f
busdev = 0x1f << 24 = 0x1f000000
```

ä½†ä½ çš„æ—¥å¿—æ˜¾ç¤º `0x31000000`ï¼Œè¿™è¡¨æ˜ bus number æ˜¯ `0x31` (49 decimal)ï¼Œè€Œä¸æ˜¯ 31 decimalã€‚

### iATU é…ç½®

è°ƒç”¨ï¼š
```c
dw_pcie_prog_outbound_atu(pci, 0, PCIE_ATU_TYPE_CFG0, 
                         pp->cfg0_base, busdev, pp->cfg0_size);
```

å‚æ•°ï¼š
- **index**: `0` (iATU çª—å£ 0)
- **type**: `PCIE_ATU_TYPE_CFG0` = `0x4` (Type 0 é…ç½®äº‹åŠ¡)
- **cpu_addr**: `pp->cfg0_base` = `0xf3000000` (CPU ä¾§ç‰©ç†åœ°å€)
- **pci_addr**: `busdev` = `0x31000000` (PCIe æ€»çº¿åœ°å€ï¼Œç¼–ç  BDF)
- **size**: `pp->cfg0_size` (é…ç½®ç©ºé—´çª—å£å¤§å°)

**iATU é…ç½®æ•ˆæœ**ï¼š
```
å½“ CPU è®¿é—® [0xf3000000, 0xf3000000 + size) èŒƒå›´æ—¶ï¼Œ
iATU å°†å…¶è½¬æ¢ä¸º Type 0 é…ç½®äº‹åŠ¡ï¼Œç›®æ ‡ä¸º Bus 0x31, Dev 0, Func 0
```

### è™šæ‹Ÿåœ°å€æ˜ å°„

```c
return pp->va_cfg0_base + where;
```

- **pp->va_cfg0_base**: è¿™æ˜¯ `0xf3000000` ç‰©ç†åœ°å€å¯¹åº”çš„**è™šæ‹Ÿåœ°å€**
- **where**: `0` (Vendor ID å¯„å­˜å™¨åç§»)

Linux å†…æ ¸é€šè¿‡ `ioremap` æˆ– `devm_pci_remap_cfgspace` å°†ç‰©ç†åœ°å€ `0xf3000000` æ˜ å°„åˆ°è™šæ‹Ÿåœ°å€ç©ºé—´ã€‚ä½ çœ‹åˆ°çš„ `00000000c5a1b94b` å°±æ˜¯è¿™ä¸ªè™šæ‹Ÿåœ°å€ã€‚

### ä¸ºä»€ä¹ˆè™šæ‹Ÿåœ°å€æ˜¯éšæœºçš„ï¼Ÿ

Linux å†…æ ¸å‡ºäºå®‰å…¨è€ƒè™‘ï¼Œä½¿ç”¨ **KASLR (Kernel Address Space Layout Randomization)**ï¼Œæ¯æ¬¡å¯åŠ¨æ—¶è™šæ‹Ÿåœ°å€éƒ½æ˜¯éšæœºçš„ã€‚

- **ç‰©ç†åœ°å€**: `0xf3000000` (å›ºå®šï¼Œæ¥è‡ªè®¾å¤‡æ ‘)
- **è™šæ‹Ÿåœ°å€**: `0xc5a1b94b` (éšæœºï¼Œå†…æ ¸åˆ†é…)

## å®Œæ•´æµç¨‹å›¾

```
1. PCI å­ç³»ç»Ÿæ‰«æ
   â””â”€> pci_scan_slot(bus=31, devfn=0)
       â””â”€> pci_bus_read_config_dword(where=0x00)  // è¯» Vendor ID

2. è°ƒç”¨é©±åŠ¨çš„è¯»å‡½æ•°
   â””â”€> dw_pcie_rd_other_conf(bus, devfn=0, where=0)

3. è·å–è™šæ‹Ÿåœ°å€
   â””â”€> dw_pcie_other_conf_map_bus(bus, devfn=0, where=0)
       â”œâ”€> busdev = 0x31000000  // Bus 0x31, Dev 0, Func 0
       â”œâ”€> dw_pcie_prog_outbound_atu:
       â”‚   â”œâ”€> CPU åœ°å€èŒƒå›´: 0xf3000000 ~ 0xf3000000 + size
       â”‚   â””â”€> PCIe ç›®æ ‡: Type 0 CFG, BDF = 0x31:0.0
       â””â”€> return va_cfg0_base + 0 = 0xc5a1b94b

4. è¯»å–é…ç½®ç©ºé—´
   â””â”€> pci_generic_config_read()
       â””â”€> readl(0xc5a1b94b)  // CPU è¯»è™šæ‹Ÿåœ°å€
           â””â”€> MMU è½¬æ¢ä¸ºç‰©ç†åœ°å€ 0xf3000000
               â””â”€> PCIe æ§åˆ¶å™¨ iATU æ•è·
                   â””â”€> ç”Ÿæˆ Type 0 é…ç½® TLP
                       â””â”€> ç›®æ ‡: Bus 0x31, Dev 0, Func 0, Reg 0x00

5. è®¾å¤‡å“åº”
   â””â”€> RTL8125 è¿”å› Vendor ID = 0x10ec, Device ID = 0x8125
       â””â”€> å®Œæˆ TLP è¿”å›æ•°æ® 0x812510ec

6. ç»“æœ
   â””â”€> *val = 0x812510ec
```

## å…³é”®æ•°æ®ç»“æ„

### pcie_port (pcie-designware.h ç¬¬ 188 è¡Œ)

```c
struct pcie_port {
    u64             cfg0_base;      // é…ç½®ç©ºé—´ç‰©ç†åŸºåœ°å€ (0xf3000000)
    void __iomem    *va_cfg0_base;  // é…ç½®ç©ºé—´è™šæ‹ŸåŸºåœ°å€ (0xc5a1b94b...)
    u32             cfg0_size;      // é…ç½®ç©ºé—´å¤§å°
    // ...
};
```

### iATU å¯„å­˜å™¨å®šä¹‰ (pcie-designware.h)

```c
// é€šè¿‡ viewport è®¿é—®
#define PCIE_ATU_VIEWPORT       0x900
#define PCIE_ATU_CR1            0x904
#define PCIE_ATU_CR2            0x908
#define PCIE_ATU_LOWER_BASE     0x90C
#define PCIE_ATU_UPPER_BASE     0x910
#define PCIE_ATU_LIMIT          0x914
#define PCIE_ATU_LOWER_TARGET   0x918
#define PCIE_ATU_UPPER_TARGET   0x91C

// Unroll æ¨¡å¼ï¼ˆç›´æ¥è®¿é—®ï¼‰
#define PCIE_ATU_UNR_REGION_CTRL1    0x00
#define PCIE_ATU_UNR_REGION_CTRL2    0x04
#define PCIE_ATU_UNR_LOWER_BASE      0x08
#define PCIE_ATU_UNR_UPPER_BASE      0x0C
#define PCIE_ATU_UNR_LOWER_LIMIT     0x10
#define PCIE_ATU_UNR_LOWER_TARGET    0x14
#define PCIE_ATU_UNR_UPPER_TARGET    0x18
```

## ä¸ºä»€ä¹ˆä¸ç›´æ¥ä½¿ç”¨ ECAM åœ°å€ï¼Ÿ

æ ‡å‡† ECAM (Enhanced Configuration Access Mechanism) å®šä¹‰ï¼š
```
ECAM_ADDR = ECAM_BASE + (Bus << 20) + (Dev << 15) + (Func << 12) + Reg
```

ä½† DesignWare PCIe æ§åˆ¶å™¨**ä¸æ”¯æŒæ ‡å‡† ECAM**ï¼ŒåŸå› ï¼š
1. **ç¡¬ä»¶é™åˆ¶**: æ²¡æœ‰è¶³å¤Ÿå¤§çš„è¿ç»­åœ°å€ç©ºé—´
2. **çµæ´»æ€§**: iATU å…è®¸åŠ¨æ€æ˜ å°„ï¼ŒåŒä¸€ä¸ªçª—å£å¯ä»¥è®¿é—®ä¸åŒæ€»çº¿
3. **æ•ˆç‡**: å¯ä»¥å¤ç”¨å°‘é‡ iATU çª—å£è®¿é—®å¤§é‡è®¾å¤‡

å› æ­¤ï¼ŒLinux é©±åŠ¨ä½¿ç”¨**åŠ¨æ€ iATU ç¼–ç¨‹**ï¼š
- æ¯æ¬¡è®¿é—®å‰ï¼Œé‡æ–°é…ç½® iATU æŒ‡å‘ç›®æ ‡è®¾å¤‡
- ä½¿ç”¨å›ºå®šçš„è™šæ‹Ÿåœ°å€çª—å£ (pp->va_cfg0_base)
- é€šè¿‡ iATU å°†è®¿é—®è·¯ç”±åˆ°ä¸åŒçš„ BDF

## âš ï¸ å…³é”®å‘ç°ï¼šä¸ºä»€ä¹ˆç›´æ¥è®¿é—® 0xf3000000 è¯»ä¸åˆ°æ•°æ®ï¼Ÿ

### é—®é¢˜ç°è±¡

**ç›´æ¥è®¿é—®ç‰©ç†åœ°å€ `0xf3000000` æ— æ³•è¯»å–åˆ°ä»»ä½•æœ‰æ•ˆæ•°æ®ï¼**

### æ ¹æœ¬åŸå› 

`0xf3000000` **ä¸æ˜¯çœŸå®çš„ PCIe é…ç½®ç©ºé—´ç‰©ç†åœ°å€**ï¼Œå®ƒåªæ˜¯ä¸€ä¸ª **iATU çª—å£çš„åŸºåœ°å€**ã€‚

```
âŒ é”™è¯¯ç†è§£ï¼š
0xf3000000 æ˜¯è®¾å¤‡çš„é…ç½®ç©ºé—´ â†’ ç›´æ¥è¯»å–å°±èƒ½å¾—åˆ°æ•°æ®

âœ… æ­£ç¡®ç†è§£ï¼š
0xf3000000 æ˜¯ iATU çš„è¾“å…¥çª—å£ â†’ éœ€è¦å…ˆé…ç½® iATU â†’ iATU ç”Ÿæˆ PCIe TLP
```

### è¯¦ç»†è§£é‡Š

#### 1. iATU æ˜¯ç¡¬ä»¶åœ°å€è½¬æ¢å•å…ƒ

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CPU å†…å­˜æ€»çº¿                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
                  â”‚ è®¿é—® 0xf3000000 + offset
                  â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              PCIe æ§åˆ¶å™¨ (DW PCIe Core)                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚         iATU (åœ°å€è½¬æ¢é€»è¾‘)                    â”‚      â”‚
â”‚  â”‚                                                â”‚      â”‚
â”‚  â”‚  IF (åœ°å€åœ¨ [0xf3000000, 0xf3000000+size))    â”‚      â”‚
â”‚  â”‚    AND (iATU å·²é…ç½®)                           â”‚      â”‚
â”‚  â”‚  THEN                                          â”‚      â”‚
â”‚  â”‚    ç”Ÿæˆ PCIe Configuration TLP                 â”‚      â”‚
â”‚  â”‚    ç›®æ ‡ = busdev (ä» iATU å¯„å­˜å™¨è¯»å–)          â”‚      â”‚
â”‚  â”‚  ELSE                                          â”‚      â”‚
â”‚  â”‚    è¿”å›å…¨ F (0xFFFFFFFF)                       â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
                  â”‚ PCIe TLP (Type 0/1 Config)
                  â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  PCIe é“¾è·¯ / è®¾å¤‡                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### 2. iATU å¿…é¡»è¢«æ­£ç¡®é…ç½®

åœ¨è®¿é—® `0xf3000000` **ä¹‹å‰**ï¼Œå¿…é¡»å…ˆé…ç½® iATU å¯„å­˜å™¨ï¼š

```c
// ä¼ªä»£ç ç¤ºä¾‹
void configure_iatu_before_access() {
    // 1. è®¾ç½®æºåœ°å€èŒƒå›´ï¼ˆCPU ä¾§ï¼‰
    writel(0xf3000000, DBI_BASE + PCIE_ATU_LOWER_BASE);
    writel(0xf3000000 + size - 1, DBI_BASE + PCIE_ATU_LIMIT);
    
    // 2. è®¾ç½®ç›®æ ‡åœ°å€ï¼ˆPCIe æ€»çº¿åœ°å€ï¼Œç¼–ç  BDFï¼‰
    u32 busdev = (bus << 24) | (dev << 19) | (func << 16);
    writel(busdev, DBI_BASE + PCIE_ATU_LOWER_TARGET);
    
    // 3. è®¾ç½®äº‹åŠ¡ç±»å‹
    writel(PCIE_ATU_TYPE_CFG0, DBI_BASE + PCIE_ATU_CR1);
    
    // 4. ä½¿èƒ½ iATU
    writel(PCIE_ATU_ENABLE, DBI_BASE + PCIE_ATU_CR2);
    
    // 5. ç­‰å¾… iATU ç”Ÿæ•ˆ
    while (!(readl(DBI_BASE + PCIE_ATU_CR2) & PCIE_ATU_ENABLE));
}

// ç°åœ¨æ‰èƒ½è®¿é—®
u32 vendor_device_id = readl(0xf3000000);  // âœ… è¿™æ—¶æ‰æœ‰æ•ˆ
```

#### 3. å¦‚æœä¸é…ç½® iATU ä¼šæ€æ ·ï¼Ÿ

```rust
// âŒ é”™è¯¯åšæ³•
let ecam_base = 0xf3000000 as *const u32;
let value = unsafe { ptr::read_volatile(ecam_base) };
// ç»“æœ: value = 0xFFFFFFFF (æ— æ•ˆæ•°æ®)

// âœ… æ­£ç¡®åšæ³•
// 1. å…ˆé…ç½® iATU
program_iatu(0, bus, dev, func);

// 2. å†è®¿é—®ç›¸åŒåœ°å€
let value = unsafe { ptr::read_volatile(ecam_base) };
// ç»“æœ: value = 0x812510ec (æ­£ç¡®çš„ Vendor/Device ID)
```

#### 4. iATU å¯„å­˜å™¨åœ¨å“ªé‡Œï¼Ÿ

iATU å¯„å­˜å™¨åœ¨ **DBI (DesignWare Bus Interface)** ç©ºé—´ï¼š

```
DBI åŸºåœ°å€ (ä»è®¾å¤‡æ ‘è·å–): 0xfe180000  (RK3588 çš„ PCIe æ§åˆ¶å™¨)

iATU å¯„å­˜å™¨åç§»:
  0x900: PCIE_ATU_VIEWPORT
  0x904: PCIE_ATU_CR1
  0x908: PCIE_ATU_CR2
  0x90C: PCIE_ATU_LOWER_BASE
  0x910: PCIE_ATU_UPPER_BASE
  0x914: PCIE_ATU_LIMIT
  0x918: PCIE_ATU_LOWER_TARGET
  0x91C: PCIE_ATU_UPPER_TARGET

å®é™…å¯„å­˜å™¨åœ°å€ = 0xfe180000 + åç§»
ä¾‹å¦‚: PCIE_ATU_CR2 = 0xfe180908
```

#### 5. è®¾å¤‡æ ‘ä¸­çš„é…ç½®

```dts
pcie@fe180000 {
    compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
    reg = <0x0 0xfe180000 0x0 0x10000>,    /* DBI ç©ºé—´ */
          <0x9 0x00000000 0x0 0x100000>,   /* é…ç½®ç©ºé—´çª—å£ (CPU ä¾§) */
          <0x9 0x00100000 0x0 0x100000>;   /* IO/MEM çª—å£ */
    reg-names = "dbi", "config", "apb";
    
    ranges = <0x01000000 0x0 0xf0100000 0x9 0xf0100000 0x0 0x00100000>,
             <0x02000000 0x0 0xf0200000 0x9 0xf0200000 0x0 0x0fe00000>,
             <0x03000000 0x0 0x40000000 0x9 0x40000000 0x0 0xb0000000>;
};
```

ä»è¿™é‡Œå¯ä»¥çœ‹åˆ°ï¼š
- **DBI åŸºåœ°å€**: `0xfe180000` (ç”¨äºé…ç½® iATU)
- **é…ç½®ç©ºé—´çª—å£**: `0x900000000` (CPU ä¾§ï¼ŒiATU è¾“å…¥)

ä½†ä½ çš„æ—¥å¿—æ˜¾ç¤º `pp->cfg0_base = 0xf3000000`ï¼Œè¿™å¯èƒ½æ˜¯ç»è¿‡æŸç§è½¬æ¢åçš„åœ°å€ã€‚

### å®é™…æµ‹è¯•éªŒè¯

```rust
// æµ‹è¯•ä»£ç 
fn test_pcie_access() {
    let dbi_base = 0xfe180000;
    let cfg_base = 0xf3000000;
    
    // âŒ æµ‹è¯•1: ä¸é…ç½® iATU ç›´æ¥è®¿é—®
    info!("Test 1: ç›´æ¥è®¿é—®é…ç½®ç©ºé—´ (æœªé…ç½® iATU)");
    let val1 = unsafe { ptr::read_volatile(cfg_base as *const u32) };
    info!("  è¯»å–ç»“æœ: 0x{:08x}", val1);  // é¢„æœŸ: 0xFFFFFFFF
    
    // âœ… æµ‹è¯•2: é…ç½® iATU åè®¿é—®
    info!("Test 2: é…ç½® iATU åè®¿é—®");
    program_outbound_atu(dbi_base, 0, 0x04, cfg_base, 0x31000000, 0x100000);
    let val2 = unsafe { ptr::read_volatile(cfg_base as *const u32) };
    info!("  è¯»å–ç»“æœ: 0x{:08x}", val2);  // é¢„æœŸ: 0x812510ec
}

fn program_outbound_atu(
    dbi_base: usize,
    index: u32,
    cfg_type: u32,
    cpu_addr: usize,
    pci_addr: u32,
    size: usize,
) {
    // é€‰æ‹© iATU åŒºåŸŸ
    unsafe {
        ptr::write_volatile((dbi_base + 0x900) as *mut u32, index);
        
        // é…ç½®æºåœ°å€
        ptr::write_volatile((dbi_base + 0x90C) as *mut u32, cpu_addr as u32);
        ptr::write_volatile((dbi_base + 0x910) as *mut u32, (cpu_addr >> 32) as u32);
        ptr::write_volatile((dbi_base + 0x914) as *mut u32, (cpu_addr + size - 1) as u32);
        
        // é…ç½®ç›®æ ‡åœ°å€
        ptr::write_volatile((dbi_base + 0x918) as *mut u32, pci_addr);
        ptr::write_volatile((dbi_base + 0x91C) as *mut u32, 0);
        
        // é…ç½®ç±»å‹å’Œä½¿èƒ½
        ptr::write_volatile((dbi_base + 0x904) as *mut u32, cfg_type);
        ptr::write_volatile((dbi_base + 0x908) as *mut u32, 0x8000_0000); // Enable
        
        // ç­‰å¾…ä½¿èƒ½ç”Ÿæ•ˆ
        loop {
            let cr2 = ptr::read_volatile((dbi_base + 0x908) as *const u32);
            if cr2 & 0x8000_0000 != 0 {
                break;
            }
        }
    }
}
```

### ä¸ºä»€ä¹ˆ Linux é©±åŠ¨å¯ä»¥å·¥ä½œï¼Ÿ

å› ä¸º Linux é©±åŠ¨åœ¨ `dw_pcie_other_conf_map_bus()` ä¸­ï¼Œ**æ¯æ¬¡è®¿é—®å‰éƒ½ä¼šè°ƒç”¨ `dw_pcie_prog_outbound_atu()`** é…ç½® iATUï¼

```c
// è¿™æ˜¯ Linux çš„æ­£ç¡®æµç¨‹
static void __iomem *dw_pcie_other_conf_map_bus(...) {
    // 1. è®¡ç®— busdev
    busdev = PCIE_ATU_BUS(bus->number) | ...;
    
    // 2. ğŸ”¥ å…³é”®ï¼é…ç½® iATU
    dw_pcie_prog_outbound_atu(pci, 0, type, pp->cfg0_base, busdev, pp->cfg0_size);
    
    // 3. è¿”å›å›ºå®šè™šæ‹Ÿåœ°å€
    return pp->va_cfg0_base + where;
}
```

### æ€»ç»“

| åœ°å€ç±»å‹ | åœ°å€å€¼ | ä½œç”¨ | èƒ½å¦ç›´æ¥è¯»å– |
|---------|--------|------|-------------|
| DBI åŸºåœ°å€ | `0xfe180000` | é…ç½® PCIe æ§åˆ¶å™¨å¯„å­˜å™¨ | âœ… å¯ä»¥ |
| iATU çª—å£åŸºåœ°å€ | `0xf3000000` | iATU è¾“å…¥åœ°å€èŒƒå›´ | âŒ éœ€å…ˆé…ç½® iATU |
| è™šæ‹Ÿåœ°å€ | `0xc5a1b94b` | å†…æ ¸æ˜ å°„çš„è™šæ‹Ÿåœ°å€ | âŒ éœ€å…ˆé…ç½® iATU |
| PCIe æ€»çº¿åœ°å€ | `0x31000000` (BDFç¼–ç ) | iATU è¾“å‡ºç›®æ ‡ | N/A |

**å…³é”®æ•™è®­**ï¼š
1. `0xf3000000` æ˜¯ iATU çš„**è§¦å‘åœ°å€**ï¼Œä¸æ˜¯æ•°æ®å­˜å‚¨åœ°å€
2. å¿…é¡»å…ˆé…ç½® iATUï¼Œæ‰èƒ½é€šè¿‡è¿™ä¸ªåœ°å€è®¿é—® PCIe è®¾å¤‡
3. æ¯æ¬¡è®¿é—®ä¸åŒè®¾å¤‡æ—¶ï¼Œéƒ½éœ€è¦é‡æ–°é…ç½® iATU
4. iATU é…ç½®å¯„å­˜å™¨åœ¨ DBI ç©ºé—´ (`0xfe180000 + 0x900~0x91C`)

## æ€»ç»“

1. **ä¸æ˜¯ç›´æ¥åœ°å€è®¡ç®—**ï¼šè™šæ‹Ÿåœ°å€ `0xc5a1b94b` ä¸æ˜¯ `0xf3000000 + 0x31000000`

2. **iATU åŠ¨æ€è½¬æ¢**ï¼šæ¯æ¬¡é…ç½®ç©ºé—´è®¿é—®å‰ï¼Œé©±åŠ¨åŠ¨æ€é…ç½® iATU çª—å£

3. **å›ºå®šçª—å£ï¼ŒåŠ¨æ€ç›®æ ‡**ï¼š
   - CPU å§‹ç»ˆè®¿é—®å›ºå®šåœ°å€èŒƒå›´ (pp->va_cfg0_base)
   - iATU å°†å…¶æ˜ å°„åˆ°ä¸åŒçš„ PCIe è®¾å¤‡

4. **ä¸‰å±‚åœ°å€è½¬æ¢**ï¼š
   ```
   è™šæ‹Ÿåœ°å€ â”€MMUâ”€> ç‰©ç†åœ°å€ â”€iATUâ”€> PCIe é…ç½®ç©ºé—´ TLP
   0xc5a1b94b     0xf3000000      Bus 0x31, Dev 0, Func 0
   ```

5. **ä¸ºä»€ä¹ˆè¿™ä¹ˆè®¾è®¡**ï¼š
   - èŠ‚çœåœ°å€ç©ºé—´ï¼ˆåªéœ€è¦ä¸€ä¸ªå°çª—å£ï¼‰
   - æ”¯æŒå¤§é‡è®¾å¤‡ï¼ˆiATU åŠ¨æ€æ˜ å°„ï¼‰
   - ç¬¦åˆ PCIe åè®®ï¼ˆç”Ÿæˆæ­£ç¡®çš„ TLPï¼‰

## ä½ çš„ Rust å®ç°å»ºè®®

åœ¨ä½ çš„ `rstiny_arm` ä¸­å®ç° PCIe è®¾å¤‡æ¢æµ‹æ—¶ï¼Œéœ€è¦ï¼š

### 1. å®šä¹‰ iATU å¯„å­˜å™¨å¸¸é‡

```rust
// PCIe æ§åˆ¶å™¨å¯„å­˜å™¨åœ°å€
const DBI_BASE: usize = 0xfe180000;          // DBI åŸºåœ°å€ (ä»è®¾å¤‡æ ‘è·å–)
const CFG_WINDOW_BASE: usize = 0xf3000000;   // é…ç½®ç©ºé—´çª—å£åŸºåœ°å€

// iATU å¯„å­˜å™¨åç§»
const PCIE_ATU_VIEWPORT: usize = 0x900;
const PCIE_ATU_CR1: usize = 0x904;
const PCIE_ATU_CR2: usize = 0x908;
const PCIE_ATU_LOWER_BASE: usize = 0x90C;
const PCIE_ATU_UPPER_BASE: usize = 0x910;
const PCIE_ATU_LIMIT: usize = 0x914;
const PCIE_ATU_LOWER_TARGET: usize = 0x918;
const PCIE_ATU_UPPER_TARGET: usize = 0x91C;

// iATU ç±»å‹
const PCIE_ATU_TYPE_CFG0: u32 = 0x4;
const PCIE_ATU_TYPE_CFG1: u32 = 0x5;
const PCIE_ATU_TYPE_MEM: u32 = 0x0;
const PCIE_ATU_TYPE_IO: u32 = 0x2;

// iATU æ§åˆ¶ä½
const PCIE_ATU_ENABLE: u32 = 1 << 31;
```

### 2. å®ç° iATU é…ç½®å‡½æ•°

```rust
/// é…ç½® outbound iATU
fn program_outbound_atu(
    dbi_base: usize,
    index: u32,
    atu_type: u32,
    cpu_addr: u64,
    pci_addr: u64,
    size: u64,
) -> Result<(), &'static str> {
    unsafe {
        // 1. é€‰æ‹© iATU åŒºåŸŸ (region/viewport)
        ptr::write_volatile(
            (dbi_base + PCIE_ATU_VIEWPORT) as *mut u32,
            index & 0xF  // é€‰æ‹© outbound region
        );
        
        // 2. é…ç½®æºåœ°å€èŒƒå›´ (CPU ä¾§ç‰©ç†åœ°å€)
        let lower_base = cpu_addr as u32;
        let upper_base = (cpu_addr >> 32) as u32;
        let limit = ((cpu_addr + size - 1) & 0xFFFFFFFF) as u32;
        
        ptr::write_volatile((dbi_base + PCIE_ATU_LOWER_BASE) as *mut u32, lower_base);
        ptr::write_volatile((dbi_base + PCIE_ATU_UPPER_BASE) as *mut u32, upper_base);
        ptr::write_volatile((dbi_base + PCIE_ATU_LIMIT) as *mut u32, limit);
        
        // 3. é…ç½®ç›®æ ‡åœ°å€ (PCIe æ€»çº¿åœ°å€)
        let lower_target = pci_addr as u32;
        let upper_target = (pci_addr >> 32) as u32;
        
        ptr::write_volatile((dbi_base + PCIE_ATU_LOWER_TARGET) as *mut u32, lower_target);
        ptr::write_volatile((dbi_base + PCIE_ATU_UPPER_TARGET) as *mut u32, upper_target);
        
        // 4. é…ç½®äº‹åŠ¡ç±»å‹
        ptr::write_volatile((dbi_base + PCIE_ATU_CR1) as *mut u32, atu_type);
        
        // 5. ä½¿èƒ½ iATU
        ptr::write_volatile((dbi_base + PCIE_ATU_CR2) as *mut u32, PCIE_ATU_ENABLE);
        
        // 6. ç­‰å¾… iATU ä½¿èƒ½ç”Ÿæ•ˆ (æœ€å¤šé‡è¯• 5 æ¬¡)
        for _ in 0..5 {
            let cr2 = ptr::read_volatile((dbi_base + PCIE_ATU_CR2) as *const u32);
            if cr2 & PCIE_ATU_ENABLE != 0 {
                return Ok(());
            }
            // å»¶æ—¶ 9ms
            arch::delay_ms(9);
        }
        
        Err("iATU enable timeout")
    }
}
```

### 3. å®ç°é…ç½®ç©ºé—´è®¿é—®

```rust
/// PCIe é…ç½®ç©ºé—´è®¿é—®ç»“æ„
pub struct PcieConfigAccess {
    dbi_base: usize,
    cfg_window_base: usize,
    cfg_window_size: usize,
}

impl PcieConfigAccess {
    pub fn new(dbi_base: usize, cfg_window_base: usize, cfg_window_size: usize) -> Self {
        Self {
            dbi_base,
            cfg_window_base,
            cfg_window_size,
        }
    }
    
    /// è¯»å–é…ç½®ç©ºé—´ DWORD
    pub fn read_config_dword(&self, bus: u8, dev: u8, func: u8, reg: u16) -> Result<u32, &'static str> {
        // 1. ç¼–ç  busdev
        let busdev: u64 = ((bus as u64) << 24) | ((dev as u64) << 19) | ((func as u64) << 16);
        
        // 2. ç¡®å®šé…ç½®ç©ºé—´ç±»å‹
        let cfg_type = if bus == 0 {
            PCIE_ATU_TYPE_CFG0  // Type 0: è®¿é—®åŒä¸€æ€»çº¿ä¸Šçš„è®¾å¤‡
        } else {
            PCIE_ATU_TYPE_CFG1  // Type 1: è®¿é—®ä¸‹æ¸¸æ€»çº¿ä¸Šçš„è®¾å¤‡
        };
        
        // 3. ğŸ”¥ å…³é”®æ­¥éª¤ï¼šé…ç½® iATU
        program_outbound_atu(
            self.dbi_base,
            0,  // ä½¿ç”¨ iATU region 0
            cfg_type,
            self.cfg_window_base as u64,
            busdev,
            self.cfg_window_size as u64,
        )?;
        
        // 4. é€šè¿‡é…ç½®çª—å£è¯»å– (ç°åœ¨ iATU å·²ç»é…ç½®å¥½äº†)
        let addr = (self.cfg_window_base + reg as usize) as *const u32;
        let value = unsafe { ptr::read_volatile(addr) };
        
        Ok(value)
    }
    
    /// å†™å…¥é…ç½®ç©ºé—´ DWORD
    pub fn write_config_dword(&self, bus: u8, dev: u8, func: u8, reg: u16, value: u32) -> Result<(), &'static str> {
        let busdev: u64 = ((bus as u64) << 24) | ((dev as u64) << 19) | ((func as u64) << 16);
        
        let cfg_type = if bus == 0 {
            PCIE_ATU_TYPE_CFG0
        } else {
            PCIE_ATU_TYPE_CFG1
        };
        
        program_outbound_atu(
            self.dbi_base,
            0,
            cfg_type,
            self.cfg_window_base as u64,
            busdev,
            self.cfg_window_size as u64,
        )?;
        
        let addr = (self.cfg_window_base + reg as usize) as *mut u32;
        unsafe { ptr::write_volatile(addr, value) };
        
        Ok(())
    }
    
    /// è¯»å– Vendor ID å’Œ Device ID
    pub fn read_vendor_device_id(&self, bus: u8, dev: u8, func: u8) -> Result<(u16, u16), &'static str> {
        let val = self.read_config_dword(bus, dev, func, 0x00)?;
        
        // æ£€æŸ¥æ˜¯å¦æœ‰æ•ˆ
        if val == 0xFFFFFFFF || val == 0 {
            return Err("No device present");
        }
        
        let vendor_id = (val & 0xFFFF) as u16;
        let device_id = ((val >> 16) & 0xFFFF) as u16;
        
        Ok((vendor_id, device_id))
    }
}
```

### 4. å®ç°è®¾å¤‡æ‰«æ

```rust
/// æ‰«æ PCIe æ€»çº¿
pub fn scan_pcie_bus(pcie: &PcieConfigAccess) {
    info!("=== å¼€å§‹æ‰«æ PCIe æ€»çº¿ ===");
    
    // æ‰«ææ€»çº¿ 0-255
    for bus in 0..=255u8 {
        // æ¯ä¸ªæ€»çº¿æœ€å¤š 32 ä¸ªè®¾å¤‡
        for dev in 0..32u8 {
            // æ¯ä¸ªè®¾å¤‡æœ€å¤š 8 ä¸ªåŠŸèƒ½
            for func in 0..8u8 {
                match pcie.read_vendor_device_id(bus, dev, func) {
                    Ok((vendor_id, device_id)) => {
                        info!(
                            "ğŸ‰ å‘ç°è®¾å¤‡: Bus {:02x}, Dev {:02x}, Func {:x} - {:04x}:{:04x}",
                            bus, dev, func, vendor_id, device_id
                        );
                        
                        // æ£€æŸ¥æ˜¯å¦æ˜¯ç½‘å¡
                        if let Ok(class_code) = pcie.read_config_dword(bus, dev, func, 0x08) {
                            let class = (class_code >> 24) as u8;
                            let subclass = ((class_code >> 16) & 0xFF) as u8;
                            
                            if class == 0x02 {  // Network controller
                                info!("  -> è¿™æ˜¯ä¸€ä¸ªç½‘ç»œæ§åˆ¶å™¨!");
                            }
                        }
                        
                        // å¦‚æœä¸æ˜¯å¤šåŠŸèƒ½è®¾å¤‡ï¼Œè·³è¿‡åç»­åŠŸèƒ½å·
                        if func == 0 {
                            if let Ok(header_type) = pcie.read_config_dword(bus, dev, func, 0x0C) {
                                let is_multi_function = ((header_type >> 16) & 0x80) != 0;
                                if !is_multi_function {
                                    break;
                                }
                            }
                        }
                    }
                    Err(_) => {
                        // æ²¡æœ‰è®¾å¤‡ï¼Œç»§ç»­
                        if func == 0 {
                            break;  // å¦‚æœåŠŸèƒ½ 0 ä¸å­˜åœ¨ï¼Œè·³è¿‡è¯¥è®¾å¤‡
                        }
                    }
                }
            }
        }
    }
    
    info!("=== PCIe æ€»çº¿æ‰«æå®Œæˆ ===");
}
```

### 5. ä½¿ç”¨ç¤ºä¾‹

```rust
pub fn init_pcie() {
    // ä»è®¾å¤‡æ ‘æˆ–ç¡¬ç¼–ç è·å–åœ°å€
    let dbi_base = 0xfe180000;
    let cfg_window_base = 0xf3000000;
    let cfg_window_size = 0x100000;  // 1MB
    
    // åˆ›å»ºé…ç½®ç©ºé—´è®¿é—®å¯¹è±¡
    let pcie = PcieConfigAccess::new(dbi_base, cfg_window_base, cfg_window_size);
    
    // æ‰«ææ€»çº¿
    scan_pcie_bus(&pcie);
    
    // ç›´æ¥è®¿é—®ç‰¹å®šè®¾å¤‡ (å¦‚æœçŸ¥é“ BDF)
    match pcie.read_vendor_device_id(31, 0, 0) {  // Bus 31, Dev 0, Func 0
        Ok((vendor_id, device_id)) => {
            info!("è®¾å¤‡ 31:00.0 - {:04x}:{:04x}", vendor_id, device_id);
            
            if vendor_id == 0x10ec && device_id == 0x8125 {
                info!("æ£€æµ‹åˆ° Realtek RTL8125 ç½‘å¡!");
                // åˆå§‹åŒ–é©±åŠ¨...
            }
        }
        Err(e) => warn!("æ— æ³•è®¿é—®è®¾å¤‡ 31:00.0: {}", e),
    }
}
```

### 6. å®Œæ•´çš„éªŒè¯ä»£ç 

```rust
/// æµ‹è¯• iATU é…ç½®æ˜¯å¦å·¥ä½œ
pub fn test_iatu() {
    let dbi_base = 0xfe180000;
    let cfg_base = 0xf3000000;
    
    info!("=== æµ‹è¯• iATU é…ç½® ===");
    
    // æµ‹è¯• 1: ä¸é…ç½® iATUï¼Œç›´æ¥è®¿é—®
    info!("Test 1: ç›´æ¥è®¿é—® (æœªé…ç½® iATU)");
    let val1 = unsafe { ptr::read_volatile(cfg_base as *const u32) };
    info!("  ç»“æœ: 0x{:08x} (é¢„æœŸ: 0xFFFFFFFF)", val1);
    
    // æµ‹è¯• 2: é…ç½® iATU åè®¿é—®
    info!("Test 2: é…ç½® iATU åè®¿é—® Bus 31, Dev 0, Func 0");
    let busdev: u64 = (31u64 << 24) | (0u64 << 19) | (0u64 << 16);
    
    match program_outbound_atu(
        dbi_base,
        0,
        PCIE_ATU_TYPE_CFG0,
        cfg_base as u64,
        busdev,
        0x100000,
    ) {
        Ok(_) => {
            let val2 = unsafe { ptr::read_volatile(cfg_base as *const u32) };
            info!("  ç»“æœ: 0x{:08x}", val2);
            
            if val2 != 0xFFFFFFFF && val2 != 0 {
                let vendor = val2 & 0xFFFF;
                let device = (val2 >> 16) & 0xFFFF;
                info!("  âœ… æˆåŠŸ! Vendor: 0x{:04x}, Device: 0x{:04x}", vendor, device);
            } else {
                warn!("  âŒ è¯»å–å¤±è´¥ï¼Œå¯èƒ½é“¾è·¯æœªè¿æ¥");
            }
        }
        Err(e) => error!("  âŒ iATU é…ç½®å¤±è´¥: {}", e),
    }
}
```

### 7. æ³¨æ„äº‹é¡¹

1. **å¿…é¡»å…ˆé…ç½® iATU æ‰èƒ½è®¿é—®**ï¼šæ¯æ¬¡è®¿é—®ä¸åŒçš„ BDF éƒ½éœ€è¦é‡æ–°é…ç½®

2. **è™šæ‹Ÿåœ°å€æ˜ å°„**ï¼šåœ¨è£¸æœºç¯å¢ƒä¸­ï¼Œç‰©ç†åœ°å€å°±æ˜¯è™šæ‹Ÿåœ°å€ï¼ˆå¦‚æœæ²¡å¼€å¯ MMUï¼‰

3. **è®¾å¤‡æ ‘åœ°å€**ï¼šä»è®¾å¤‡æ ‘ä¸­æ­£ç¡®è¯»å– DBI å’Œé…ç½®çª—å£çš„åœ°å€

4. **é”™è¯¯å¤„ç†**ï¼šiATU é…ç½®å¤±è´¥æ—¶è¦æœ‰è¶…æ—¶æœºåˆ¶

5. **æ€»çº¿ç¼–å·**ï¼šä½ çš„æ—¥å¿—æ˜¾ç¤º bus=31 (0x1f)ï¼Œä½† busdev æ˜¯ 0x31000000ï¼Œéœ€è¦éªŒè¯å®é™…çš„æ€»çº¿ç¼–å·

### 8. è°ƒè¯•æŠ€å·§

```rust
/// æ‰“å° iATU é…ç½®çŠ¶æ€
pub fn dump_iatu_config(dbi_base: usize, region: u32) {
    unsafe {
        ptr::write_volatile((dbi_base + PCIE_ATU_VIEWPORT) as *mut u32, region);
        
        let cr1 = ptr::read_volatile((dbi_base + PCIE_ATU_CR1) as *const u32);
        let cr2 = ptr::read_volatile((dbi_base + PCIE_ATU_CR2) as *const u32);
        let lower_base = ptr::read_volatile((dbi_base + PCIE_ATU_LOWER_BASE) as *const u32);
        let upper_base = ptr::read_volatile((dbi_base + PCIE_ATU_UPPER_BASE) as *const u32);
        let limit = ptr::read_volatile((dbi_base + PCIE_ATU_LIMIT) as *const u32);
        let lower_target = ptr::read_volatile((dbi_base + PCIE_ATU_LOWER_TARGET) as *const u32);
        let upper_target = ptr::read_volatile((dbi_base + PCIE_ATU_UPPER_TARGET) as *const u32);
        
        info!("iATU Region {} é…ç½®:", region);
        info!("  CR1 (Type):       0x{:08x}", cr1);
        info!("  CR2 (Enable):     0x{:08x} {}", cr2, if cr2 & PCIE_ATU_ENABLE != 0 { "âœ…" } else { "âŒ" });
        info!("  Base:             0x{:08x}_{:08x}", upper_base, lower_base);
        info!("  Limit:            0x{:08x}", limit);
        info!("  Target:           0x{:08x}_{:08x}", upper_target, lower_target);
    }
}
```

è¿™ä¸ªå®ç°å®Œå…¨å¤åˆ»äº† Linux é©±åŠ¨çš„é€»è¾‘ï¼Œç¡®ä¿æ¯æ¬¡è®¿é—®å‰éƒ½æ­£ç¡®é…ç½® iATUï¼

