|recop
clock_50 => clk.DATAB
key[0] => ~NO_FANOUT~
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
sw[0] => clk.OUTPUTSELECT
sw[0] => datapath:impl_datapath.reset
sw[0] => control_unit:impl_control_unit.reset
sw[0] => datapath:impl_datapath.debug_rf_reg_listen[0]
sw[0] => ledr[0].DATAIN
sw[1] => datapath:impl_datapath.debug_rf_reg_listen[1]
sw[1] => ledr[1].DATAIN
sw[2] => datapath:impl_datapath.debug_rf_reg_listen[2]
sw[2] => ledr[2].DATAIN
sw[3] => datapath:impl_datapath.debug_rf_reg_listen[3]
sw[3] => ledr[3].DATAIN
sw[4] => ledr[4].DATAIN
sw[5] => ledr[5].DATAIN
sw[6] => ledr[6].DATAIN
sw[7] => ledr[7].DATAIN
sw[8] => ledr[8].DATAIN
sw[9] => ledr[9].DATAIN
ledr[0] << sw[0].DB_MAX_OUTPUT_PORT_TYPE
ledr[1] << sw[1].DB_MAX_OUTPUT_PORT_TYPE
ledr[2] << sw[2].DB_MAX_OUTPUT_PORT_TYPE
ledr[3] << sw[3].DB_MAX_OUTPUT_PORT_TYPE
ledr[4] << sw[4].DB_MAX_OUTPUT_PORT_TYPE
ledr[5] << sw[5].DB_MAX_OUTPUT_PORT_TYPE
ledr[6] << sw[6].DB_MAX_OUTPUT_PORT_TYPE
ledr[7] << sw[7].DB_MAX_OUTPUT_PORT_TYPE
ledr[8] << sw[8].DB_MAX_OUTPUT_PORT_TYPE
ledr[9] << sw[9].DB_MAX_OUTPUT_PORT_TYPE
hex0[0] << Bcd2seg7:hex0_inst.conv_out[0]
hex0[1] << Bcd2seg7:hex0_inst.conv_out[1]
hex0[2] << Bcd2seg7:hex0_inst.conv_out[2]
hex0[3] << Bcd2seg7:hex0_inst.conv_out[3]
hex0[4] << Bcd2seg7:hex0_inst.conv_out[4]
hex0[5] << Bcd2seg7:hex0_inst.conv_out[5]
hex0[6] << Bcd2seg7:hex0_inst.conv_out[6]
hex1[0] << Bcd2seg7:hex1_inst.conv_out[0]
hex1[1] << Bcd2seg7:hex1_inst.conv_out[1]
hex1[2] << Bcd2seg7:hex1_inst.conv_out[2]
hex1[3] << Bcd2seg7:hex1_inst.conv_out[3]
hex1[4] << Bcd2seg7:hex1_inst.conv_out[4]
hex1[5] << Bcd2seg7:hex1_inst.conv_out[5]
hex1[6] << Bcd2seg7:hex1_inst.conv_out[6]
hex2[0] << Bcd2seg7:hex2_inst.conv_out[0]
hex2[1] << Bcd2seg7:hex2_inst.conv_out[1]
hex2[2] << Bcd2seg7:hex2_inst.conv_out[2]
hex2[3] << Bcd2seg7:hex2_inst.conv_out[3]
hex2[4] << Bcd2seg7:hex2_inst.conv_out[4]
hex2[5] << Bcd2seg7:hex2_inst.conv_out[5]
hex2[6] << Bcd2seg7:hex2_inst.conv_out[6]
hex3[0] << Bcd2seg7:hex3_inst.conv_out[0]
hex3[1] << Bcd2seg7:hex3_inst.conv_out[1]
hex3[2] << Bcd2seg7:hex3_inst.conv_out[2]
hex3[3] << Bcd2seg7:hex3_inst.conv_out[3]
hex3[4] << Bcd2seg7:hex3_inst.conv_out[4]
hex3[5] << Bcd2seg7:hex3_inst.conv_out[5]
hex3[6] << Bcd2seg7:hex3_inst.conv_out[6]
hex4[0] << Bcd2seg7:hex4_inst.conv_out[0]
hex4[1] << Bcd2seg7:hex4_inst.conv_out[1]
hex4[2] << Bcd2seg7:hex4_inst.conv_out[2]
hex4[3] << Bcd2seg7:hex4_inst.conv_out[3]
hex4[4] << Bcd2seg7:hex4_inst.conv_out[4]
hex4[5] << Bcd2seg7:hex4_inst.conv_out[5]
hex4[6] << Bcd2seg7:hex4_inst.conv_out[6]
hex5[0] << Bcd2seg7:hex5_inst.conv_out[0]
hex5[1] << Bcd2seg7:hex5_inst.conv_out[1]
hex5[2] << Bcd2seg7:hex5_inst.conv_out[2]
hex5[3] << Bcd2seg7:hex5_inst.conv_out[3]
hex5[4] << Bcd2seg7:hex5_inst.conv_out[4]
hex5[5] << Bcd2seg7:hex5_inst.conv_out[5]
hex5[6] << Bcd2seg7:hex5_inst.conv_out[6]


|recop|Bcd2seg7:hex0_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|recop|Bcd2seg7:hex1_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|recop|Bcd2seg7:hex2_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|recop|Bcd2seg7:hex3_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|recop|Bcd2seg7:hex4_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|recop|Bcd2seg7:hex5_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|recop|datapath:impl_datapath
clk => alu:impl_alu.clk
clk => fetch_inst_2[0].CLK
clk => fetch_inst_2[1].CLK
clk => fetch_inst_2[2].CLK
clk => fetch_inst_2[3].CLK
clk => fetch_inst_2[4].CLK
clk => fetch_inst_2[5].CLK
clk => fetch_inst_2[6].CLK
clk => fetch_inst_2[7].CLK
clk => fetch_inst_2[8].CLK
clk => fetch_inst_2[9].CLK
clk => fetch_inst_2[10].CLK
clk => fetch_inst_2[11].CLK
clk => fetch_inst_2[12].CLK
clk => fetch_inst_2[13].CLK
clk => fetch_inst_2[14].CLK
clk => fetch_inst_2[15].CLK
clk => fetch_inst_1[0].CLK
clk => fetch_inst_1[1].CLK
clk => fetch_inst_1[2].CLK
clk => fetch_inst_1[3].CLK
clk => fetch_inst_1[4].CLK
clk => fetch_inst_1[5].CLK
clk => fetch_inst_1[6].CLK
clk => fetch_inst_1[7].CLK
clk => fetch_inst_1[8].CLK
clk => fetch_inst_1[9].CLK
clk => fetch_inst_1[10].CLK
clk => fetch_inst_1[11].CLK
clk => fetch_inst_1[12].CLK
clk => fetch_inst_1[13].CLK
clk => fetch_inst_1[14].CLK
clk => fetch_inst_1[15].CLK
clk => prog_mem_in[0].CLK
clk => prog_mem_in[1].CLK
clk => prog_mem_in[2].CLK
clk => prog_mem_in[3].CLK
clk => prog_mem_in[4].CLK
clk => prog_mem_in[5].CLK
clk => prog_mem_in[6].CLK
clk => prog_mem_in[7].CLK
clk => prog_mem_in[8].CLK
clk => prog_mem_in[9].CLK
clk => prog_mem_in[10].CLK
clk => prog_mem_in[11].CLK
clk => prog_mem_in[12].CLK
clk => prog_mem_in[13].CLK
clk => prog_mem_in[14].CLK
clk => inst_fetched_signal.CLK
clk => regfile:impl_rf.clk
clk => prog_counter:impl_pc.clk
clk => inst_reg:impl_ir.clk
clk => prog_mem:impl_pm.clock
clk => data_mem:impl_dm.clock
clk => registers:impl_reg.clk
clk => fetch_state~1.DATAIN
reset => alu:impl_alu.reset
reset => regfile:impl_rf.init
reset => prog_counter:impl_pc.reset
reset => inst_reg:impl_ir.reset
reset => registers:impl_reg.reset
reset => fetch_state~3.DATAIN
reset => inst_fetched_signal.ENA
reset => prog_mem_in[14].ENA
reset => prog_mem_in[13].ENA
reset => prog_mem_in[12].ENA
reset => prog_mem_in[11].ENA
reset => prog_mem_in[10].ENA
reset => prog_mem_in[9].ENA
reset => prog_mem_in[8].ENA
reset => prog_mem_in[7].ENA
reset => prog_mem_in[6].ENA
reset => prog_mem_in[5].ENA
reset => prog_mem_in[4].ENA
reset => prog_mem_in[3].ENA
reset => prog_mem_in[2].ENA
reset => prog_mem_in[1].ENA
reset => prog_mem_in[0].ENA
reset => fetch_inst_1[15].ENA
reset => fetch_inst_1[14].ENA
reset => fetch_inst_1[13].ENA
reset => fetch_inst_1[12].ENA
reset => fetch_inst_1[11].ENA
reset => fetch_inst_1[10].ENA
reset => fetch_inst_1[9].ENA
reset => fetch_inst_1[8].ENA
reset => fetch_inst_1[7].ENA
reset => fetch_inst_1[6].ENA
reset => fetch_inst_1[5].ENA
reset => fetch_inst_1[4].ENA
reset => fetch_inst_1[3].ENA
reset => fetch_inst_1[2].ENA
reset => fetch_inst_1[1].ENA
reset => fetch_inst_1[0].ENA
reset => fetch_inst_2[15].ENA
reset => fetch_inst_2[14].ENA
reset => fetch_inst_2[13].ENA
reset => fetch_inst_2[12].ENA
reset => fetch_inst_2[11].ENA
reset => fetch_inst_2[10].ENA
reset => fetch_inst_2[9].ENA
reset => fetch_inst_2[8].ENA
reset => fetch_inst_2[7].ENA
reset => fetch_inst_2[6].ENA
reset => fetch_inst_2[5].ENA
reset => fetch_inst_2[4].ENA
reset => fetch_inst_2[3].ENA
reset => fetch_inst_2[2].ENA
reset => fetch_inst_2[1].ENA
reset => fetch_inst_2[0].ENA
dm_sel_addr[0] => Equal5.IN1
dm_sel_addr[0] => Equal6.IN0
dm_sel_addr[0] => Equal7.IN1
dm_sel_addr[0] => Equal8.IN1
dm_sel_addr[1] => Equal5.IN0
dm_sel_addr[1] => Equal6.IN1
dm_sel_addr[1] => Equal7.IN0
dm_sel_addr[1] => Equal8.IN0
dm_sel_in[0] => Equal9.IN1
dm_sel_in[0] => Equal10.IN0
dm_sel_in[0] => Equal11.IN1
dm_sel_in[0] => Equal12.IN1
dm_sel_in[1] => Equal9.IN0
dm_sel_in[1] => Equal10.IN1
dm_sel_in[1] => Equal11.IN0
dm_sel_in[1] => Equal12.IN0
dm_write => data_mem:impl_dm.wren
ir_fetch_start => fetch_state.OUTPUTSELECT
ir_fetch_start => fetch_state.OUTPUTSELECT
ir_fetch_start => fetch_state.OUTPUTSELECT
ir_fetch_start => fetch_state.OUTPUTSELECT
rf_sel_in[0] => regfile:impl_rf.rf_input_sel[0]
rf_sel_in[1] => regfile:impl_rf.rf_input_sel[1]
rf_sel_in[2] => regfile:impl_rf.rf_input_sel[2]
rf_write_flag => regfile:impl_rf.ld_r
pc_write_flag => prog_counter:impl_pc.pc_write_flag
pc_mode[0] => prog_counter:impl_pc.pc_mode[0]
pc_mode[0] => Equal1.IN1
pc_mode[0] => Equal2.IN1
pc_mode[1] => prog_counter:impl_pc.pc_mode[1]
pc_mode[1] => Equal1.IN0
pc_mode[1] => Equal2.IN0
alu_clr_z_flag => alu:impl_alu.clr_z_flag
alu_operation[0] => alu:impl_alu.alu_operation[0]
alu_operation[1] => alu:impl_alu.alu_operation[1]
alu_operation[2] => alu:impl_alu.alu_operation[2]
alu_sel_op1[0] => alu:impl_alu.alu_op1_sel[0]
alu_sel_op1[1] => alu:impl_alu.alu_op1_sel[1]
alu_sel_op2 => alu:impl_alu.alu_op2_sel
dpcr_write_flag => ~NO_FANOUT~
dpcr_sel => ~NO_FANOUT~
sop_write => registers:impl_reg.sop_wr
alu_z_flag <= alu:impl_alu.z_flag
alu_result[0] <= alu:impl_alu.alu_result[0]
alu_result[1] <= alu:impl_alu.alu_result[1]
alu_result[2] <= alu:impl_alu.alu_result[2]
alu_result[3] <= alu:impl_alu.alu_result[3]
alu_result[4] <= alu:impl_alu.alu_result[4]
alu_result[5] <= alu:impl_alu.alu_result[5]
alu_result[6] <= alu:impl_alu.alu_result[6]
alu_result[7] <= alu:impl_alu.alu_result[7]
alu_result[8] <= alu:impl_alu.alu_result[8]
alu_result[9] <= alu:impl_alu.alu_result[9]
alu_result[10] <= alu:impl_alu.alu_result[10]
alu_result[11] <= alu:impl_alu.alu_result[11]
alu_result[12] <= alu:impl_alu.alu_result[12]
alu_result[13] <= alu:impl_alu.alu_result[13]
alu_result[14] <= alu:impl_alu.alu_result[14]
alu_result[15] <= alu:impl_alu.alu_result[15]
ir_opcode[0] <= inst_reg:impl_ir.opcode[0]
ir_opcode[1] <= inst_reg:impl_ir.opcode[1]
ir_opcode[2] <= inst_reg:impl_ir.opcode[2]
ir_opcode[3] <= inst_reg:impl_ir.opcode[3]
ir_opcode[4] <= inst_reg:impl_ir.opcode[4]
ir_opcode[5] <= inst_reg:impl_ir.opcode[5]
ir_opcode[6] <= inst_reg:impl_ir.opcode[6]
ir_opcode[7] <= inst_reg:impl_ir.opcode[7]
inst_fetched <= inst_fetched_signal.DB_MAX_OUTPUT_PORT_TYPE
rz_empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
debug_pc_out[0] <= prog_counter:impl_pc.pc_out[0]
debug_pc_out[1] <= prog_counter:impl_pc.pc_out[1]
debug_pc_out[2] <= prog_counter:impl_pc.pc_out[2]
debug_pc_out[3] <= prog_counter:impl_pc.pc_out[3]
debug_pc_out[4] <= prog_counter:impl_pc.pc_out[4]
debug_pc_out[5] <= prog_counter:impl_pc.pc_out[5]
debug_pc_out[6] <= prog_counter:impl_pc.pc_out[6]
debug_pc_out[7] <= prog_counter:impl_pc.pc_out[7]
debug_pc_out[8] <= prog_counter:impl_pc.pc_out[8]
debug_pc_out[9] <= prog_counter:impl_pc.pc_out[9]
debug_pc_out[10] <= prog_counter:impl_pc.pc_out[10]
debug_pc_out[11] <= prog_counter:impl_pc.pc_out[11]
debug_pc_out[12] <= prog_counter:impl_pc.pc_out[12]
debug_pc_out[13] <= prog_counter:impl_pc.pc_out[13]
debug_pc_out[14] <= prog_counter:impl_pc.pc_out[14]
debug_fetch_state[0] <= debug_fetch_state.DB_MAX_OUTPUT_PORT_TYPE
debug_fetch_state[1] <= debug_fetch_state.DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[0] <= fetch_inst_2[0].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[1] <= fetch_inst_2[1].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[2] <= fetch_inst_2[2].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[3] <= fetch_inst_2[3].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[4] <= fetch_inst_2[4].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[5] <= fetch_inst_2[5].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[6] <= fetch_inst_2[6].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[7] <= fetch_inst_2[7].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[8] <= fetch_inst_2[8].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[9] <= fetch_inst_2[9].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[10] <= fetch_inst_2[10].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[11] <= fetch_inst_2[11].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[12] <= fetch_inst_2[12].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[13] <= fetch_inst_2[13].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[14] <= fetch_inst_2[14].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[15] <= fetch_inst_2[15].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[16] <= fetch_inst_1[0].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[17] <= fetch_inst_1[1].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[18] <= fetch_inst_1[2].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[19] <= fetch_inst_1[3].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[20] <= fetch_inst_1[4].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[21] <= fetch_inst_1[5].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[22] <= fetch_inst_1[6].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[23] <= fetch_inst_1[7].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[24] <= fetch_inst_1[8].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[25] <= fetch_inst_1[9].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[26] <= fetch_inst_1[10].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[27] <= fetch_inst_1[11].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[28] <= fetch_inst_1[12].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[29] <= fetch_inst_1[13].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[30] <= fetch_inst_1[14].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[31] <= fetch_inst_1[15].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[0] <= prog_mem_in[0].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[1] <= prog_mem_in[1].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[2] <= prog_mem_in[2].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[3] <= prog_mem_in[3].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[4] <= prog_mem_in[4].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[5] <= prog_mem_in[5].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[6] <= prog_mem_in[6].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[7] <= prog_mem_in[7].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[8] <= prog_mem_in[8].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[9] <= prog_mem_in[9].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[10] <= prog_mem_in[10].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[11] <= prog_mem_in[11].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[12] <= prog_mem_in[12].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[13] <= prog_mem_in[13].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[14] <= prog_mem_in[14].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_out[0] <= prog_mem:impl_pm.q[0]
debug_prog_mem_out[1] <= prog_mem:impl_pm.q[1]
debug_prog_mem_out[2] <= prog_mem:impl_pm.q[2]
debug_prog_mem_out[3] <= prog_mem:impl_pm.q[3]
debug_prog_mem_out[4] <= prog_mem:impl_pm.q[4]
debug_prog_mem_out[5] <= prog_mem:impl_pm.q[5]
debug_prog_mem_out[6] <= prog_mem:impl_pm.q[6]
debug_prog_mem_out[7] <= prog_mem:impl_pm.q[7]
debug_prog_mem_out[8] <= prog_mem:impl_pm.q[8]
debug_prog_mem_out[9] <= prog_mem:impl_pm.q[9]
debug_prog_mem_out[10] <= prog_mem:impl_pm.q[10]
debug_prog_mem_out[11] <= prog_mem:impl_pm.q[11]
debug_prog_mem_out[12] <= prog_mem:impl_pm.q[12]
debug_prog_mem_out[13] <= prog_mem:impl_pm.q[13]
debug_prog_mem_out[14] <= prog_mem:impl_pm.q[14]
debug_prog_mem_out[15] <= prog_mem:impl_pm.q[15]
debug_rx_addr[0] <= inst_reg:impl_ir.rx[0]
debug_rx_addr[1] <= inst_reg:impl_ir.rx[1]
debug_rx_addr[2] <= inst_reg:impl_ir.rx[2]
debug_rx_addr[3] <= inst_reg:impl_ir.rx[3]
debug_rz_addr[0] <= inst_reg:impl_ir.rz[0]
debug_rz_addr[1] <= inst_reg:impl_ir.rz[1]
debug_rz_addr[2] <= inst_reg:impl_ir.rz[2]
debug_rz_addr[3] <= inst_reg:impl_ir.rz[3]
debug_rx_value[0] <= regfile:impl_rf.rx[0]
debug_rx_value[1] <= regfile:impl_rf.rx[1]
debug_rx_value[2] <= regfile:impl_rf.rx[2]
debug_rx_value[3] <= regfile:impl_rf.rx[3]
debug_rx_value[4] <= regfile:impl_rf.rx[4]
debug_rx_value[5] <= regfile:impl_rf.rx[5]
debug_rx_value[6] <= regfile:impl_rf.rx[6]
debug_rx_value[7] <= regfile:impl_rf.rx[7]
debug_rx_value[8] <= regfile:impl_rf.rx[8]
debug_rx_value[9] <= regfile:impl_rf.rx[9]
debug_rx_value[10] <= regfile:impl_rf.rx[10]
debug_rx_value[11] <= regfile:impl_rf.rx[11]
debug_rx_value[12] <= regfile:impl_rf.rx[12]
debug_rx_value[13] <= regfile:impl_rf.rx[13]
debug_rx_value[14] <= regfile:impl_rf.rx[14]
debug_rx_value[15] <= regfile:impl_rf.rx[15]
debug_rz_value[0] <= regfile:impl_rf.rz[0]
debug_rz_value[1] <= regfile:impl_rf.rz[1]
debug_rz_value[2] <= regfile:impl_rf.rz[2]
debug_rz_value[3] <= regfile:impl_rf.rz[3]
debug_rz_value[4] <= regfile:impl_rf.rz[4]
debug_rz_value[5] <= regfile:impl_rf.rz[5]
debug_rz_value[6] <= regfile:impl_rf.rz[6]
debug_rz_value[7] <= regfile:impl_rf.rz[7]
debug_rz_value[8] <= regfile:impl_rf.rz[8]
debug_rz_value[9] <= regfile:impl_rf.rz[9]
debug_rz_value[10] <= regfile:impl_rf.rz[10]
debug_rz_value[11] <= regfile:impl_rf.rz[11]
debug_rz_value[12] <= regfile:impl_rf.rz[12]
debug_rz_value[13] <= regfile:impl_rf.rz[13]
debug_rz_value[14] <= regfile:impl_rf.rz[14]
debug_rz_value[15] <= regfile:impl_rf.rz[15]
debug_ir_operand[0] <= inst_reg:impl_ir.operand[0]
debug_ir_operand[1] <= inst_reg:impl_ir.operand[1]
debug_ir_operand[2] <= inst_reg:impl_ir.operand[2]
debug_ir_operand[3] <= inst_reg:impl_ir.operand[3]
debug_ir_operand[4] <= inst_reg:impl_ir.operand[4]
debug_ir_operand[5] <= inst_reg:impl_ir.operand[5]
debug_ir_operand[6] <= inst_reg:impl_ir.operand[6]
debug_ir_operand[7] <= inst_reg:impl_ir.operand[7]
debug_ir_operand[8] <= inst_reg:impl_ir.operand[8]
debug_ir_operand[9] <= inst_reg:impl_ir.operand[9]
debug_ir_operand[10] <= inst_reg:impl_ir.operand[10]
debug_ir_operand[11] <= inst_reg:impl_ir.operand[11]
debug_ir_operand[12] <= inst_reg:impl_ir.operand[12]
debug_ir_operand[13] <= inst_reg:impl_ir.operand[13]
debug_ir_operand[14] <= inst_reg:impl_ir.operand[14]
debug_ir_operand[15] <= inst_reg:impl_ir.operand[15]
debug_rf_reg_listen[0] => regfile:impl_rf.debug_rf_reg_listen[0]
debug_rf_reg_listen[1] => regfile:impl_rf.debug_rf_reg_listen[1]
debug_rf_reg_listen[2] => regfile:impl_rf.debug_rf_reg_listen[2]
debug_rf_reg_listen[3] => regfile:impl_rf.debug_rf_reg_listen[3]
debug_rf_reg_result[0] <= regfile:impl_rf.debug_rf_reg_result[0]
debug_rf_reg_result[1] <= regfile:impl_rf.debug_rf_reg_result[1]
debug_rf_reg_result[2] <= regfile:impl_rf.debug_rf_reg_result[2]
debug_rf_reg_result[3] <= regfile:impl_rf.debug_rf_reg_result[3]
debug_rf_reg_result[4] <= regfile:impl_rf.debug_rf_reg_result[4]
debug_rf_reg_result[5] <= regfile:impl_rf.debug_rf_reg_result[5]
debug_rf_reg_result[6] <= regfile:impl_rf.debug_rf_reg_result[6]
debug_rf_reg_result[7] <= regfile:impl_rf.debug_rf_reg_result[7]
debug_rf_reg_result[8] <= regfile:impl_rf.debug_rf_reg_result[8]
debug_rf_reg_result[9] <= regfile:impl_rf.debug_rf_reg_result[9]
debug_rf_reg_result[10] <= regfile:impl_rf.debug_rf_reg_result[10]
debug_rf_reg_result[11] <= regfile:impl_rf.debug_rf_reg_result[11]
debug_rf_reg_result[12] <= regfile:impl_rf.debug_rf_reg_result[12]
debug_rf_reg_result[13] <= regfile:impl_rf.debug_rf_reg_result[13]
debug_rf_reg_result[14] <= regfile:impl_rf.debug_rf_reg_result[14]
debug_rf_reg_result[15] <= regfile:impl_rf.debug_rf_reg_result[15]


|recop|datapath:impl_datapath|alu:impl_alu
clk => z_flag~reg0.CLK
z_flag <= z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] => Mux16.IN10
alu_operation[0] => Mux17.IN10
alu_operation[0] => Mux18.IN10
alu_operation[0] => Mux19.IN10
alu_operation[0] => Mux20.IN10
alu_operation[0] => Mux21.IN10
alu_operation[0] => Mux22.IN10
alu_operation[0] => Mux23.IN10
alu_operation[0] => Mux24.IN10
alu_operation[0] => Mux25.IN10
alu_operation[0] => Mux26.IN10
alu_operation[0] => Mux27.IN10
alu_operation[0] => Mux28.IN10
alu_operation[0] => Mux29.IN10
alu_operation[0] => Mux30.IN10
alu_operation[0] => Mux31.IN10
alu_operation[0] => Mux32.IN10
alu_operation[1] => Mux16.IN9
alu_operation[1] => Mux17.IN9
alu_operation[1] => Mux18.IN9
alu_operation[1] => Mux19.IN9
alu_operation[1] => Mux20.IN9
alu_operation[1] => Mux21.IN9
alu_operation[1] => Mux22.IN9
alu_operation[1] => Mux23.IN9
alu_operation[1] => Mux24.IN9
alu_operation[1] => Mux25.IN9
alu_operation[1] => Mux26.IN9
alu_operation[1] => Mux27.IN9
alu_operation[1] => Mux28.IN9
alu_operation[1] => Mux29.IN9
alu_operation[1] => Mux30.IN9
alu_operation[1] => Mux31.IN9
alu_operation[1] => Mux32.IN9
alu_operation[2] => Mux16.IN8
alu_operation[2] => Mux17.IN8
alu_operation[2] => Mux18.IN8
alu_operation[2] => Mux19.IN8
alu_operation[2] => Mux20.IN8
alu_operation[2] => Mux21.IN8
alu_operation[2] => Mux22.IN8
alu_operation[2] => Mux23.IN8
alu_operation[2] => Mux24.IN8
alu_operation[2] => Mux25.IN8
alu_operation[2] => Mux26.IN8
alu_operation[2] => Mux27.IN8
alu_operation[2] => Mux28.IN8
alu_operation[2] => Mux29.IN8
alu_operation[2] => Mux30.IN8
alu_operation[2] => Mux31.IN8
alu_operation[2] => Mux32.IN8
alu_operation[2] => z_flag.OUTPUTSELECT
alu_op1_sel[0] => Mux0.IN3
alu_op1_sel[0] => Mux1.IN3
alu_op1_sel[0] => Mux2.IN3
alu_op1_sel[0] => Mux3.IN3
alu_op1_sel[0] => Mux4.IN3
alu_op1_sel[0] => Mux5.IN3
alu_op1_sel[0] => Mux6.IN3
alu_op1_sel[0] => Mux7.IN3
alu_op1_sel[0] => Mux8.IN3
alu_op1_sel[0] => Mux9.IN3
alu_op1_sel[0] => Mux10.IN3
alu_op1_sel[0] => Mux11.IN3
alu_op1_sel[0] => Mux12.IN3
alu_op1_sel[0] => Mux13.IN3
alu_op1_sel[0] => Mux14.IN3
alu_op1_sel[0] => Mux15.IN3
alu_op1_sel[1] => Mux0.IN2
alu_op1_sel[1] => Mux1.IN2
alu_op1_sel[1] => Mux2.IN2
alu_op1_sel[1] => Mux3.IN2
alu_op1_sel[1] => Mux4.IN2
alu_op1_sel[1] => Mux5.IN2
alu_op1_sel[1] => Mux6.IN2
alu_op1_sel[1] => Mux7.IN2
alu_op1_sel[1] => Mux8.IN2
alu_op1_sel[1] => Mux9.IN2
alu_op1_sel[1] => Mux10.IN2
alu_op1_sel[1] => Mux11.IN2
alu_op1_sel[1] => Mux12.IN2
alu_op1_sel[1] => Mux13.IN2
alu_op1_sel[1] => Mux14.IN2
alu_op1_sel[1] => Mux15.IN2
alu_op2_sel => operand_2[15].OUTPUTSELECT
alu_op2_sel => operand_2[14].OUTPUTSELECT
alu_op2_sel => operand_2[13].OUTPUTSELECT
alu_op2_sel => operand_2[12].OUTPUTSELECT
alu_op2_sel => operand_2[11].OUTPUTSELECT
alu_op2_sel => operand_2[10].OUTPUTSELECT
alu_op2_sel => operand_2[9].OUTPUTSELECT
alu_op2_sel => operand_2[8].OUTPUTSELECT
alu_op2_sel => operand_2[7].OUTPUTSELECT
alu_op2_sel => operand_2[6].OUTPUTSELECT
alu_op2_sel => operand_2[5].OUTPUTSELECT
alu_op2_sel => operand_2[4].OUTPUTSELECT
alu_op2_sel => operand_2[3].OUTPUTSELECT
alu_op2_sel => operand_2[2].OUTPUTSELECT
alu_op2_sel => operand_2[1].OUTPUTSELECT
alu_op2_sel => operand_2[0].OUTPUTSELECT
alu_carry => ~NO_FANOUT~
alu_result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
rx[0] => Mux15.IN4
rx[0] => operand_2[0].DATAB
rx[1] => Mux14.IN4
rx[1] => operand_2[1].DATAB
rx[2] => Mux13.IN4
rx[2] => operand_2[2].DATAB
rx[3] => Mux12.IN4
rx[3] => operand_2[3].DATAB
rx[4] => Mux11.IN4
rx[4] => operand_2[4].DATAB
rx[5] => Mux10.IN4
rx[5] => operand_2[5].DATAB
rx[6] => Mux9.IN4
rx[6] => operand_2[6].DATAB
rx[7] => Mux8.IN4
rx[7] => operand_2[7].DATAB
rx[8] => Mux7.IN4
rx[8] => operand_2[8].DATAB
rx[9] => Mux6.IN4
rx[9] => operand_2[9].DATAB
rx[10] => Mux5.IN4
rx[10] => operand_2[10].DATAB
rx[11] => Mux4.IN4
rx[11] => operand_2[11].DATAB
rx[12] => Mux3.IN4
rx[12] => operand_2[12].DATAB
rx[13] => Mux2.IN4
rx[13] => operand_2[13].DATAB
rx[14] => Mux1.IN4
rx[14] => operand_2[14].DATAB
rx[15] => Mux0.IN4
rx[15] => operand_2[15].DATAB
rz[0] => operand_2[0].DATAA
rz[1] => operand_2[1].DATAA
rz[2] => operand_2[2].DATAA
rz[3] => operand_2[3].DATAA
rz[4] => operand_2[4].DATAA
rz[5] => operand_2[5].DATAA
rz[6] => operand_2[6].DATAA
rz[7] => operand_2[7].DATAA
rz[8] => operand_2[8].DATAA
rz[9] => operand_2[9].DATAA
rz[10] => operand_2[10].DATAA
rz[11] => operand_2[11].DATAA
rz[12] => operand_2[12].DATAA
rz[13] => operand_2[13].DATAA
rz[14] => operand_2[14].DATAA
rz[15] => operand_2[15].DATAA
ir_operand[0] => Mux15.IN5
ir_operand[1] => Mux14.IN5
ir_operand[2] => Mux13.IN5
ir_operand[3] => Mux12.IN5
ir_operand[4] => Mux11.IN5
ir_operand[5] => Mux10.IN5
ir_operand[6] => Mux9.IN5
ir_operand[7] => Mux8.IN5
ir_operand[8] => Mux7.IN5
ir_operand[9] => Mux6.IN5
ir_operand[10] => Mux5.IN5
ir_operand[11] => Mux4.IN5
ir_operand[12] => Mux3.IN5
ir_operand[13] => Mux2.IN5
ir_operand[14] => Mux1.IN5
ir_operand[15] => Mux0.IN5
clr_z_flag => z_flag.OUTPUTSELECT
reset => z_flag~reg0.ACLR


|recop|datapath:impl_datapath|regfile:impl_rf
clk => debug_rf_reg_result[0]~reg0.CLK
clk => debug_rf_reg_result[1]~reg0.CLK
clk => debug_rf_reg_result[2]~reg0.CLK
clk => debug_rf_reg_result[3]~reg0.CLK
clk => debug_rf_reg_result[4]~reg0.CLK
clk => debug_rf_reg_result[5]~reg0.CLK
clk => debug_rf_reg_result[6]~reg0.CLK
clk => debug_rf_reg_result[7]~reg0.CLK
clk => debug_rf_reg_result[8]~reg0.CLK
clk => debug_rf_reg_result[9]~reg0.CLK
clk => debug_rf_reg_result[10]~reg0.CLK
clk => debug_rf_reg_result[11]~reg0.CLK
clk => debug_rf_reg_result[12]~reg0.CLK
clk => debug_rf_reg_result[13]~reg0.CLK
clk => debug_rf_reg_result[14]~reg0.CLK
clk => debug_rf_reg_result[15]~reg0.CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
init => regs[0][0].ACLR
init => regs[0][1].ACLR
init => regs[0][2].ACLR
init => regs[0][3].ACLR
init => regs[0][4].ACLR
init => regs[0][5].ACLR
init => regs[0][6].ACLR
init => regs[0][7].ACLR
init => regs[0][8].ACLR
init => regs[0][9].ACLR
init => regs[0][10].ACLR
init => regs[0][11].ACLR
init => regs[0][12].ACLR
init => regs[0][13].ACLR
init => regs[0][14].ACLR
init => regs[0][15].ACLR
init => regs[1][0].ACLR
init => regs[1][1].ACLR
init => regs[1][2].ACLR
init => regs[1][3].ACLR
init => regs[1][4].ACLR
init => regs[1][5].ACLR
init => regs[1][6].ACLR
init => regs[1][7].ACLR
init => regs[1][8].ACLR
init => regs[1][9].ACLR
init => regs[1][10].ACLR
init => regs[1][11].ACLR
init => regs[1][12].ACLR
init => regs[1][13].ACLR
init => regs[1][14].ACLR
init => regs[1][15].ACLR
init => regs[2][0].ACLR
init => regs[2][1].ACLR
init => regs[2][2].ACLR
init => regs[2][3].ACLR
init => regs[2][4].ACLR
init => regs[2][5].ACLR
init => regs[2][6].ACLR
init => regs[2][7].ACLR
init => regs[2][8].ACLR
init => regs[2][9].ACLR
init => regs[2][10].ACLR
init => regs[2][11].ACLR
init => regs[2][12].ACLR
init => regs[2][13].ACLR
init => regs[2][14].ACLR
init => regs[2][15].ACLR
init => regs[3][0].ACLR
init => regs[3][1].ACLR
init => regs[3][2].ACLR
init => regs[3][3].ACLR
init => regs[3][4].ACLR
init => regs[3][5].ACLR
init => regs[3][6].ACLR
init => regs[3][7].ACLR
init => regs[3][8].ACLR
init => regs[3][9].ACLR
init => regs[3][10].ACLR
init => regs[3][11].ACLR
init => regs[3][12].ACLR
init => regs[3][13].ACLR
init => regs[3][14].ACLR
init => regs[3][15].ACLR
init => regs[4][0].ACLR
init => regs[4][1].ACLR
init => regs[4][2].ACLR
init => regs[4][3].ACLR
init => regs[4][4].ACLR
init => regs[4][5].ACLR
init => regs[4][6].ACLR
init => regs[4][7].ACLR
init => regs[4][8].ACLR
init => regs[4][9].ACLR
init => regs[4][10].ACLR
init => regs[4][11].ACLR
init => regs[4][12].ACLR
init => regs[4][13].ACLR
init => regs[4][14].ACLR
init => regs[4][15].ACLR
init => regs[5][0].ACLR
init => regs[5][1].ACLR
init => regs[5][2].ACLR
init => regs[5][3].ACLR
init => regs[5][4].ACLR
init => regs[5][5].ACLR
init => regs[5][6].ACLR
init => regs[5][7].ACLR
init => regs[5][8].ACLR
init => regs[5][9].ACLR
init => regs[5][10].ACLR
init => regs[5][11].ACLR
init => regs[5][12].ACLR
init => regs[5][13].ACLR
init => regs[5][14].ACLR
init => regs[5][15].ACLR
init => regs[6][0].ACLR
init => regs[6][1].ACLR
init => regs[6][2].ACLR
init => regs[6][3].ACLR
init => regs[6][4].ACLR
init => regs[6][5].ACLR
init => regs[6][6].ACLR
init => regs[6][7].ACLR
init => regs[6][8].ACLR
init => regs[6][9].ACLR
init => regs[6][10].ACLR
init => regs[6][11].ACLR
init => regs[6][12].ACLR
init => regs[6][13].ACLR
init => regs[6][14].ACLR
init => regs[6][15].ACLR
init => regs[7][0].ACLR
init => regs[7][1].ACLR
init => regs[7][2].ACLR
init => regs[7][3].ACLR
init => regs[7][4].ACLR
init => regs[7][5].ACLR
init => regs[7][6].ACLR
init => regs[7][7].ACLR
init => regs[7][8].ACLR
init => regs[7][9].ACLR
init => regs[7][10].ACLR
init => regs[7][11].ACLR
init => regs[7][12].ACLR
init => regs[7][13].ACLR
init => regs[7][14].ACLR
init => regs[7][15].ACLR
init => regs[8][0].ACLR
init => regs[8][1].ACLR
init => regs[8][2].ACLR
init => regs[8][3].ACLR
init => regs[8][4].ACLR
init => regs[8][5].ACLR
init => regs[8][6].ACLR
init => regs[8][7].ACLR
init => regs[8][8].ACLR
init => regs[8][9].ACLR
init => regs[8][10].ACLR
init => regs[8][11].ACLR
init => regs[8][12].ACLR
init => regs[8][13].ACLR
init => regs[8][14].ACLR
init => regs[8][15].ACLR
init => regs[9][0].ACLR
init => regs[9][1].ACLR
init => regs[9][2].ACLR
init => regs[9][3].ACLR
init => regs[9][4].ACLR
init => regs[9][5].ACLR
init => regs[9][6].ACLR
init => regs[9][7].ACLR
init => regs[9][8].ACLR
init => regs[9][9].ACLR
init => regs[9][10].ACLR
init => regs[9][11].ACLR
init => regs[9][12].ACLR
init => regs[9][13].ACLR
init => regs[9][14].ACLR
init => regs[9][15].ACLR
init => regs[10][0].ACLR
init => regs[10][1].ACLR
init => regs[10][2].ACLR
init => regs[10][3].ACLR
init => regs[10][4].ACLR
init => regs[10][5].ACLR
init => regs[10][6].ACLR
init => regs[10][7].ACLR
init => regs[10][8].ACLR
init => regs[10][9].ACLR
init => regs[10][10].ACLR
init => regs[10][11].ACLR
init => regs[10][12].ACLR
init => regs[10][13].ACLR
init => regs[10][14].ACLR
init => regs[10][15].ACLR
init => regs[11][0].ACLR
init => regs[11][1].ACLR
init => regs[11][2].ACLR
init => regs[11][3].ACLR
init => regs[11][4].ACLR
init => regs[11][5].ACLR
init => regs[11][6].ACLR
init => regs[11][7].ACLR
init => regs[11][8].ACLR
init => regs[11][9].ACLR
init => regs[11][10].ACLR
init => regs[11][11].ACLR
init => regs[11][12].ACLR
init => regs[11][13].ACLR
init => regs[11][14].ACLR
init => regs[11][15].ACLR
init => regs[12][0].ACLR
init => regs[12][1].ACLR
init => regs[12][2].ACLR
init => regs[12][3].ACLR
init => regs[12][4].ACLR
init => regs[12][5].ACLR
init => regs[12][6].ACLR
init => regs[12][7].ACLR
init => regs[12][8].ACLR
init => regs[12][9].ACLR
init => regs[12][10].ACLR
init => regs[12][11].ACLR
init => regs[12][12].ACLR
init => regs[12][13].ACLR
init => regs[12][14].ACLR
init => regs[12][15].ACLR
init => regs[13][0].ACLR
init => regs[13][1].ACLR
init => regs[13][2].ACLR
init => regs[13][3].ACLR
init => regs[13][4].ACLR
init => regs[13][5].ACLR
init => regs[13][6].ACLR
init => regs[13][7].ACLR
init => regs[13][8].ACLR
init => regs[13][9].ACLR
init => regs[13][10].ACLR
init => regs[13][11].ACLR
init => regs[13][12].ACLR
init => regs[13][13].ACLR
init => regs[13][14].ACLR
init => regs[13][15].ACLR
init => regs[14][0].ACLR
init => regs[14][1].ACLR
init => regs[14][2].ACLR
init => regs[14][3].ACLR
init => regs[14][4].ACLR
init => regs[14][5].ACLR
init => regs[14][6].ACLR
init => regs[14][7].ACLR
init => regs[14][8].ACLR
init => regs[14][9].ACLR
init => regs[14][10].ACLR
init => regs[14][11].ACLR
init => regs[14][12].ACLR
init => regs[14][13].ACLR
init => regs[14][14].ACLR
init => regs[14][15].ACLR
init => regs[15][0].ACLR
init => regs[15][1].ACLR
init => regs[15][2].ACLR
init => regs[15][3].ACLR
init => regs[15][4].ACLR
init => regs[15][5].ACLR
init => regs[15][6].ACLR
init => regs[15][7].ACLR
init => regs[15][8].ACLR
init => regs[15][9].ACLR
init => regs[15][10].ACLR
init => regs[15][11].ACLR
init => regs[15][12].ACLR
init => regs[15][13].ACLR
init => regs[15][14].ACLR
init => regs[15][15].ACLR
init => debug_rf_reg_result[0]~reg0.ENA
init => debug_rf_reg_result[15]~reg0.ENA
init => debug_rf_reg_result[14]~reg0.ENA
init => debug_rf_reg_result[13]~reg0.ENA
init => debug_rf_reg_result[12]~reg0.ENA
init => debug_rf_reg_result[11]~reg0.ENA
init => debug_rf_reg_result[10]~reg0.ENA
init => debug_rf_reg_result[9]~reg0.ENA
init => debug_rf_reg_result[8]~reg0.ENA
init => debug_rf_reg_result[7]~reg0.ENA
init => debug_rf_reg_result[6]~reg0.ENA
init => debug_rf_reg_result[5]~reg0.ENA
init => debug_rf_reg_result[4]~reg0.ENA
init => debug_rf_reg_result[3]~reg0.ENA
init => debug_rf_reg_result[2]~reg0.ENA
init => debug_rf_reg_result[1]~reg0.ENA
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => debug_rf_reg_result.OUTPUTSELECT
ld_r => regs[15][15].ENA
ld_r => regs[15][14].ENA
ld_r => regs[15][13].ENA
ld_r => regs[15][12].ENA
ld_r => regs[15][11].ENA
ld_r => regs[15][10].ENA
ld_r => regs[15][9].ENA
ld_r => regs[15][8].ENA
ld_r => regs[15][7].ENA
ld_r => regs[15][6].ENA
ld_r => regs[15][5].ENA
ld_r => regs[15][4].ENA
ld_r => regs[15][3].ENA
ld_r => regs[15][2].ENA
ld_r => regs[15][1].ENA
ld_r => regs[15][0].ENA
ld_r => regs[14][15].ENA
ld_r => regs[14][14].ENA
ld_r => regs[14][13].ENA
ld_r => regs[14][12].ENA
ld_r => regs[14][11].ENA
ld_r => regs[14][10].ENA
ld_r => regs[14][9].ENA
ld_r => regs[14][8].ENA
ld_r => regs[14][7].ENA
ld_r => regs[14][6].ENA
ld_r => regs[14][5].ENA
ld_r => regs[14][4].ENA
ld_r => regs[14][3].ENA
ld_r => regs[14][2].ENA
ld_r => regs[14][1].ENA
ld_r => regs[14][0].ENA
ld_r => regs[13][15].ENA
ld_r => regs[13][14].ENA
ld_r => regs[13][13].ENA
ld_r => regs[13][12].ENA
ld_r => regs[13][11].ENA
ld_r => regs[13][10].ENA
ld_r => regs[13][9].ENA
ld_r => regs[13][8].ENA
ld_r => regs[13][7].ENA
ld_r => regs[13][6].ENA
ld_r => regs[13][5].ENA
ld_r => regs[13][4].ENA
ld_r => regs[13][3].ENA
ld_r => regs[13][2].ENA
ld_r => regs[13][1].ENA
ld_r => regs[13][0].ENA
ld_r => regs[12][15].ENA
ld_r => regs[12][14].ENA
ld_r => regs[12][13].ENA
ld_r => regs[12][12].ENA
ld_r => regs[12][11].ENA
ld_r => regs[12][10].ENA
ld_r => regs[12][9].ENA
ld_r => regs[12][8].ENA
ld_r => regs[12][7].ENA
ld_r => regs[12][6].ENA
ld_r => regs[12][5].ENA
ld_r => regs[12][4].ENA
ld_r => regs[12][3].ENA
ld_r => regs[12][2].ENA
ld_r => regs[12][1].ENA
ld_r => regs[12][0].ENA
ld_r => regs[11][15].ENA
ld_r => regs[11][14].ENA
ld_r => regs[11][13].ENA
ld_r => regs[11][12].ENA
ld_r => regs[11][11].ENA
ld_r => regs[11][10].ENA
ld_r => regs[11][9].ENA
ld_r => regs[11][8].ENA
ld_r => regs[11][7].ENA
ld_r => regs[11][6].ENA
ld_r => regs[11][5].ENA
ld_r => regs[11][4].ENA
ld_r => regs[11][3].ENA
ld_r => regs[11][2].ENA
ld_r => regs[11][1].ENA
ld_r => regs[11][0].ENA
ld_r => regs[10][15].ENA
ld_r => regs[10][14].ENA
ld_r => regs[10][13].ENA
ld_r => regs[10][12].ENA
ld_r => regs[10][11].ENA
ld_r => regs[10][10].ENA
ld_r => regs[10][9].ENA
ld_r => regs[10][8].ENA
ld_r => regs[10][7].ENA
ld_r => regs[10][6].ENA
ld_r => regs[10][5].ENA
ld_r => regs[10][4].ENA
ld_r => regs[10][3].ENA
ld_r => regs[10][2].ENA
ld_r => regs[10][1].ENA
ld_r => regs[10][0].ENA
ld_r => regs[9][15].ENA
ld_r => regs[9][14].ENA
ld_r => regs[9][13].ENA
ld_r => regs[9][12].ENA
ld_r => regs[9][11].ENA
ld_r => regs[9][10].ENA
ld_r => regs[9][9].ENA
ld_r => regs[9][8].ENA
ld_r => regs[9][7].ENA
ld_r => regs[9][6].ENA
ld_r => regs[9][5].ENA
ld_r => regs[9][4].ENA
ld_r => regs[9][3].ENA
ld_r => regs[9][2].ENA
ld_r => regs[9][1].ENA
ld_r => regs[9][0].ENA
ld_r => regs[8][15].ENA
ld_r => regs[8][14].ENA
ld_r => regs[8][13].ENA
ld_r => regs[8][12].ENA
ld_r => regs[8][11].ENA
ld_r => regs[8][10].ENA
ld_r => regs[8][9].ENA
ld_r => regs[8][8].ENA
ld_r => regs[8][7].ENA
ld_r => regs[8][6].ENA
ld_r => regs[8][5].ENA
ld_r => regs[8][4].ENA
ld_r => regs[8][3].ENA
ld_r => regs[8][2].ENA
ld_r => regs[8][1].ENA
ld_r => regs[8][0].ENA
ld_r => regs[7][15].ENA
ld_r => regs[7][14].ENA
ld_r => regs[7][13].ENA
ld_r => regs[7][12].ENA
ld_r => regs[7][11].ENA
ld_r => regs[7][10].ENA
ld_r => regs[7][9].ENA
ld_r => regs[7][8].ENA
ld_r => regs[7][7].ENA
ld_r => regs[7][6].ENA
ld_r => regs[7][5].ENA
ld_r => regs[7][4].ENA
ld_r => regs[7][3].ENA
ld_r => regs[7][2].ENA
ld_r => regs[7][1].ENA
ld_r => regs[7][0].ENA
ld_r => regs[6][15].ENA
ld_r => regs[6][14].ENA
ld_r => regs[6][13].ENA
ld_r => regs[6][12].ENA
ld_r => regs[6][11].ENA
ld_r => regs[6][10].ENA
ld_r => regs[6][9].ENA
ld_r => regs[6][8].ENA
ld_r => regs[6][7].ENA
ld_r => regs[6][6].ENA
ld_r => regs[6][5].ENA
ld_r => regs[6][4].ENA
ld_r => regs[6][3].ENA
ld_r => regs[6][2].ENA
ld_r => regs[6][1].ENA
ld_r => regs[6][0].ENA
ld_r => regs[5][15].ENA
ld_r => regs[5][14].ENA
ld_r => regs[5][13].ENA
ld_r => regs[5][12].ENA
ld_r => regs[5][11].ENA
ld_r => regs[5][10].ENA
ld_r => regs[5][9].ENA
ld_r => regs[5][8].ENA
ld_r => regs[5][7].ENA
ld_r => regs[5][6].ENA
ld_r => regs[5][5].ENA
ld_r => regs[5][4].ENA
ld_r => regs[5][3].ENA
ld_r => regs[5][2].ENA
ld_r => regs[5][1].ENA
ld_r => regs[5][0].ENA
ld_r => regs[4][15].ENA
ld_r => regs[4][14].ENA
ld_r => regs[4][13].ENA
ld_r => regs[4][12].ENA
ld_r => regs[4][11].ENA
ld_r => regs[4][10].ENA
ld_r => regs[4][9].ENA
ld_r => regs[4][8].ENA
ld_r => regs[4][7].ENA
ld_r => regs[4][6].ENA
ld_r => regs[4][5].ENA
ld_r => regs[4][4].ENA
ld_r => regs[4][3].ENA
ld_r => regs[4][2].ENA
ld_r => regs[4][1].ENA
ld_r => regs[4][0].ENA
ld_r => regs[3][15].ENA
ld_r => regs[3][14].ENA
ld_r => regs[3][13].ENA
ld_r => regs[3][12].ENA
ld_r => regs[3][11].ENA
ld_r => regs[3][10].ENA
ld_r => regs[3][9].ENA
ld_r => regs[3][8].ENA
ld_r => regs[3][7].ENA
ld_r => regs[3][6].ENA
ld_r => regs[3][5].ENA
ld_r => regs[3][4].ENA
ld_r => regs[3][3].ENA
ld_r => regs[3][2].ENA
ld_r => regs[3][1].ENA
ld_r => regs[3][0].ENA
ld_r => regs[2][15].ENA
ld_r => regs[2][14].ENA
ld_r => regs[2][13].ENA
ld_r => regs[2][12].ENA
ld_r => regs[2][11].ENA
ld_r => regs[2][10].ENA
ld_r => regs[2][9].ENA
ld_r => regs[2][8].ENA
ld_r => regs[2][7].ENA
ld_r => regs[2][6].ENA
ld_r => regs[2][5].ENA
ld_r => regs[2][4].ENA
ld_r => regs[2][3].ENA
ld_r => regs[2][2].ENA
ld_r => regs[2][1].ENA
ld_r => regs[2][0].ENA
ld_r => regs[1][15].ENA
ld_r => regs[1][14].ENA
ld_r => regs[1][13].ENA
ld_r => regs[1][12].ENA
ld_r => regs[1][11].ENA
ld_r => regs[1][10].ENA
ld_r => regs[1][9].ENA
ld_r => regs[1][8].ENA
ld_r => regs[1][7].ENA
ld_r => regs[1][6].ENA
ld_r => regs[1][5].ENA
ld_r => regs[1][4].ENA
ld_r => regs[1][3].ENA
ld_r => regs[1][2].ENA
ld_r => regs[1][1].ENA
ld_r => regs[1][0].ENA
sel_z[0] => Decoder0.IN3
sel_z[0] => Equal0.IN3
sel_z[0] => Mux32.IN3
sel_z[0] => Mux33.IN3
sel_z[0] => Mux34.IN3
sel_z[0] => Mux35.IN3
sel_z[0] => Mux36.IN3
sel_z[0] => Mux37.IN3
sel_z[0] => Mux38.IN3
sel_z[0] => Mux39.IN3
sel_z[0] => Mux40.IN3
sel_z[0] => Mux41.IN3
sel_z[0] => Mux42.IN3
sel_z[0] => Mux43.IN3
sel_z[0] => Mux44.IN3
sel_z[0] => Mux45.IN3
sel_z[0] => Mux46.IN3
sel_z[0] => Mux47.IN3
sel_z[1] => Decoder0.IN2
sel_z[1] => Equal0.IN2
sel_z[1] => Mux32.IN2
sel_z[1] => Mux33.IN2
sel_z[1] => Mux34.IN2
sel_z[1] => Mux35.IN2
sel_z[1] => Mux36.IN2
sel_z[1] => Mux37.IN2
sel_z[1] => Mux38.IN2
sel_z[1] => Mux39.IN2
sel_z[1] => Mux40.IN2
sel_z[1] => Mux41.IN2
sel_z[1] => Mux42.IN2
sel_z[1] => Mux43.IN2
sel_z[1] => Mux44.IN2
sel_z[1] => Mux45.IN2
sel_z[1] => Mux46.IN2
sel_z[1] => Mux47.IN2
sel_z[2] => Decoder0.IN1
sel_z[2] => Equal0.IN1
sel_z[2] => Mux32.IN1
sel_z[2] => Mux33.IN1
sel_z[2] => Mux34.IN1
sel_z[2] => Mux35.IN1
sel_z[2] => Mux36.IN1
sel_z[2] => Mux37.IN1
sel_z[2] => Mux38.IN1
sel_z[2] => Mux39.IN1
sel_z[2] => Mux40.IN1
sel_z[2] => Mux41.IN1
sel_z[2] => Mux42.IN1
sel_z[2] => Mux43.IN1
sel_z[2] => Mux44.IN1
sel_z[2] => Mux45.IN1
sel_z[2] => Mux46.IN1
sel_z[2] => Mux47.IN1
sel_z[3] => Decoder0.IN0
sel_z[3] => Equal0.IN0
sel_z[3] => Mux32.IN0
sel_z[3] => Mux33.IN0
sel_z[3] => Mux34.IN0
sel_z[3] => Mux35.IN0
sel_z[3] => Mux36.IN0
sel_z[3] => Mux37.IN0
sel_z[3] => Mux38.IN0
sel_z[3] => Mux39.IN0
sel_z[3] => Mux40.IN0
sel_z[3] => Mux41.IN0
sel_z[3] => Mux42.IN0
sel_z[3] => Mux43.IN0
sel_z[3] => Mux44.IN0
sel_z[3] => Mux45.IN0
sel_z[3] => Mux46.IN0
sel_z[3] => Mux47.IN0
sel_x[0] => Mux16.IN3
sel_x[0] => Mux17.IN3
sel_x[0] => Mux18.IN3
sel_x[0] => Mux19.IN3
sel_x[0] => Mux20.IN3
sel_x[0] => Mux21.IN3
sel_x[0] => Mux22.IN3
sel_x[0] => Mux23.IN3
sel_x[0] => Mux24.IN3
sel_x[0] => Mux25.IN3
sel_x[0] => Mux26.IN3
sel_x[0] => Mux27.IN3
sel_x[0] => Mux28.IN3
sel_x[0] => Mux29.IN3
sel_x[0] => Mux30.IN3
sel_x[0] => Mux31.IN3
sel_x[1] => Mux16.IN2
sel_x[1] => Mux17.IN2
sel_x[1] => Mux18.IN2
sel_x[1] => Mux19.IN2
sel_x[1] => Mux20.IN2
sel_x[1] => Mux21.IN2
sel_x[1] => Mux22.IN2
sel_x[1] => Mux23.IN2
sel_x[1] => Mux24.IN2
sel_x[1] => Mux25.IN2
sel_x[1] => Mux26.IN2
sel_x[1] => Mux27.IN2
sel_x[1] => Mux28.IN2
sel_x[1] => Mux29.IN2
sel_x[1] => Mux30.IN2
sel_x[1] => Mux31.IN2
sel_x[2] => Mux16.IN1
sel_x[2] => Mux17.IN1
sel_x[2] => Mux18.IN1
sel_x[2] => Mux19.IN1
sel_x[2] => Mux20.IN1
sel_x[2] => Mux21.IN1
sel_x[2] => Mux22.IN1
sel_x[2] => Mux23.IN1
sel_x[2] => Mux24.IN1
sel_x[2] => Mux25.IN1
sel_x[2] => Mux26.IN1
sel_x[2] => Mux27.IN1
sel_x[2] => Mux28.IN1
sel_x[2] => Mux29.IN1
sel_x[2] => Mux30.IN1
sel_x[2] => Mux31.IN1
sel_x[3] => Mux16.IN0
sel_x[3] => Mux17.IN0
sel_x[3] => Mux18.IN0
sel_x[3] => Mux19.IN0
sel_x[3] => Mux20.IN0
sel_x[3] => Mux21.IN0
sel_x[3] => Mux22.IN0
sel_x[3] => Mux23.IN0
sel_x[3] => Mux24.IN0
sel_x[3] => Mux25.IN0
sel_x[3] => Mux26.IN0
sel_x[3] => Mux27.IN0
sel_x[3] => Mux28.IN0
sel_x[3] => Mux29.IN0
sel_x[3] => Mux30.IN0
sel_x[3] => Mux31.IN0
rx[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rx[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rx[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rx[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rx[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rx[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rx[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rx[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rx[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rz[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rz[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rz[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rz[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rz[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rz[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rz[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rz[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rz[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rz[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rz[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rz[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[0] => Mux0.IN5
rf_input_sel[0] => Mux1.IN5
rf_input_sel[0] => Mux2.IN5
rf_input_sel[0] => Mux3.IN5
rf_input_sel[0] => Mux4.IN5
rf_input_sel[0] => Mux5.IN5
rf_input_sel[0] => Mux6.IN5
rf_input_sel[0] => Mux7.IN5
rf_input_sel[0] => Mux8.IN5
rf_input_sel[0] => Mux9.IN5
rf_input_sel[0] => Mux10.IN5
rf_input_sel[0] => Mux11.IN5
rf_input_sel[0] => Mux12.IN5
rf_input_sel[0] => Mux13.IN5
rf_input_sel[0] => Mux14.IN5
rf_input_sel[0] => Mux15.IN3
rf_input_sel[1] => Mux0.IN4
rf_input_sel[1] => Mux1.IN4
rf_input_sel[1] => Mux2.IN4
rf_input_sel[1] => Mux3.IN4
rf_input_sel[1] => Mux4.IN4
rf_input_sel[1] => Mux5.IN4
rf_input_sel[1] => Mux6.IN4
rf_input_sel[1] => Mux7.IN4
rf_input_sel[1] => Mux8.IN4
rf_input_sel[1] => Mux9.IN4
rf_input_sel[1] => Mux10.IN4
rf_input_sel[1] => Mux11.IN4
rf_input_sel[1] => Mux12.IN4
rf_input_sel[1] => Mux13.IN4
rf_input_sel[1] => Mux14.IN4
rf_input_sel[1] => Mux15.IN2
rf_input_sel[2] => Mux0.IN3
rf_input_sel[2] => Mux1.IN3
rf_input_sel[2] => Mux2.IN3
rf_input_sel[2] => Mux3.IN3
rf_input_sel[2] => Mux4.IN3
rf_input_sel[2] => Mux5.IN3
rf_input_sel[2] => Mux6.IN3
rf_input_sel[2] => Mux7.IN3
rf_input_sel[2] => Mux8.IN3
rf_input_sel[2] => Mux9.IN3
rf_input_sel[2] => Mux10.IN3
rf_input_sel[2] => Mux11.IN3
rf_input_sel[2] => Mux12.IN3
rf_input_sel[2] => Mux13.IN3
rf_input_sel[2] => Mux14.IN3
rf_input_sel[2] => Mux15.IN1
ir_operand[0] => Mux15.IN4
ir_operand[1] => Mux14.IN6
ir_operand[2] => Mux13.IN6
ir_operand[3] => Mux12.IN6
ir_operand[4] => Mux11.IN6
ir_operand[5] => Mux10.IN6
ir_operand[6] => Mux9.IN6
ir_operand[7] => Mux8.IN6
ir_operand[8] => Mux7.IN6
ir_operand[9] => Mux6.IN6
ir_operand[10] => Mux5.IN6
ir_operand[11] => Mux4.IN6
ir_operand[12] => Mux3.IN6
ir_operand[13] => Mux2.IN6
ir_operand[14] => Mux1.IN6
ir_operand[15] => Mux0.IN6
dm_out[0] => Mux15.IN5
dm_out[1] => Mux14.IN7
dm_out[2] => Mux13.IN7
dm_out[3] => Mux12.IN7
dm_out[4] => Mux11.IN7
dm_out[5] => Mux10.IN7
dm_out[6] => Mux9.IN7
dm_out[7] => Mux8.IN7
dm_out[8] => Mux7.IN7
dm_out[9] => Mux6.IN7
dm_out[10] => Mux5.IN7
dm_out[11] => Mux4.IN7
dm_out[12] => Mux3.IN7
dm_out[13] => Mux2.IN7
dm_out[14] => Mux1.IN7
dm_out[15] => Mux0.IN7
aluout[0] => Mux15.IN6
aluout[1] => Mux14.IN8
aluout[2] => Mux13.IN8
aluout[3] => Mux12.IN8
aluout[4] => Mux11.IN8
aluout[5] => Mux10.IN8
aluout[6] => Mux9.IN8
aluout[7] => Mux8.IN8
aluout[8] => Mux7.IN8
aluout[9] => Mux6.IN8
aluout[10] => Mux5.IN8
aluout[11] => Mux4.IN8
aluout[12] => Mux3.IN8
aluout[13] => Mux2.IN8
aluout[14] => Mux1.IN8
aluout[15] => Mux0.IN8
rz_max[0] => Mux15.IN7
rz_max[1] => Mux14.IN9
rz_max[2] => Mux13.IN9
rz_max[3] => Mux12.IN9
rz_max[4] => Mux11.IN9
rz_max[5] => Mux10.IN9
rz_max[6] => Mux9.IN9
rz_max[7] => Mux8.IN9
rz_max[8] => Mux7.IN9
rz_max[9] => Mux6.IN9
rz_max[10] => Mux5.IN9
rz_max[11] => Mux4.IN9
rz_max[12] => Mux3.IN9
rz_max[13] => Mux2.IN9
rz_max[14] => Mux1.IN9
rz_max[15] => Mux0.IN9
sip_hold[0] => Mux15.IN8
sip_hold[1] => Mux14.IN10
sip_hold[2] => Mux13.IN10
sip_hold[3] => Mux12.IN10
sip_hold[4] => Mux11.IN10
sip_hold[5] => Mux10.IN10
sip_hold[6] => Mux9.IN10
sip_hold[7] => Mux8.IN10
sip_hold[8] => Mux7.IN10
sip_hold[9] => Mux6.IN10
sip_hold[10] => Mux5.IN10
sip_hold[11] => Mux4.IN10
sip_hold[12] => Mux3.IN10
sip_hold[13] => Mux2.IN10
sip_hold[14] => Mux1.IN10
sip_hold[15] => Mux0.IN10
er_temp => Mux15.IN9
r7[0] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
r7[1] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
r7[2] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
r7[3] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
r7[4] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
r7[5] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
r7[6] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
r7[7] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
r7[8] <= regs[7][8].DB_MAX_OUTPUT_PORT_TYPE
r7[9] <= regs[7][9].DB_MAX_OUTPUT_PORT_TYPE
r7[10] <= regs[7][10].DB_MAX_OUTPUT_PORT_TYPE
r7[11] <= regs[7][11].DB_MAX_OUTPUT_PORT_TYPE
r7[12] <= regs[7][12].DB_MAX_OUTPUT_PORT_TYPE
r7[13] <= regs[7][13].DB_MAX_OUTPUT_PORT_TYPE
r7[14] <= regs[7][14].DB_MAX_OUTPUT_PORT_TYPE
r7[15] <= regs[7][15].DB_MAX_OUTPUT_PORT_TYPE
dprr_res => regs.DATAB
dprr_res_reg => Mux15.IN10
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
debeg_rf_reg_listen[0] => Equal0.IN7
debeg_rf_reg_listen[1] => Equal0.IN6
debeg_rf_reg_listen[2] => Equal0.IN5
debeg_rf_reg_listen[3] => Equal0.IN4
debug_rf_reg_result[0] <= debug_rf_reg_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[1] <= debug_rf_reg_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[2] <= debug_rf_reg_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[3] <= debug_rf_reg_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[4] <= debug_rf_reg_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[5] <= debug_rf_reg_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[6] <= debug_rf_reg_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[7] <= debug_rf_reg_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[8] <= debug_rf_reg_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[9] <= debug_rf_reg_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[10] <= debug_rf_reg_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[11] <= debug_rf_reg_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[12] <= debug_rf_reg_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[13] <= debug_rf_reg_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[14] <= debug_rf_reg_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[15] <= debug_rf_reg_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|recop|datapath:impl_datapath|prog_counter:impl_pc
clk => pc_out_signal[0].CLK
clk => pc_out_signal[1].CLK
clk => pc_out_signal[2].CLK
clk => pc_out_signal[3].CLK
clk => pc_out_signal[4].CLK
clk => pc_out_signal[5].CLK
clk => pc_out_signal[6].CLK
clk => pc_out_signal[7].CLK
clk => pc_out_signal[8].CLK
clk => pc_out_signal[9].CLK
clk => pc_out_signal[10].CLK
clk => pc_out_signal[11].CLK
clk => pc_out_signal[12].CLK
clk => pc_out_signal[13].CLK
clk => pc_out_signal[14].CLK
reset => pc_out_signal[0].ACLR
reset => pc_out_signal[1].ACLR
reset => pc_out_signal[2].ACLR
reset => pc_out_signal[3].ACLR
reset => pc_out_signal[4].ACLR
reset => pc_out_signal[5].ACLR
reset => pc_out_signal[6].ACLR
reset => pc_out_signal[7].ACLR
reset => pc_out_signal[8].ACLR
reset => pc_out_signal[9].ACLR
reset => pc_out_signal[10].ACLR
reset => pc_out_signal[11].ACLR
reset => pc_out_signal[12].ACLR
reset => pc_out_signal[13].ACLR
reset => pc_out_signal[14].ACLR
pc_write_flag => pc_out_signal[0].ENA
pc_write_flag => pc_out_signal[1].ENA
pc_write_flag => pc_out_signal[2].ENA
pc_write_flag => pc_out_signal[3].ENA
pc_write_flag => pc_out_signal[4].ENA
pc_write_flag => pc_out_signal[5].ENA
pc_write_flag => pc_out_signal[6].ENA
pc_write_flag => pc_out_signal[7].ENA
pc_write_flag => pc_out_signal[8].ENA
pc_write_flag => pc_out_signal[9].ENA
pc_write_flag => pc_out_signal[10].ENA
pc_write_flag => pc_out_signal[11].ENA
pc_write_flag => pc_out_signal[12].ENA
pc_write_flag => pc_out_signal[13].ENA
pc_write_flag => pc_out_signal[14].ENA
pc_mode[0] => Mux0.IN3
pc_mode[0] => Mux1.IN3
pc_mode[0] => Mux2.IN3
pc_mode[0] => Mux3.IN3
pc_mode[0] => Mux4.IN3
pc_mode[0] => Mux5.IN3
pc_mode[0] => Mux6.IN3
pc_mode[0] => Mux7.IN3
pc_mode[0] => Mux8.IN3
pc_mode[0] => Mux9.IN3
pc_mode[0] => Mux10.IN3
pc_mode[0] => Mux11.IN3
pc_mode[0] => Mux12.IN3
pc_mode[0] => Mux13.IN3
pc_mode[0] => Mux14.IN2
pc_mode[1] => Mux0.IN2
pc_mode[1] => Mux1.IN2
pc_mode[1] => Mux2.IN2
pc_mode[1] => Mux3.IN2
pc_mode[1] => Mux4.IN2
pc_mode[1] => Mux5.IN2
pc_mode[1] => Mux6.IN2
pc_mode[1] => Mux7.IN2
pc_mode[1] => Mux8.IN2
pc_mode[1] => Mux9.IN2
pc_mode[1] => Mux10.IN2
pc_mode[1] => Mux11.IN2
pc_mode[1] => Mux12.IN2
pc_mode[1] => Mux13.IN2
pc_mode[1] => Mux14.IN1
pc_in[0] => Mux14.IN3
pc_in[0] => Mux14.IN4
pc_in[1] => Mux13.IN4
pc_in[1] => Mux13.IN5
pc_in[2] => Mux12.IN4
pc_in[2] => Mux12.IN5
pc_in[3] => Mux11.IN4
pc_in[3] => Mux11.IN5
pc_in[4] => Mux10.IN4
pc_in[4] => Mux10.IN5
pc_in[5] => Mux9.IN4
pc_in[5] => Mux9.IN5
pc_in[6] => Mux8.IN4
pc_in[6] => Mux8.IN5
pc_in[7] => Mux7.IN4
pc_in[7] => Mux7.IN5
pc_in[8] => Mux6.IN4
pc_in[8] => Mux6.IN5
pc_in[9] => Mux5.IN4
pc_in[9] => Mux5.IN5
pc_in[10] => Mux4.IN4
pc_in[10] => Mux4.IN5
pc_in[11] => Mux3.IN4
pc_in[11] => Mux3.IN5
pc_in[12] => Mux2.IN4
pc_in[12] => Mux2.IN5
pc_in[13] => Mux1.IN4
pc_in[13] => Mux1.IN5
pc_in[14] => Mux0.IN4
pc_in[14] => Mux0.IN5
pc_out[0] <= pc_out_signal[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out_signal[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out_signal[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out_signal[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out_signal[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out_signal[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out_signal[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out_signal[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out_signal[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out_signal[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out_signal[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out_signal[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out_signal[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out_signal[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out_signal[14].DB_MAX_OUTPUT_PORT_TYPE


|recop|datapath:impl_datapath|inst_reg:impl_ir
clk => operand_signal[0].CLK
clk => operand_signal[1].CLK
clk => operand_signal[2].CLK
clk => operand_signal[3].CLK
clk => operand_signal[4].CLK
clk => operand_signal[5].CLK
clk => operand_signal[6].CLK
clk => operand_signal[7].CLK
clk => operand_signal[8].CLK
clk => operand_signal[9].CLK
clk => operand_signal[10].CLK
clk => operand_signal[11].CLK
clk => operand_signal[12].CLK
clk => operand_signal[13].CLK
clk => operand_signal[14].CLK
clk => operand_signal[15].CLK
clk => rx_signal[0].CLK
clk => rx_signal[1].CLK
clk => rx_signal[2].CLK
clk => rx_signal[3].CLK
clk => rz_signal[0].CLK
clk => rz_signal[1].CLK
clk => rz_signal[2].CLK
clk => rz_signal[3].CLK
clk => opcode_signal[0].CLK
clk => opcode_signal[1].CLK
clk => opcode_signal[2].CLK
clk => opcode_signal[3].CLK
clk => opcode_signal[4].CLK
clk => opcode_signal[5].CLK
clk => opcode_signal[6].CLK
clk => opcode_signal[7].CLK
reset => operand_signal[0].ACLR
reset => operand_signal[1].ACLR
reset => operand_signal[2].ACLR
reset => operand_signal[3].ACLR
reset => operand_signal[4].ACLR
reset => operand_signal[5].ACLR
reset => operand_signal[6].ACLR
reset => operand_signal[7].ACLR
reset => operand_signal[8].ACLR
reset => operand_signal[9].ACLR
reset => operand_signal[10].ACLR
reset => operand_signal[11].ACLR
reset => operand_signal[12].ACLR
reset => operand_signal[13].ACLR
reset => operand_signal[14].ACLR
reset => operand_signal[15].ACLR
reset => rx_signal[0].ACLR
reset => rx_signal[1].ACLR
reset => rx_signal[2].ACLR
reset => rx_signal[3].ACLR
reset => rz_signal[0].ACLR
reset => rz_signal[1].ACLR
reset => rz_signal[2].ACLR
reset => rz_signal[3].ACLR
reset => opcode_signal[0].ACLR
reset => opcode_signal[1].ACLR
reset => opcode_signal[2].ACLR
reset => opcode_signal[3].ACLR
reset => opcode_signal[4].ACLR
reset => opcode_signal[5].ACLR
reset => opcode_signal[6].ACLR
reset => opcode_signal[7].ACLR
instruction[0] => operand_signal[0].DATAIN
instruction[1] => operand_signal[1].DATAIN
instruction[2] => operand_signal[2].DATAIN
instruction[3] => operand_signal[3].DATAIN
instruction[4] => operand_signal[4].DATAIN
instruction[5] => operand_signal[5].DATAIN
instruction[6] => operand_signal[6].DATAIN
instruction[7] => operand_signal[7].DATAIN
instruction[8] => operand_signal[8].DATAIN
instruction[9] => operand_signal[9].DATAIN
instruction[10] => operand_signal[10].DATAIN
instruction[11] => operand_signal[11].DATAIN
instruction[12] => operand_signal[12].DATAIN
instruction[13] => operand_signal[13].DATAIN
instruction[14] => operand_signal[14].DATAIN
instruction[15] => operand_signal[15].DATAIN
instruction[16] => rx_signal[0].DATAIN
instruction[17] => rx_signal[1].DATAIN
instruction[18] => rx_signal[2].DATAIN
instruction[19] => rx_signal[3].DATAIN
instruction[20] => rz_signal[0].DATAIN
instruction[21] => rz_signal[1].DATAIN
instruction[22] => rz_signal[2].DATAIN
instruction[23] => rz_signal[3].DATAIN
instruction[24] => opcode_signal[0].DATAIN
instruction[25] => opcode_signal[1].DATAIN
instruction[26] => opcode_signal[2].DATAIN
instruction[27] => opcode_signal[3].DATAIN
instruction[28] => opcode_signal[4].DATAIN
instruction[29] => opcode_signal[5].DATAIN
instruction[30] => opcode_signal[6].DATAIN
instruction[31] => opcode_signal[7].DATAIN
opcode[0] <= opcode_signal[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode_signal[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode_signal[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode_signal[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode_signal[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode_signal[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= opcode_signal[6].DB_MAX_OUTPUT_PORT_TYPE
opcode[7] <= opcode_signal[7].DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= rz_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= rz_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= rz_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= rz_signal[3].DB_MAX_OUTPUT_PORT_TYPE
rx[0] <= rx_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= rx_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= rx_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= rx_signal[3].DB_MAX_OUTPUT_PORT_TYPE
operand[0] <= operand_signal[0].DB_MAX_OUTPUT_PORT_TYPE
operand[1] <= operand_signal[1].DB_MAX_OUTPUT_PORT_TYPE
operand[2] <= operand_signal[2].DB_MAX_OUTPUT_PORT_TYPE
operand[3] <= operand_signal[3].DB_MAX_OUTPUT_PORT_TYPE
operand[4] <= operand_signal[4].DB_MAX_OUTPUT_PORT_TYPE
operand[5] <= operand_signal[5].DB_MAX_OUTPUT_PORT_TYPE
operand[6] <= operand_signal[6].DB_MAX_OUTPUT_PORT_TYPE
operand[7] <= operand_signal[7].DB_MAX_OUTPUT_PORT_TYPE
operand[8] <= operand_signal[8].DB_MAX_OUTPUT_PORT_TYPE
operand[9] <= operand_signal[9].DB_MAX_OUTPUT_PORT_TYPE
operand[10] <= operand_signal[10].DB_MAX_OUTPUT_PORT_TYPE
operand[11] <= operand_signal[11].DB_MAX_OUTPUT_PORT_TYPE
operand[12] <= operand_signal[12].DB_MAX_OUTPUT_PORT_TYPE
operand[13] <= operand_signal[13].DB_MAX_OUTPUT_PORT_TYPE
operand[14] <= operand_signal[14].DB_MAX_OUTPUT_PORT_TYPE
operand[15] <= operand_signal[15].DB_MAX_OUTPUT_PORT_TYPE


|recop|datapath:impl_datapath|prog_mem:impl_pm
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qdi1:auto_generated.address_a[0]
address_a[1] => altsyncram_qdi1:auto_generated.address_a[1]
address_a[2] => altsyncram_qdi1:auto_generated.address_a[2]
address_a[3] => altsyncram_qdi1:auto_generated.address_a[3]
address_a[4] => altsyncram_qdi1:auto_generated.address_a[4]
address_a[5] => altsyncram_qdi1:auto_generated.address_a[5]
address_a[6] => altsyncram_qdi1:auto_generated.address_a[6]
address_a[7] => altsyncram_qdi1:auto_generated.address_a[7]
address_a[8] => altsyncram_qdi1:auto_generated.address_a[8]
address_a[9] => altsyncram_qdi1:auto_generated.address_a[9]
address_a[10] => altsyncram_qdi1:auto_generated.address_a[10]
address_a[11] => altsyncram_qdi1:auto_generated.address_a[11]
address_a[12] => altsyncram_qdi1:auto_generated.address_a[12]
address_a[13] => altsyncram_qdi1:auto_generated.address_a[13]
address_a[14] => altsyncram_qdi1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qdi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qdi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qdi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qdi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qdi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qdi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qdi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qdi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qdi1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qdi1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qdi1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qdi1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qdi1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qdi1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qdi1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qdi1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qdi1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_61a:rden_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_61a:rden_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_chb:mux2.result[0]
q_a[1] <= mux_chb:mux2.result[1]
q_a[2] <= mux_chb:mux2.result[2]
q_a[3] <= mux_chb:mux2.result[3]
q_a[4] <= mux_chb:mux2.result[4]
q_a[5] <= mux_chb:mux2.result[5]
q_a[6] <= mux_chb:mux2.result[6]
q_a[7] <= mux_chb:mux2.result[7]
q_a[8] <= mux_chb:mux2.result[8]
q_a[9] <= mux_chb:mux2.result[9]
q_a[10] <= mux_chb:mux2.result[10]
q_a[11] <= mux_chb:mux2.result[11]
q_a[12] <= mux_chb:mux2.result[12]
q_a[13] <= mux_chb:mux2.result[13]
q_a[14] <= mux_chb:mux2.result[14]
q_a[15] <= mux_chb:mux2.result[15]


|recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|decode_61a:rden_decode
data[0] => w_anode534w[1].IN0
data[0] => w_anode552w[1].IN1
data[0] => w_anode563w[1].IN0
data[0] => w_anode574w[1].IN1
data[0] => w_anode585w[1].IN0
data[0] => w_anode596w[1].IN1
data[0] => w_anode607w[1].IN0
data[0] => w_anode618w[1].IN1
data[1] => w_anode534w[2].IN0
data[1] => w_anode552w[2].IN0
data[1] => w_anode563w[2].IN1
data[1] => w_anode574w[2].IN1
data[1] => w_anode585w[2].IN0
data[1] => w_anode596w[2].IN0
data[1] => w_anode607w[2].IN1
data[1] => w_anode618w[2].IN1
data[2] => w_anode534w[3].IN0
data[2] => w_anode552w[3].IN0
data[2] => w_anode563w[3].IN0
data[2] => w_anode574w[3].IN0
data[2] => w_anode585w[3].IN1
data[2] => w_anode596w[3].IN1
data[2] => w_anode607w[3].IN1
data[2] => w_anode618w[3].IN1
eq[0] <= w_anode534w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode574w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode607w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode618w[3].DB_MAX_OUTPUT_PORT_TYPE


|recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|mux_chb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w0_n2_mux_dataout.IN1
data[65] => l1_w1_n2_mux_dataout.IN1
data[66] => l1_w2_n2_mux_dataout.IN1
data[67] => l1_w3_n2_mux_dataout.IN1
data[68] => l1_w4_n2_mux_dataout.IN1
data[69] => l1_w5_n2_mux_dataout.IN1
data[70] => l1_w6_n2_mux_dataout.IN1
data[71] => l1_w7_n2_mux_dataout.IN1
data[72] => l1_w8_n2_mux_dataout.IN1
data[73] => l1_w9_n2_mux_dataout.IN1
data[74] => l1_w10_n2_mux_dataout.IN1
data[75] => l1_w11_n2_mux_dataout.IN1
data[76] => l1_w12_n2_mux_dataout.IN1
data[77] => l1_w13_n2_mux_dataout.IN1
data[78] => l1_w14_n2_mux_dataout.IN1
data[79] => l1_w15_n2_mux_dataout.IN1
data[80] => l1_w0_n2_mux_dataout.IN1
data[81] => l1_w1_n2_mux_dataout.IN1
data[82] => l1_w2_n2_mux_dataout.IN1
data[83] => l1_w3_n2_mux_dataout.IN1
data[84] => l1_w4_n2_mux_dataout.IN1
data[85] => l1_w5_n2_mux_dataout.IN1
data[86] => l1_w6_n2_mux_dataout.IN1
data[87] => l1_w7_n2_mux_dataout.IN1
data[88] => l1_w8_n2_mux_dataout.IN1
data[89] => l1_w9_n2_mux_dataout.IN1
data[90] => l1_w10_n2_mux_dataout.IN1
data[91] => l1_w11_n2_mux_dataout.IN1
data[92] => l1_w12_n2_mux_dataout.IN1
data[93] => l1_w13_n2_mux_dataout.IN1
data[94] => l1_w14_n2_mux_dataout.IN1
data[95] => l1_w15_n2_mux_dataout.IN1
data[96] => l1_w0_n3_mux_dataout.IN1
data[97] => l1_w1_n3_mux_dataout.IN1
data[98] => l1_w2_n3_mux_dataout.IN1
data[99] => l1_w3_n3_mux_dataout.IN1
data[100] => l1_w4_n3_mux_dataout.IN1
data[101] => l1_w5_n3_mux_dataout.IN1
data[102] => l1_w6_n3_mux_dataout.IN1
data[103] => l1_w7_n3_mux_dataout.IN1
data[104] => l1_w8_n3_mux_dataout.IN1
data[105] => l1_w9_n3_mux_dataout.IN1
data[106] => l1_w10_n3_mux_dataout.IN1
data[107] => l1_w11_n3_mux_dataout.IN1
data[108] => l1_w12_n3_mux_dataout.IN1
data[109] => l1_w13_n3_mux_dataout.IN1
data[110] => l1_w14_n3_mux_dataout.IN1
data[111] => l1_w15_n3_mux_dataout.IN1
data[112] => l1_w0_n3_mux_dataout.IN1
data[113] => l1_w1_n3_mux_dataout.IN1
data[114] => l1_w2_n3_mux_dataout.IN1
data[115] => l1_w3_n3_mux_dataout.IN1
data[116] => l1_w4_n3_mux_dataout.IN1
data[117] => l1_w5_n3_mux_dataout.IN1
data[118] => l1_w6_n3_mux_dataout.IN1
data[119] => l1_w7_n3_mux_dataout.IN1
data[120] => l1_w8_n3_mux_dataout.IN1
data[121] => l1_w9_n3_mux_dataout.IN1
data[122] => l1_w10_n3_mux_dataout.IN1
data[123] => l1_w11_n3_mux_dataout.IN1
data[124] => l1_w12_n3_mux_dataout.IN1
data[125] => l1_w13_n3_mux_dataout.IN1
data[126] => l1_w14_n3_mux_dataout.IN1
data[127] => l1_w15_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|recop|datapath:impl_datapath|data_mem:impl_dm
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component
wren_a => altsyncram_q6j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q6j1:auto_generated.data_a[0]
data_a[1] => altsyncram_q6j1:auto_generated.data_a[1]
data_a[2] => altsyncram_q6j1:auto_generated.data_a[2]
data_a[3] => altsyncram_q6j1:auto_generated.data_a[3]
data_a[4] => altsyncram_q6j1:auto_generated.data_a[4]
data_a[5] => altsyncram_q6j1:auto_generated.data_a[5]
data_a[6] => altsyncram_q6j1:auto_generated.data_a[6]
data_a[7] => altsyncram_q6j1:auto_generated.data_a[7]
data_a[8] => altsyncram_q6j1:auto_generated.data_a[8]
data_a[9] => altsyncram_q6j1:auto_generated.data_a[9]
data_a[10] => altsyncram_q6j1:auto_generated.data_a[10]
data_a[11] => altsyncram_q6j1:auto_generated.data_a[11]
data_a[12] => altsyncram_q6j1:auto_generated.data_a[12]
data_a[13] => altsyncram_q6j1:auto_generated.data_a[13]
data_a[14] => altsyncram_q6j1:auto_generated.data_a[14]
data_a[15] => altsyncram_q6j1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6j1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6j1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6j1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6j1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6j1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6j1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6j1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6j1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6j1:auto_generated.address_a[8]
address_a[9] => altsyncram_q6j1:auto_generated.address_a[9]
address_a[10] => altsyncram_q6j1:auto_generated.address_a[10]
address_a[11] => altsyncram_q6j1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q6j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q6j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q6j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q6j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q6j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q6j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q6j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q6j1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|recop|datapath:impl_datapath|registers:impl_reg
clk => dprr[1]~reg0.CLK
clk => dprr[0]~reg0.CLK
clk => sop[0]~reg0.CLK
clk => sop[1]~reg0.CLK
clk => sop[2]~reg0.CLK
clk => sop[3]~reg0.CLK
clk => sop[4]~reg0.CLK
clk => sop[5]~reg0.CLK
clk => sop[6]~reg0.CLK
clk => sop[7]~reg0.CLK
clk => sop[8]~reg0.CLK
clk => sop[9]~reg0.CLK
clk => sop[10]~reg0.CLK
clk => sop[11]~reg0.CLK
clk => sop[12]~reg0.CLK
clk => sop[13]~reg0.CLK
clk => sop[14]~reg0.CLK
clk => sop[15]~reg0.CLK
clk => sip_r[0]~reg0.CLK
clk => sip_r[1]~reg0.CLK
clk => sip_r[2]~reg0.CLK
clk => sip_r[3]~reg0.CLK
clk => sip_r[4]~reg0.CLK
clk => sip_r[5]~reg0.CLK
clk => sip_r[6]~reg0.CLK
clk => sip_r[7]~reg0.CLK
clk => sip_r[8]~reg0.CLK
clk => sip_r[9]~reg0.CLK
clk => sip_r[10]~reg0.CLK
clk => sip_r[11]~reg0.CLK
clk => sip_r[12]~reg0.CLK
clk => sip_r[13]~reg0.CLK
clk => sip_r[14]~reg0.CLK
clk => sip_r[15]~reg0.CLK
clk => svop[0]~reg0.CLK
clk => svop[1]~reg0.CLK
clk => svop[2]~reg0.CLK
clk => svop[3]~reg0.CLK
clk => svop[4]~reg0.CLK
clk => svop[5]~reg0.CLK
clk => svop[6]~reg0.CLK
clk => svop[7]~reg0.CLK
clk => svop[8]~reg0.CLK
clk => svop[9]~reg0.CLK
clk => svop[10]~reg0.CLK
clk => svop[11]~reg0.CLK
clk => svop[12]~reg0.CLK
clk => svop[13]~reg0.CLK
clk => svop[14]~reg0.CLK
clk => svop[15]~reg0.CLK
clk => eot~reg0.CLK
clk => er~reg0.CLK
clk => dpcr[0]~reg0.CLK
clk => dpcr[1]~reg0.CLK
clk => dpcr[2]~reg0.CLK
clk => dpcr[3]~reg0.CLK
clk => dpcr[4]~reg0.CLK
clk => dpcr[5]~reg0.CLK
clk => dpcr[6]~reg0.CLK
clk => dpcr[7]~reg0.CLK
clk => dpcr[8]~reg0.CLK
clk => dpcr[9]~reg0.CLK
clk => dpcr[10]~reg0.CLK
clk => dpcr[11]~reg0.CLK
clk => dpcr[12]~reg0.CLK
clk => dpcr[13]~reg0.CLK
clk => dpcr[14]~reg0.CLK
clk => dpcr[15]~reg0.CLK
clk => dpcr[16]~reg0.CLK
clk => dpcr[17]~reg0.CLK
clk => dpcr[18]~reg0.CLK
clk => dpcr[19]~reg0.CLK
clk => dpcr[20]~reg0.CLK
clk => dpcr[21]~reg0.CLK
clk => dpcr[22]~reg0.CLK
clk => dpcr[23]~reg0.CLK
clk => dpcr[24]~reg0.CLK
clk => dpcr[25]~reg0.CLK
clk => dpcr[26]~reg0.CLK
clk => dpcr[27]~reg0.CLK
clk => dpcr[28]~reg0.CLK
clk => dpcr[29]~reg0.CLK
clk => dpcr[30]~reg0.CLK
clk => dpcr[31]~reg0.CLK
reset => dprr[1]~reg0.PRESET
reset => dprr[0]~reg0.ACLR
reset => sop[0]~reg0.ACLR
reset => sop[1]~reg0.ACLR
reset => sop[2]~reg0.ACLR
reset => sop[3]~reg0.ACLR
reset => sop[4]~reg0.ACLR
reset => sop[5]~reg0.ACLR
reset => sop[6]~reg0.ACLR
reset => sop[7]~reg0.ACLR
reset => sop[8]~reg0.ACLR
reset => sop[9]~reg0.ACLR
reset => sop[10]~reg0.ACLR
reset => sop[11]~reg0.ACLR
reset => sop[12]~reg0.ACLR
reset => sop[13]~reg0.ACLR
reset => sop[14]~reg0.ACLR
reset => sop[15]~reg0.ACLR
reset => sip_r[0]~reg0.ACLR
reset => sip_r[1]~reg0.ACLR
reset => sip_r[2]~reg0.ACLR
reset => sip_r[3]~reg0.ACLR
reset => sip_r[4]~reg0.ACLR
reset => sip_r[5]~reg0.ACLR
reset => sip_r[6]~reg0.ACLR
reset => sip_r[7]~reg0.ACLR
reset => sip_r[8]~reg0.ACLR
reset => sip_r[9]~reg0.ACLR
reset => sip_r[10]~reg0.ACLR
reset => sip_r[11]~reg0.ACLR
reset => sip_r[12]~reg0.ACLR
reset => sip_r[13]~reg0.ACLR
reset => sip_r[14]~reg0.ACLR
reset => sip_r[15]~reg0.ACLR
reset => svop[0]~reg0.ACLR
reset => svop[1]~reg0.ACLR
reset => svop[2]~reg0.ACLR
reset => svop[3]~reg0.ACLR
reset => svop[4]~reg0.ACLR
reset => svop[5]~reg0.ACLR
reset => svop[6]~reg0.ACLR
reset => svop[7]~reg0.ACLR
reset => svop[8]~reg0.ACLR
reset => svop[9]~reg0.ACLR
reset => svop[10]~reg0.ACLR
reset => svop[11]~reg0.ACLR
reset => svop[12]~reg0.ACLR
reset => svop[13]~reg0.ACLR
reset => svop[14]~reg0.ACLR
reset => svop[15]~reg0.ACLR
reset => eot~reg0.ACLR
reset => er~reg0.ACLR
reset => dpcr[0]~reg0.ACLR
reset => dpcr[1]~reg0.ACLR
reset => dpcr[2]~reg0.ACLR
reset => dpcr[3]~reg0.ACLR
reset => dpcr[4]~reg0.ACLR
reset => dpcr[5]~reg0.ACLR
reset => dpcr[6]~reg0.ACLR
reset => dpcr[7]~reg0.ACLR
reset => dpcr[8]~reg0.ACLR
reset => dpcr[9]~reg0.ACLR
reset => dpcr[10]~reg0.ACLR
reset => dpcr[11]~reg0.ACLR
reset => dpcr[12]~reg0.ACLR
reset => dpcr[13]~reg0.ACLR
reset => dpcr[14]~reg0.ACLR
reset => dpcr[15]~reg0.ACLR
reset => dpcr[16]~reg0.ACLR
reset => dpcr[17]~reg0.ACLR
reset => dpcr[18]~reg0.ACLR
reset => dpcr[19]~reg0.ACLR
reset => dpcr[20]~reg0.ACLR
reset => dpcr[21]~reg0.ACLR
reset => dpcr[22]~reg0.ACLR
reset => dpcr[23]~reg0.ACLR
reset => dpcr[24]~reg0.ACLR
reset => dpcr[25]~reg0.ACLR
reset => dpcr[26]~reg0.ACLR
reset => dpcr[27]~reg0.ACLR
reset => dpcr[28]~reg0.ACLR
reset => dpcr[29]~reg0.ACLR
reset => dpcr[30]~reg0.ACLR
reset => dpcr[31]~reg0.ACLR
dpcr[0] <= dpcr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[1] <= dpcr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[2] <= dpcr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[3] <= dpcr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[4] <= dpcr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[5] <= dpcr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[6] <= dpcr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[7] <= dpcr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[8] <= dpcr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[9] <= dpcr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[10] <= dpcr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[11] <= dpcr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[12] <= dpcr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[13] <= dpcr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[14] <= dpcr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[15] <= dpcr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[16] <= dpcr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[17] <= dpcr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[18] <= dpcr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[19] <= dpcr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[20] <= dpcr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[21] <= dpcr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[22] <= dpcr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[23] <= dpcr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[24] <= dpcr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[25] <= dpcr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[26] <= dpcr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[27] <= dpcr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[28] <= dpcr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[29] <= dpcr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[30] <= dpcr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[31] <= dpcr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r7[0] => dpcr.DATAB
r7[1] => dpcr.DATAB
r7[2] => dpcr.DATAB
r7[3] => dpcr.DATAB
r7[4] => dpcr.DATAB
r7[5] => dpcr.DATAB
r7[6] => dpcr.DATAB
r7[7] => dpcr.DATAB
r7[8] => dpcr.DATAB
r7[9] => dpcr.DATAB
r7[10] => dpcr.DATAB
r7[11] => dpcr.DATAB
r7[12] => dpcr.DATAB
r7[13] => dpcr.DATAB
r7[14] => dpcr.DATAB
r7[15] => dpcr.DATAB
rx[0] => dpcr[16]~reg0.DATAIN
rx[0] => svop[0]~reg0.DATAIN
rx[0] => sop[0]~reg0.DATAIN
rx[1] => dpcr[17]~reg0.DATAIN
rx[1] => svop[1]~reg0.DATAIN
rx[1] => sop[1]~reg0.DATAIN
rx[2] => dpcr[18]~reg0.DATAIN
rx[2] => svop[2]~reg0.DATAIN
rx[2] => sop[2]~reg0.DATAIN
rx[3] => dpcr[19]~reg0.DATAIN
rx[3] => svop[3]~reg0.DATAIN
rx[3] => sop[3]~reg0.DATAIN
rx[4] => dpcr[20]~reg0.DATAIN
rx[4] => svop[4]~reg0.DATAIN
rx[4] => sop[4]~reg0.DATAIN
rx[5] => dpcr[21]~reg0.DATAIN
rx[5] => svop[5]~reg0.DATAIN
rx[5] => sop[5]~reg0.DATAIN
rx[6] => dpcr[22]~reg0.DATAIN
rx[6] => svop[6]~reg0.DATAIN
rx[6] => sop[6]~reg0.DATAIN
rx[7] => dpcr[23]~reg0.DATAIN
rx[7] => svop[7]~reg0.DATAIN
rx[7] => sop[7]~reg0.DATAIN
rx[8] => dpcr[24]~reg0.DATAIN
rx[8] => svop[8]~reg0.DATAIN
rx[8] => sop[8]~reg0.DATAIN
rx[9] => dpcr[25]~reg0.DATAIN
rx[9] => svop[9]~reg0.DATAIN
rx[9] => sop[9]~reg0.DATAIN
rx[10] => dpcr[26]~reg0.DATAIN
rx[10] => svop[10]~reg0.DATAIN
rx[10] => sop[10]~reg0.DATAIN
rx[11] => dpcr[27]~reg0.DATAIN
rx[11] => svop[11]~reg0.DATAIN
rx[11] => sop[11]~reg0.DATAIN
rx[12] => dpcr[28]~reg0.DATAIN
rx[12] => svop[12]~reg0.DATAIN
rx[12] => sop[12]~reg0.DATAIN
rx[13] => dpcr[29]~reg0.DATAIN
rx[13] => svop[13]~reg0.DATAIN
rx[13] => sop[13]~reg0.DATAIN
rx[14] => dpcr[30]~reg0.DATAIN
rx[14] => svop[14]~reg0.DATAIN
rx[14] => sop[14]~reg0.DATAIN
rx[15] => dpcr[31]~reg0.DATAIN
rx[15] => svop[15]~reg0.DATAIN
rx[15] => sop[15]~reg0.DATAIN
ir_operand[0] => dpcr.DATAA
ir_operand[1] => dpcr.DATAA
ir_operand[2] => dpcr.DATAA
ir_operand[3] => dpcr.DATAA
ir_operand[4] => dpcr.DATAA
ir_operand[5] => dpcr.DATAA
ir_operand[6] => dpcr.DATAA
ir_operand[7] => dpcr.DATAA
ir_operand[8] => dpcr.DATAA
ir_operand[9] => dpcr.DATAA
ir_operand[10] => dpcr.DATAA
ir_operand[11] => dpcr.DATAA
ir_operand[12] => dpcr.DATAA
ir_operand[13] => dpcr.DATAA
ir_operand[14] => dpcr.DATAA
ir_operand[15] => dpcr.DATAA
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_wr => dpcr[31]~reg0.ENA
dpcr_wr => dpcr[30]~reg0.ENA
dpcr_wr => dpcr[29]~reg0.ENA
dpcr_wr => dpcr[28]~reg0.ENA
dpcr_wr => dpcr[27]~reg0.ENA
dpcr_wr => dpcr[26]~reg0.ENA
dpcr_wr => dpcr[25]~reg0.ENA
dpcr_wr => dpcr[24]~reg0.ENA
dpcr_wr => dpcr[23]~reg0.ENA
dpcr_wr => dpcr[22]~reg0.ENA
dpcr_wr => dpcr[21]~reg0.ENA
dpcr_wr => dpcr[20]~reg0.ENA
dpcr_wr => dpcr[19]~reg0.ENA
dpcr_wr => dpcr[18]~reg0.ENA
dpcr_wr => dpcr[17]~reg0.ENA
dpcr_wr => dpcr[16]~reg0.ENA
dpcr_wr => dpcr[15]~reg0.ENA
dpcr_wr => dpcr[14]~reg0.ENA
dpcr_wr => dpcr[13]~reg0.ENA
dpcr_wr => dpcr[12]~reg0.ENA
dpcr_wr => dpcr[11]~reg0.ENA
dpcr_wr => dpcr[10]~reg0.ENA
dpcr_wr => dpcr[9]~reg0.ENA
dpcr_wr => dpcr[8]~reg0.ENA
dpcr_wr => dpcr[7]~reg0.ENA
dpcr_wr => dpcr[6]~reg0.ENA
dpcr_wr => dpcr[5]~reg0.ENA
dpcr_wr => dpcr[4]~reg0.ENA
dpcr_wr => dpcr[3]~reg0.ENA
dpcr_wr => dpcr[2]~reg0.ENA
dpcr_wr => dpcr[1]~reg0.ENA
dpcr_wr => dpcr[0]~reg0.ENA
er <= er~reg0.DB_MAX_OUTPUT_PORT_TYPE
er_wr => er.OUTPUTSELECT
er_clr => er.OUTPUTSELECT
eot <= eot~reg0.DB_MAX_OUTPUT_PORT_TYPE
eot_wr => eot.OUTPUTSELECT
eot_clr => eot.OUTPUTSELECT
svop[0] <= svop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[1] <= svop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[2] <= svop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[3] <= svop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[4] <= svop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[5] <= svop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[6] <= svop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[7] <= svop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[8] <= svop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[9] <= svop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[10] <= svop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[11] <= svop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[12] <= svop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[13] <= svop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[14] <= svop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[15] <= svop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop_wr => svop[15]~reg0.ENA
svop_wr => svop[14]~reg0.ENA
svop_wr => svop[13]~reg0.ENA
svop_wr => svop[12]~reg0.ENA
svop_wr => svop[11]~reg0.ENA
svop_wr => svop[10]~reg0.ENA
svop_wr => svop[9]~reg0.ENA
svop_wr => svop[8]~reg0.ENA
svop_wr => svop[7]~reg0.ENA
svop_wr => svop[6]~reg0.ENA
svop_wr => svop[5]~reg0.ENA
svop_wr => svop[4]~reg0.ENA
svop_wr => svop[3]~reg0.ENA
svop_wr => svop[2]~reg0.ENA
svop_wr => svop[1]~reg0.ENA
svop_wr => svop[0]~reg0.ENA
sip_r[0] <= sip_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[1] <= sip_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[2] <= sip_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[3] <= sip_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[4] <= sip_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[5] <= sip_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[6] <= sip_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[7] <= sip_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[8] <= sip_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[9] <= sip_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[10] <= sip_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[11] <= sip_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[12] <= sip_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[13] <= sip_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[14] <= sip_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[15] <= sip_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip[0] => sip_r[0]~reg0.DATAIN
sip[1] => sip_r[1]~reg0.DATAIN
sip[2] => sip_r[2]~reg0.DATAIN
sip[3] => sip_r[3]~reg0.DATAIN
sip[4] => sip_r[4]~reg0.DATAIN
sip[5] => sip_r[5]~reg0.DATAIN
sip[6] => sip_r[6]~reg0.DATAIN
sip[7] => sip_r[7]~reg0.DATAIN
sip[8] => sip_r[8]~reg0.DATAIN
sip[9] => sip_r[9]~reg0.DATAIN
sip[10] => sip_r[10]~reg0.DATAIN
sip[11] => sip_r[11]~reg0.DATAIN
sip[12] => sip_r[12]~reg0.DATAIN
sip[13] => sip_r[13]~reg0.DATAIN
sip[14] => sip_r[14]~reg0.DATAIN
sip[15] => sip_r[15]~reg0.DATAIN
sop[0] <= sop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[1] <= sop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[2] <= sop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[3] <= sop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[4] <= sop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[5] <= sop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[6] <= sop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[7] <= sop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[8] <= sop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[9] <= sop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[10] <= sop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[11] <= sop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[12] <= sop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[13] <= sop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[14] <= sop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[15] <= sop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_wr => sop[15]~reg0.ENA
sop_wr => sop[14]~reg0.ENA
sop_wr => sop[13]~reg0.ENA
sop_wr => sop[12]~reg0.ENA
sop_wr => sop[11]~reg0.ENA
sop_wr => sop[10]~reg0.ENA
sop_wr => sop[9]~reg0.ENA
sop_wr => sop[8]~reg0.ENA
sop_wr => sop[7]~reg0.ENA
sop_wr => sop[6]~reg0.ENA
sop_wr => sop[5]~reg0.ENA
sop_wr => sop[4]~reg0.ENA
sop_wr => sop[3]~reg0.ENA
sop_wr => sop[2]~reg0.ENA
sop_wr => sop[1]~reg0.ENA
sop_wr => sop[0]~reg0.ENA
dprr[0] <= dprr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprr[1] <= dprr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_wr => dprr.OUTPUTSELECT
irq_clr => dprr.OUTPUTSELECT
result_wen => dprr[0]~reg0.ENA
result => dprr[0]~reg0.DATAIN


|recop|control_unit:impl_control_unit
clk => dpcr_sel_signal.CLK
clk => dm_sel_in_signal[0].CLK
clk => dm_sel_in_signal[1].CLK
clk => dm_sel_addr_signal[0].CLK
clk => dm_sel_addr_signal[1].CLK
clk => alu_sel_op2_signal.CLK
clk => rf_sel_in_signal[0].CLK
clk => rf_sel_in_signal[1].CLK
clk => rf_sel_in_signal[2].CLK
clk => alu_sel_op1_signal[0].CLK
clk => alu_sel_op1_signal[1].CLK
clk => pc_mode_signal[0].CLK
clk => pc_mode_signal[1].CLK
clk => alu_operation_signal[0].CLK
clk => alu_operation_signal[1].CLK
clk => alu_operation_signal[2].CLK
clk => ir_fetch_start_signal.CLK
clk => sop_write_signal.CLK
clk => alu_clr_z_flag_signal.CLK
clk => dpcr_write_flag_signal.CLK
clk => pc_write_flag_signal.CLK
clk => rf_write_signal.CLK
clk => dm_write_signal.CLK
clk => next_state~1.DATAIN
clk => state~1.DATAIN
reset => state~3.DATAIN
reset => next_state.T3.OUTPUTSELECT
reset => next_state.T2.OUTPUTSELECT
reset => next_state.T1.OUTPUTSELECT
reset => next_state.T0.OUTPUTSELECT
reset => dm_sel_addr_signal[1].ENA
reset => dm_sel_addr_signal[0].ENA
reset => dm_sel_in_signal[1].ENA
reset => dm_sel_in_signal[0].ENA
reset => dpcr_sel_signal.ENA
reset => alu_sel_op2_signal.ENA
reset => rf_sel_in_signal[0].ENA
reset => rf_sel_in_signal[1].ENA
reset => rf_sel_in_signal[2].ENA
reset => alu_sel_op1_signal[0].ENA
reset => alu_sel_op1_signal[1].ENA
reset => pc_mode_signal[0].ENA
reset => pc_mode_signal[1].ENA
reset => alu_operation_signal[0].ENA
reset => alu_operation_signal[1].ENA
reset => alu_operation_signal[2].ENA
reset => ir_fetch_start_signal.ENA
reset => sop_write_signal.ENA
reset => alu_clr_z_flag_signal.ENA
reset => dpcr_write_flag_signal.ENA
reset => pc_write_flag_signal.ENA
reset => rf_write_signal.ENA
reset => dm_write_signal.ENA
dm_sel_addr[0] <= dm_sel_addr_signal[0].DB_MAX_OUTPUT_PORT_TYPE
dm_sel_addr[1] <= dm_sel_addr_signal[1].DB_MAX_OUTPUT_PORT_TYPE
dm_sel_in[0] <= dm_sel_in_signal[0].DB_MAX_OUTPUT_PORT_TYPE
dm_sel_in[1] <= dm_sel_in_signal[1].DB_MAX_OUTPUT_PORT_TYPE
dm_write <= dm_write_signal.DB_MAX_OUTPUT_PORT_TYPE
ir_fetch_start <= ir_fetch_start_signal.DB_MAX_OUTPUT_PORT_TYPE
rf_sel_in[0] <= rf_sel_in_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rf_sel_in[1] <= rf_sel_in_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rf_sel_in[2] <= rf_sel_in_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rf_write_flag <= rf_write_signal.DB_MAX_OUTPUT_PORT_TYPE
pc_write_flag <= pc_write_flag_signal.DB_MAX_OUTPUT_PORT_TYPE
pc_mode[0] <= pc_mode_signal[0].DB_MAX_OUTPUT_PORT_TYPE
pc_mode[1] <= pc_mode_signal[1].DB_MAX_OUTPUT_PORT_TYPE
alu_clr_z_flag <= alu_clr_z_flag_signal.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] <= alu_operation_signal[0].DB_MAX_OUTPUT_PORT_TYPE
alu_operation[1] <= alu_operation_signal[1].DB_MAX_OUTPUT_PORT_TYPE
alu_operation[2] <= alu_operation_signal[2].DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op1[0] <= alu_sel_op1_signal[0].DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op1[1] <= alu_sel_op1_signal[1].DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op2 <= alu_sel_op2_signal.DB_MAX_OUTPUT_PORT_TYPE
dpcr_write_flag <= dpcr_write_flag_signal.DB_MAX_OUTPUT_PORT_TYPE
dpcr_sel <= dpcr_sel_signal.DB_MAX_OUTPUT_PORT_TYPE
sop_write <= sop_write_signal.DB_MAX_OUTPUT_PORT_TYPE
alu_z_flag => pc_mode_signal.OUTPUTSELECT
alu_z_flag => pc_mode_signal.OUTPUTSELECT
alu_result[0] => ~NO_FANOUT~
alu_result[1] => ~NO_FANOUT~
alu_result[2] => ~NO_FANOUT~
alu_result[3] => ~NO_FANOUT~
alu_result[4] => ~NO_FANOUT~
alu_result[5] => ~NO_FANOUT~
alu_result[6] => ~NO_FANOUT~
alu_result[7] => ~NO_FANOUT~
alu_result[8] => ~NO_FANOUT~
alu_result[9] => ~NO_FANOUT~
alu_result[10] => ~NO_FANOUT~
alu_result[11] => ~NO_FANOUT~
alu_result[12] => ~NO_FANOUT~
alu_result[13] => ~NO_FANOUT~
alu_result[14] => ~NO_FANOUT~
alu_result[15] => ~NO_FANOUT~
ir_opcode[0] => Equal0.IN11
ir_opcode[0] => Equal1.IN11
ir_opcode[0] => Equal2.IN11
ir_opcode[0] => Equal4.IN11
ir_opcode[0] => Equal5.IN11
ir_opcode[0] => Equal6.IN11
ir_opcode[0] => Equal7.IN11
ir_opcode[0] => Mux0.IN69
ir_opcode[0] => Mux1.IN69
ir_opcode[0] => Mux2.IN69
ir_opcode[0] => Mux3.IN11
ir_opcode[0] => Mux4.IN11
ir_opcode[0] => Mux5.IN11
ir_opcode[0] => Mux6.IN69
ir_opcode[0] => Mux7.IN69
ir_opcode[0] => Mux8.IN10
ir_opcode[0] => Mux9.IN8
ir_opcode[0] => Mux10.IN8
ir_opcode[0] => Mux11.IN7
ir_opcode[0] => Mux12.IN7
ir_opcode[0] => Mux13.IN8
ir_opcode[0] => Mux14.IN8
ir_opcode[0] => Mux15.IN6
ir_opcode[0] => Mux16.IN69
ir_opcode[0] => Mux17.IN69
ir_opcode[0] => Mux18.IN69
ir_opcode[0] => Mux19.IN7
ir_opcode[0] => Mux20.IN7
ir_opcode[0] => Mux21.IN69
ir_opcode[0] => Mux22.IN69
ir_opcode[0] => Mux23.IN6
ir_opcode[0] => Mux24.IN6
ir_opcode[0] => Mux25.IN6
ir_opcode[0] => Mux26.IN69
ir_opcode[1] => Equal0.IN10
ir_opcode[1] => Equal1.IN10
ir_opcode[1] => Equal2.IN10
ir_opcode[1] => Equal4.IN10
ir_opcode[1] => Equal5.IN10
ir_opcode[1] => Equal6.IN10
ir_opcode[1] => Equal7.IN10
ir_opcode[1] => Mux0.IN68
ir_opcode[1] => Mux1.IN68
ir_opcode[1] => Mux2.IN68
ir_opcode[1] => Mux3.IN10
ir_opcode[1] => Mux4.IN10
ir_opcode[1] => Mux5.IN10
ir_opcode[1] => Mux6.IN68
ir_opcode[1] => Mux7.IN68
ir_opcode[1] => Mux8.IN9
ir_opcode[1] => Mux9.IN7
ir_opcode[1] => Mux10.IN7
ir_opcode[1] => Mux11.IN6
ir_opcode[1] => Mux12.IN6
ir_opcode[1] => Mux13.IN7
ir_opcode[1] => Mux14.IN7
ir_opcode[1] => Mux15.IN5
ir_opcode[1] => Mux16.IN68
ir_opcode[1] => Mux17.IN68
ir_opcode[1] => Mux18.IN68
ir_opcode[1] => Mux19.IN6
ir_opcode[1] => Mux20.IN6
ir_opcode[1] => Mux21.IN68
ir_opcode[1] => Mux22.IN68
ir_opcode[1] => Mux23.IN5
ir_opcode[1] => Mux24.IN5
ir_opcode[1] => Mux25.IN5
ir_opcode[1] => Mux26.IN68
ir_opcode[2] => Equal0.IN9
ir_opcode[2] => Equal1.IN9
ir_opcode[2] => Equal2.IN9
ir_opcode[2] => Equal4.IN9
ir_opcode[2] => Equal5.IN9
ir_opcode[2] => Equal6.IN9
ir_opcode[2] => Equal7.IN9
ir_opcode[2] => Mux0.IN67
ir_opcode[2] => Mux1.IN67
ir_opcode[2] => Mux2.IN67
ir_opcode[2] => Mux3.IN9
ir_opcode[2] => Mux4.IN9
ir_opcode[2] => Mux5.IN9
ir_opcode[2] => Mux6.IN67
ir_opcode[2] => Mux7.IN67
ir_opcode[2] => Mux8.IN8
ir_opcode[2] => Mux9.IN6
ir_opcode[2] => Mux10.IN6
ir_opcode[2] => Mux11.IN5
ir_opcode[2] => Mux12.IN5
ir_opcode[2] => Mux13.IN6
ir_opcode[2] => Mux14.IN6
ir_opcode[2] => Mux15.IN4
ir_opcode[2] => Mux16.IN67
ir_opcode[2] => Mux17.IN67
ir_opcode[2] => Mux18.IN67
ir_opcode[2] => Mux19.IN5
ir_opcode[2] => Mux20.IN5
ir_opcode[2] => Mux21.IN67
ir_opcode[2] => Mux22.IN67
ir_opcode[2] => Mux23.IN4
ir_opcode[2] => Mux24.IN4
ir_opcode[2] => Mux25.IN4
ir_opcode[2] => Mux26.IN67
ir_opcode[3] => Equal0.IN8
ir_opcode[3] => Equal1.IN8
ir_opcode[3] => Equal2.IN8
ir_opcode[3] => Equal4.IN8
ir_opcode[3] => Equal5.IN8
ir_opcode[3] => Equal6.IN8
ir_opcode[3] => Equal7.IN8
ir_opcode[3] => Mux0.IN66
ir_opcode[3] => Mux1.IN66
ir_opcode[3] => Mux2.IN66
ir_opcode[3] => Mux3.IN8
ir_opcode[3] => Mux4.IN8
ir_opcode[3] => Mux5.IN8
ir_opcode[3] => Mux6.IN66
ir_opcode[3] => Mux7.IN66
ir_opcode[3] => Mux8.IN7
ir_opcode[3] => Mux9.IN5
ir_opcode[3] => Mux10.IN5
ir_opcode[3] => Mux11.IN4
ir_opcode[3] => Mux12.IN4
ir_opcode[3] => Mux13.IN5
ir_opcode[3] => Mux14.IN5
ir_opcode[3] => Mux15.IN3
ir_opcode[3] => Mux16.IN66
ir_opcode[3] => Mux17.IN66
ir_opcode[3] => Mux18.IN66
ir_opcode[3] => Mux19.IN4
ir_opcode[3] => Mux20.IN4
ir_opcode[3] => Mux21.IN66
ir_opcode[3] => Mux22.IN66
ir_opcode[3] => Mux23.IN3
ir_opcode[3] => Mux24.IN3
ir_opcode[3] => Mux25.IN3
ir_opcode[3] => Mux26.IN66
ir_opcode[4] => Equal0.IN7
ir_opcode[4] => Equal1.IN7
ir_opcode[4] => Equal2.IN7
ir_opcode[4] => Equal4.IN7
ir_opcode[4] => Equal5.IN7
ir_opcode[4] => Equal6.IN7
ir_opcode[4] => Equal7.IN7
ir_opcode[4] => Mux0.IN65
ir_opcode[4] => Mux1.IN65
ir_opcode[4] => Mux2.IN65
ir_opcode[4] => Mux3.IN7
ir_opcode[4] => Mux4.IN7
ir_opcode[4] => Mux5.IN7
ir_opcode[4] => Mux6.IN65
ir_opcode[4] => Mux7.IN65
ir_opcode[4] => Mux8.IN6
ir_opcode[4] => Mux9.IN4
ir_opcode[4] => Mux10.IN4
ir_opcode[4] => Mux11.IN3
ir_opcode[4] => Mux12.IN3
ir_opcode[4] => Mux13.IN4
ir_opcode[4] => Mux14.IN4
ir_opcode[4] => Mux15.IN2
ir_opcode[4] => Mux16.IN65
ir_opcode[4] => Mux17.IN65
ir_opcode[4] => Mux18.IN65
ir_opcode[4] => Mux19.IN3
ir_opcode[4] => Mux20.IN3
ir_opcode[4] => Mux21.IN65
ir_opcode[4] => Mux22.IN65
ir_opcode[4] => Mux23.IN2
ir_opcode[4] => Mux24.IN2
ir_opcode[4] => Mux25.IN2
ir_opcode[4] => Mux26.IN65
ir_opcode[5] => Equal0.IN6
ir_opcode[5] => Equal1.IN6
ir_opcode[5] => Equal2.IN6
ir_opcode[5] => Equal4.IN6
ir_opcode[5] => Equal5.IN6
ir_opcode[5] => Equal6.IN6
ir_opcode[5] => Equal7.IN6
ir_opcode[5] => Mux0.IN64
ir_opcode[5] => Mux1.IN64
ir_opcode[5] => Mux2.IN64
ir_opcode[5] => Mux3.IN6
ir_opcode[5] => Mux4.IN6
ir_opcode[5] => Mux5.IN6
ir_opcode[5] => Mux6.IN64
ir_opcode[5] => Mux7.IN64
ir_opcode[5] => Mux8.IN5
ir_opcode[5] => Mux9.IN3
ir_opcode[5] => Mux10.IN3
ir_opcode[5] => Mux11.IN2
ir_opcode[5] => Mux12.IN2
ir_opcode[5] => Mux13.IN3
ir_opcode[5] => Mux14.IN3
ir_opcode[5] => Mux15.IN1
ir_opcode[5] => Mux16.IN64
ir_opcode[5] => Mux17.IN64
ir_opcode[5] => Mux18.IN64
ir_opcode[5] => Mux19.IN2
ir_opcode[5] => Mux20.IN2
ir_opcode[5] => Mux21.IN64
ir_opcode[5] => Mux22.IN64
ir_opcode[5] => Mux23.IN1
ir_opcode[5] => Mux24.IN1
ir_opcode[5] => Mux25.IN1
ir_opcode[5] => Mux26.IN64
ir_opcode[6] => Equal3.IN3
ir_opcode[6] => Equal8.IN3
ir_opcode[6] => Equal9.IN3
ir_opcode[6] => Equal10.IN3
ir_opcode[6] => Mux7.IN5
ir_opcode[6] => Mux7.IN6
ir_opcode[6] => Mux7.IN7
ir_opcode[6] => Mux7.IN8
ir_opcode[6] => Mux7.IN9
ir_opcode[6] => Mux7.IN10
ir_opcode[6] => Mux7.IN11
ir_opcode[6] => Mux7.IN12
ir_opcode[6] => Mux7.IN13
ir_opcode[6] => Mux7.IN14
ir_opcode[6] => Mux7.IN15
ir_opcode[6] => Mux7.IN16
ir_opcode[6] => Mux7.IN17
ir_opcode[6] => Mux7.IN18
ir_opcode[6] => Mux7.IN19
ir_opcode[6] => Mux7.IN20
ir_opcode[6] => Mux7.IN21
ir_opcode[6] => Mux7.IN22
ir_opcode[6] => Mux7.IN23
ir_opcode[6] => Mux7.IN24
ir_opcode[6] => Mux7.IN25
ir_opcode[6] => Mux7.IN26
ir_opcode[6] => Mux7.IN27
ir_opcode[6] => Mux7.IN28
ir_opcode[6] => Mux7.IN29
ir_opcode[6] => Mux7.IN30
ir_opcode[6] => Mux7.IN31
ir_opcode[6] => Mux7.IN32
ir_opcode[6] => Mux7.IN33
ir_opcode[6] => Mux7.IN34
ir_opcode[6] => Mux7.IN35
ir_opcode[6] => Mux7.IN36
ir_opcode[6] => Mux7.IN37
ir_opcode[6] => Mux7.IN38
ir_opcode[6] => Mux7.IN39
ir_opcode[6] => Mux7.IN40
ir_opcode[6] => Mux7.IN41
ir_opcode[6] => Mux7.IN42
ir_opcode[6] => Mux7.IN43
ir_opcode[6] => Mux7.IN44
ir_opcode[6] => Mux7.IN45
ir_opcode[6] => Mux7.IN46
ir_opcode[6] => Mux7.IN47
ir_opcode[6] => Mux7.IN48
ir_opcode[6] => Mux7.IN49
ir_opcode[6] => Mux7.IN50
ir_opcode[6] => Mux7.IN51
ir_opcode[6] => Mux7.IN52
ir_opcode[6] => Mux7.IN53
ir_opcode[6] => Mux7.IN54
ir_opcode[6] => Mux7.IN55
ir_opcode[6] => Mux7.IN56
ir_opcode[6] => Mux7.IN57
ir_opcode[6] => Mux7.IN58
ir_opcode[6] => Mux7.IN59
ir_opcode[6] => Mux7.IN60
ir_opcode[6] => Mux7.IN61
ir_opcode[6] => Mux7.IN62
ir_opcode[6] => Mux7.IN63
ir_opcode[7] => Equal3.IN2
ir_opcode[7] => Equal8.IN2
ir_opcode[7] => Equal9.IN2
ir_opcode[7] => Equal10.IN2
ir_opcode[7] => Mux6.IN5
ir_opcode[7] => Mux6.IN6
ir_opcode[7] => Mux6.IN7
ir_opcode[7] => Mux6.IN8
ir_opcode[7] => Mux6.IN9
ir_opcode[7] => Mux6.IN10
ir_opcode[7] => Mux6.IN11
ir_opcode[7] => Mux6.IN12
ir_opcode[7] => Mux6.IN13
ir_opcode[7] => Mux6.IN14
ir_opcode[7] => Mux6.IN15
ir_opcode[7] => Mux6.IN16
ir_opcode[7] => Mux6.IN17
ir_opcode[7] => Mux6.IN18
ir_opcode[7] => Mux6.IN19
ir_opcode[7] => Mux6.IN20
ir_opcode[7] => Mux6.IN21
ir_opcode[7] => Mux6.IN22
ir_opcode[7] => Mux6.IN23
ir_opcode[7] => Mux6.IN24
ir_opcode[7] => Mux6.IN25
ir_opcode[7] => Mux6.IN26
ir_opcode[7] => Mux6.IN27
ir_opcode[7] => Mux6.IN28
ir_opcode[7] => Mux6.IN29
ir_opcode[7] => Mux6.IN30
ir_opcode[7] => Mux6.IN31
ir_opcode[7] => Mux6.IN32
ir_opcode[7] => Mux6.IN33
ir_opcode[7] => Mux6.IN34
ir_opcode[7] => Mux6.IN35
ir_opcode[7] => Mux6.IN36
ir_opcode[7] => Mux6.IN37
ir_opcode[7] => Mux6.IN38
ir_opcode[7] => Mux6.IN39
ir_opcode[7] => Mux6.IN40
ir_opcode[7] => Mux6.IN41
ir_opcode[7] => Mux6.IN42
ir_opcode[7] => Mux6.IN43
ir_opcode[7] => Mux6.IN44
ir_opcode[7] => Mux6.IN45
ir_opcode[7] => Mux6.IN46
ir_opcode[7] => Mux6.IN47
ir_opcode[7] => Mux6.IN48
ir_opcode[7] => Mux6.IN49
ir_opcode[7] => Mux6.IN50
ir_opcode[7] => Mux6.IN51
ir_opcode[7] => Mux6.IN52
ir_opcode[7] => Mux6.IN53
ir_opcode[7] => Mux6.IN54
ir_opcode[7] => Mux6.IN55
ir_opcode[7] => Mux6.IN56
ir_opcode[7] => Mux6.IN57
ir_opcode[7] => Mux6.IN58
ir_opcode[7] => Mux6.IN59
ir_opcode[7] => Mux6.IN60
ir_opcode[7] => Mux6.IN61
ir_opcode[7] => Mux6.IN62
ir_opcode[7] => Mux6.IN63
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => pc_mode_signal.OUTPUTSELECT
inst_fetched => pc_mode_signal.OUTPUTSELECT
inst_fetched => pc_write_flag_signal.OUTPUTSELECT
rz_empty => pc_mode_signal.OUTPUTSELECT
rz_empty => pc_mode_signal.OUTPUTSELECT
debug_state[0] <= debug_state.DB_MAX_OUTPUT_PORT_TYPE
debug_state[1] <= debug_state.DB_MAX_OUTPUT_PORT_TYPE
debug_next_state[0] <= debug_next_state.DB_MAX_OUTPUT_PORT_TYPE
debug_next_state[1] <= debug_next_state.DB_MAX_OUTPUT_PORT_TYPE


