creating new wisdom context...
opening wisdom context...
parsing caffe network...
mark prob
Marking total 1 outputs
initialize all tensors with const scaling factors of 127...
attaching parsed network to the wisdom...
compiling profile "fast-math"... config "nv_full"...
Compiler profile: fast-math
	compute precision NVDLA_PRECISION_INT8
	network input data format NHWC
	network input surface format NVDLA_IMG_A8B8G8R8
	network output data format NCxHWx
	network output surface format NVDLA_FEATURE_DATA_INT8
	batch size 0
	tensor scaling mode PER_TENSOR
	quantization mode PER_KERNEL
	 <xxx:begin>canonical_ast::generateGraph
	 <xxx:end>canonical_ast::generateGraph
	 <xxx:begin>dumpCanonicalGraph
	 <xxx:end>dumpCanonicalGraph
	 <xxx:begin>engine_ast::generateGraph
raw weights of bias-0: -0.0520345, -0.26182, -0.122099, -0.0731585, 0.00227223, -0.00343228, -0.13377, -0.0661302, 0.186153, -0.357504, -0.197556, -0.0862184, -0.0981764, 0.00431068, -0.150329, 0.0233939, -0.0475041, -0.047975, -0.0908913, -0.0907177, 
n-0:->n-0:dc-conv-0 n-1:bias-0 
n-1:->n-2:pdp-0 
raw weights of bias-1: -0.0907039, -0.00932391, -0.0894252, -0.0747356, -0.0311006, -0.00752676, 0.0145506, -0.0277411, 0.0114217, -0.0405361, -0.0396852, -0.0587078, -0.0212531, -0.0443569, -0.0255789, -0.0654548, 0.0026493, -0.0572171, -0.0247502, -0.0126434, 0.025841, -0.0262111, -0.049371, -0.0354304, -0.0540462, -0.0474098, -0.101966, -0.0241529, -0.0495105, -0.0726387, -0.0730577, 0.0206954, -0.0831369, -0.0831089, -0.0862053, -0.0333308, -0.0680387, -0.0320149, -0.0173994, -0.015288, -0.045525, -0.0628639, 0.01355, -0.0266161, -0.029254, -0.0425791, -0.117264, -0.0188577, 0.0316023, -0.0394323, 
n-2:->n-3:dc-conv-1 n-4:bias-1 
n-3:->n-5:pdp-1 
raw weights of bias-2: -0.00101427, 0.00089187, -0.0036263, -0.00191684, 0.00440495, -0.00410471, 0.00525949, 0.00785659, 0.00544197, -0.000942776, -0.00213598, 7.85463e-06, 0.00409374, -0.00413626, -0.000680418, -0.00105218, -0.00473995, 0.00244723, 0.000166296, 0.00234155, -0.00370339, 0.00628993, 0.0081814, -0.0059563, -0.000646187, -0.0134169, 0.000650236, 0.00194922, -0.00649575, 0.00418666, 0.00599317, 0.00198911, -0.00214594, -0.00299132, 0.000422741, 0.00572525, -0.00176809, 0.00645442, -0.000572317, -6.74137e-07, -0.00180438, -0.00257137, 0.00170933, 0.00343244, -0.00410553, 0.00130002, -0.000908483, 0.00415375, 0.00260407, -0.00017934, -0.00149117, -0.0017837, -0.0103937, -0.00104695, 0.0077031, 0.00257995, 0.00389701, 0.000694224, -0.0139759, 0.000742349, -0.00861597, 0.00302106, 0.00395968, -0.00481505, 0.000658244, -0.00545873, 0.000948631, -0.00295507, -0.002997, 0.000181334, -0.00114398, 0.00926247, 0.00325652, 0.00368137, -0.00246831, -0.00621907, 0.00968137, -0.0019347, -0.00540713, -0.00163671, -0.00169856, -0.00681411, -0.00739086, -0.00229236, -0.00234567, -0.00228327, -0.000335681, -0.00206803, 0.00632286, 0.00081683, -0.00292494, 0.00120666, -0.000809142, -0.000405766, 0.00195896, 0.00421019, -0.00353305, -0.00308546, -0.000721997, 0.00154058, -0.00663079, -0.00310124, -0.00270551, 0.00996459, -0.00606164, -0.00347125, 0.00621064, 0.000196405, 0.00235592, 0.00442227, -0.000866883, 0.00731941, 0.00557652, 0.00736594, -0.00427451, 0.0016933, -0.00328672, -0.00196033, -0.0046583, -8.59072e-05, -7.69884e-05, -0.00332632, 0.00267804, 0.00158707, -0.00156512, -0.00528649, 0.00141318, 0.00590825, -0.00529118, 0.00356284, 0.00463625, 0.00203387, 0.00748369, 0.00406871, -0.001116, -0.00473078, -0.000172582, 0.0018553, -0.000150813, 0.00596004, 0.00719452, -0.00418286, -0.00124554, -0.00138671, -0.0031053, -0.00338738, -0.00288184, -0.0045877, -5.29146e-05, 0.00609157, -0.000385275, -0.00532569, 0.00127109, -0.00645093, 0.0137756, -0.00243997, -0.00374802, 0.011611, 0.0034987, -0.00589968, -0.00306651, -0.0072404, -0.00871966, 0.00672711, 0.000668907, 0.00702164, 0.00491007, -0.00254025, -0.00272403, -0.000402578, -0.000113003, -0.00127577, 0.00116987, 0.00509936, -0.000765228, -0.00145215, -0.00782184, -0.001308, 1.93087e-05, 0.00115113, 0.00290435, -0.00039689, -0.00712083, -0.00129845, -0.00410682, -0.00370828, 0.000268763, 0.000873229, 0.0064745, -0.00259623, -0.00845873, -0.0058764, 0.00333974, 0.00708029, -0.00536177, 0.00549375, -0.00776471, -0.00302317, 0.00337236, 0.00422242, 2.05917e-05, 0.000859425, 0.00269888, -0.00077186, -0.00246258, 0.0196955, -0.00630343, -0.00688211, -0.00319108, -0.00628199, 0.000273802, 0.00387652, -0.0082398, -0.004365, 0.0111855, -0.00306438, -0.011144, -0.00653202, -0.00266923, 6.82873e-05, -0.0019841, -0.00419379, -0.00513219, -0.00271659, -0.00381054, 0.0018533, -0.00328652, 0.00931773, -0.000585481, -0.000680803, -0.00518078, 0.000983671, -0.00907808, -0.00858488, -0.00604796, -0.00163851, -0.00200696, 0.00799301, 0.00766949, 0.00868196, 8.02476e-05, 0.00135197, -0.00174457, -0.00455425, 0.000806531, -0.00535788, 0.00639139, -0.00523003, -0.00453643, -0.00511631, -0.00102115, -0.0014478, 0.000927145, -0.000116326, -0.00254697, -0.000561198, 0.00155228, -0.00666964, -0.000281138, 0.00701949, 0.00291389, 0.0014934, 0.00262854, 0.00678986, -0.0013406, 0.0044931, 0.00139994, 0.00386025, -0.00131565, -0.00495326, 0.0034474, -0.0031419, 0.00141243, -0.00423364, -0.00236544, -0.00379645, -0.00215927, -0.00165542, -0.00740176, -0.00629485, -0.00801012, 0.00264725, 0.000684559, 0.00565893, -0.0217366, 0.000740537, -0.00427227, -0.00491545, 0.00294229, 0.00440067, -0.00845741, 0.00968977, -0.00146276, -0.0016496, 0.00725332, 0.00255191, 0.00304779, -0.000874543, -0.000686656, 0.00430808, 0.00346421, 6.4304e-05, 0.00434219, -0.00504264, -0.00414163, 0.00246856, -0.00140215, -0.00766596, 0.0134329, 0.0075709, -0.00341072, -0.00249841, -0.00227304, 0.00288446, -0.00811067, 0.00597043, -0.00773079, 0.00087399, 0.0013001, 0.00054667, 0.00286972, 0.00374642, 0.00521849, -0.00123203, -0.00274376, -0.00513977, 0.00449634, 0.00522665, -0.0106427, 0.00590336, -0.00267509, -0.0165915, -0.00401104, -0.0059222, 0.00281504, 0.00322801, -0.00899359, 0.00885287, -0.0014544, -0.00193104, 0.00383924, 0.00174704, 0.00108093, -0.000616308, -0.00662992, 0.0205829, -6.07489e-05, -0.00354661, 0.00716728, -0.000183014, 0.0077373, 0.00530352, 0.000786719, -0.00379573, -0.005182, 0.00334937, -0.0022006, -0.00139206, -0.00117325, -0.00529263, 0.0059254, 0.00519633, 0.00426746, -0.00217912, -0.00265087, 0.0020646, -0.00575285, -0.00430007, -0.000766679, 0.0094425, 0.0012829, 0.00682343, -0.000682777, 0.00272175, 0.00594812, 0.00223025, 0.00326629, -0.00379002, 0.000298808, -0.00373486, 0.000211619, 0.00330248, 0.0002531, -0.00471844, -0.0015037, 0.00904076, -0.00853614, -0.00802373, -0.000162384, 0.000671781, 0.00977746, 0.0015363, 0.00324373, -0.00259771, 0.00106471, 0.00269199, 0.00111865, 0.00914511, -0.00157351, -0.00133753, -0.00442227, 0.00479994, 0.00253245, 0.00278352, -0.000997184, 0.00259009, -0.00311541, 0.00792261, -0.00670931, 0.00477548, 0.00240727, -0.00310935, -0.00120076, -0.00234284, 0.00532378, -0.00177029, -0.000394699, 0.00255317, -0.00426486, 0.0113146, 0.00422866, -0.00476033, 0.00170278, 0.00385375, -0.00428808, 0.00383694, 0.00143403, 0.000142468, -0.0055558, -0.00236095, -0.000871387, 0.00650968, -0.00257545, -0.00100301, 0.000387722, 0.00558084, 0.000940067, -0.00175701, 0.00851801, -0.0035699, 0.000635677, 0.00361288, -0.00458138, 0.000281317, 0.00483281, -0.00870878, 0.00150344, 0.00594413, -0.00370558, -0.000804561, 0.00153274, -0.00328487, -0.00288948, 0.00496283, -0.00311749, -9.71639e-05, -0.000196335, 0.006423, -0.00211311, 0.000213316, -0.00549181, -0.00210803, 0.00737773, -0.00231166, -0.00484183, 0.00496168, -0.00702765, 0.000544903, 0.000853172, -0.00217875, 0.00467277, 0.000247553, 0.00911269, 0.000571533, -0.00429402, -0.00454295, -0.000838081, 0.00400116, 0.0105973, 0.0146395, -0.00323244, 0.0015593, -0.00189317, -0.000206441, -0.00324134, 0.00452094, -7.50744e-05, 0.00474457, -0.00454269, 0.0015798, -0.0046006, -0.00169941, -0.00470405, -0.00100837, -0.000660074, 0.00965333, 0.00855291, -0.000304291, -0.00584059, -0.00272768, 
n-4:->n-6:fc-0 n-7:bias-2 
n-5:->n-8:sdp-scale-0 n-9:act-0 
raw weights of bias-3: -0.00397243, 0.00959687, -0.00925111, -0.0285526, -0.0210833, 0.0187794, -0.0190658, 0.00384128, 0.0729851, -0.0232827, 
n-6:->n-10:fc-1 n-11:bias-3 
n-7:->n-12:cpu-sm-0 
libnvdla<2> Prototxt #chnls (C = 1) != Profile #chnls for input (NVDLA_IMG_A8B8G8R8: C = 4). Preferring #chnls from Profile for compiling.
EngineAST graph level input edge[0] is e-0
input bind id: 0
libnvdla<2> Overriding output multibatch size from 1 to 64
EngineAST graph level output edge[0] is e-8
output bind id: 0
dc-conv-0/n-0/conv1:
	in e-0
	out e-11
	aux e-9
bias-0/n-1/conv1:
	in e-11
	out e-1
	aux e-10
pdp-0/n-2/pool1:
	in e-1
	out e-2
dc-conv-1/n-3/conv2:
	in e-2
	out e-14
	aux e-12
bias-1/n-4/conv2:
	in e-14
	out e-3
	aux e-13
pdp-1/n-5/pool2:
	in e-3
	out e-4
fc-0/n-6/ip1:
	in e-4
	out e-17
	aux e-15
bias-2/n-7/ip1:
	in e-17
	out e-5
	aux e-16
sdp-scale-0/n-8/(No canonical node):
	in e-5
	out e-19
	aux e-18
act-0/n-9/relu1:
	in e-19
	out e-6
fc-1/n-10/ip2:
	in e-6
	out e-22
	aux e-20
bias-3/n-11/ip2:
	in e-22
	out e-7
	aux e-21
cpu-sm-0/n-12/prob:
	in e-7
	out e-8
	 <xxx:end>engine_ast::generateGraph
	 <xxx:begin>dumpEmittedGraph
printGraph: engine_ast::generateGraph
		n-0:dc-conv-0/conv1:	(in)e-0[tt-1], 	(Aux)e-9[tt-4], 	(out)e-11[tt-8], 
		n-1:bias-0/conv1:	(Aux)e-10[tt-5], 	(in)e-11[tt-8], 	(out)e-1[tt-3], 
		n-2:pdp-0/pool1:	(in)e-1[tt-3], 	(out)e-2[tt-3], 
		n-3:dc-conv-1/conv2:	(in)e-2[tt-3], 	(Aux)e-12[tt-4], 	(out)e-14[tt-8], 
		n-4:bias-1/conv2:	(Aux)e-13[tt-5], 	(in)e-14[tt-8], 	(out)e-3[tt-3], 
		n-5:pdp-1/pool2:	(in)e-3[tt-3], 	(out)e-4[tt-3], 
		n-6:fc-0/ip1:	(in)e-4[tt-3], 	(Aux)e-15[tt-4], 	(out)e-17[tt-8], 
		n-7:bias-2/ip1:	(Aux)e-16[tt-5], 	(in)e-17[tt-8], 	(out)e-5[tt-3], 
		n-8:sdp-scale-0/:	(in)e-5[tt-3], 	(Aux)e-18[tt-7], 	(out)e-19[tt-3], 
		n-9:act-0/relu1:	(in)e-19[tt-3], 	(out)e-6[tt-3], 
		n-10:fc-1/ip2:	(in)e-6[tt-3], 	(Aux)e-20[tt-4], 	(out)e-22[tt-8], 
		n-11:bias-3/ip2:	(Aux)e-21[tt-5], 	(in)e-22[tt-8], 	(out)e-7[tt-3], 
		n-12:cpu-sm-0/prob:	(in)e-7[tt-3], 	(out)e-8[tt-2], 
	 <xxx:end>dumpEmittedGraph
	 <xxx:begin>registerBuffers
edge: e-9 tsd: tsd-0 registered
edge: e-0 tsd: tsd-1 registered
edge: e-10 tsd: tsd-2 registered
edge: e-12 tsd: tsd-3 registered
edge: e-13 tsd: tsd-4 registered
edge: e-15 tsd: tsd-5 registered
edge: e-16 tsd: tsd-6 registered
edge: e-18 tsd: tsd-7 registered
edge: e-20 tsd: tsd-8 registered
edge: e-21 tsd: tsd-9 registered
edge: e-11 tsd: tsd-10 registered
edge: e-1 tsd: tsd-11 registered
edge: e-2 tsd: tsd-12 registered
edge: e-14 tsd: tsd-13 registered
edge: e-3 tsd: tsd-14 registered
edge: e-4 tsd: tsd-15 registered
edge: e-17 tsd: tsd-16 registered
edge: e-5 tsd: tsd-17 registered
edge: e-19 tsd: tsd-18 registered
edge: e-6 tsd: tsd-19 registered
edge: e-22 tsd: tsd-20 registered
edge: e-7 tsd: tsd-21 registered
edge: e-8 tsd: tsd-22 registered
e-9 edge setting new surface format NVDLA_WEIGHT_DC_INT8
e-0 edge setting new surface format NVDLA_IMG_A8B8G8R8
e-10 edge setting new surface format NVDLA_BIAS_DATA_INT16
e-12 edge setting new surface format NVDLA_WEIGHT_DC_INT8
e-13 edge setting new surface format NVDLA_BIAS_DATA_INT16
e-15 edge setting new surface format NVDLA_WEIGHT_DC_INT8
e-16 edge setting new surface format NVDLA_BIAS_DATA_INT16
e-18 edge setting new surface format NVDLA_SCALE_DATA_INT16
e-20 edge setting new surface format NVDLA_WEIGHT_DC_INT8
e-21 edge setting new surface format NVDLA_BIAS_DATA_INT16
e-11 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-1 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-2 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-14 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-3 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-4 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-17 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-5 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-19 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-6 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-22 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-7 edge setting new surface format NVDLA_FEATURE_DATA_INT8
e-8 edge setting new surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-7 for tsd-7 for e-18 with NVDLA_SCALE_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-17 for tsd-17 for e-5 with NVDLA_FEATURE_DATA_INT8
tb-18 for tsd-18 for e-19 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>registerBuffers
	 <xxx:begin>preProcessAuxData
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-18 edge already has set surface format NVDLA_SCALE_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-5 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-19 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-7 for tsd-7 for e-18 with NVDLA_SCALE_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-17 for tsd-17 for e-5 with NVDLA_FEATURE_DATA_INT8
tb-18 for tsd-18 for e-19 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>preProcessAuxData
	 <xxx:begin>mergeActivationOperations

Try Merging: bias-2 & sdp-scale-0
Merging: Sucess
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-19 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-18 for tsd-18 for e-19 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-19 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-18 for tsd-18 for e-19 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8

Try Merging: dc-conv-0 & bias-0
Merging: Not Feasible

Try Merging: dc-conv-1 & bias-1
Merging: Not Feasible

Try Merging: fc-0 & bias-2
Merging: Not Feasible

Try Merging: bias-2 & act-0
Merging: Sucess
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8

Try Merging: fc-0 & bias-2
Merging: Not Feasible

Try Merging: fc-1 & bias-3
Merging: Not Feasible
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>mergeActivationOperations
	 <xxx:begin>updateScalingFactors
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>updateScalingFactors
	 <xxx:begin>quantizeAuxData
rawBias/Si*Sw -0.0520345 /  ( 1 * 0.00465296 ) = -11.1831 -> -11 -> -11*2^-0
rawBias/Si*Sw -0.26182 /  ( 1 * 0.00465296 ) = -56.2696 -> -56 -> -56*2^-0
rawBias/Si*Sw -0.122099 /  ( 1 * 0.00465296 ) = -26.2412 -> -26 -> -26*2^-0
rawBias/Si*Sw -0.0731585 /  ( 1 * 0.00465296 ) = -15.723 -> -16 -> -16*2^-0
rawBias/Si*Sw 0.00227223 /  ( 1 * 0.00465296 ) = 0.488341 -> 0 -> 0*2^-0
rawBias/Si*Sw -0.00343228 /  ( 1 * 0.00465296 ) = -0.737656 -> -1 -> -1*2^-0
rawBias/Si*Sw -0.13377 /  ( 1 * 0.00465296 ) = -28.7495 -> -29 -> -29*2^-0
rawBias/Si*Sw -0.0661302 /  ( 1 * 0.00465296 ) = -14.2125 -> -14 -> -14*2^-0
rawBias/Si*Sw 0.186153 /  ( 1 * 0.00465296 ) = 40.0074 -> 40 -> 40*2^-0
rawBias/Si*Sw -0.357504 /  ( 1 * 0.00465296 ) = -76.8338 -> -77 -> -77*2^-0
rawBias/Si*Sw -0.197556 /  ( 1 * 0.00465296 ) = -42.4582 -> -42 -> -42*2^-0
rawBias/Si*Sw -0.0862184 /  ( 1 * 0.00465296 ) = -18.5298 -> -19 -> -19*2^-0
rawBias/Si*Sw -0.0981764 /  ( 1 * 0.00465296 ) = -21.0998 -> -21 -> -21*2^-0
rawBias/Si*Sw 0.00431068 /  ( 1 * 0.00465296 ) = 0.926439 -> 1 -> 1*2^-0
rawBias/Si*Sw -0.150329 /  ( 1 * 0.00465296 ) = -32.3083 -> -32 -> -32*2^-0
rawBias/Si*Sw 0.0233939 /  ( 1 * 0.00465296 ) = 5.02775 -> 5 -> 5*2^-0
rawBias/Si*Sw -0.0475041 /  ( 1 * 0.00465296 ) = -10.2094 -> -10 -> -10*2^-0
rawBias/Si*Sw -0.047975 /  ( 1 * 0.00465296 ) = -10.3107 -> -10 -> -10*2^-0
rawBias/Si*Sw -0.0908913 /  ( 1 * 0.00465296 ) = -19.5341 -> -20 -> -20*2^-0
rawBias/Si*Sw -0.0907177 /  ( 1 * 0.00465296 ) = -19.4968 -> -19 -> -19*2^-0
rawBias/Si*Sw -0.0907039 /  ( 127 * 0.00186312 ) = -0.383337 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00932391 /  ( 127 * 0.00186312 ) = -0.0394051 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0894252 /  ( 127 * 0.00186312 ) = -0.377933 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0747356 /  ( 127 * 0.00186312 ) = -0.315851 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0311006 /  ( 127 * 0.00186312 ) = -0.131439 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00752676 /  ( 127 * 0.00186312 ) = -0.0318099 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0145506 /  ( 127 * 0.00186312 ) = 0.0614943 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0277411 /  ( 127 * 0.00186312 ) = -0.117241 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0114217 /  ( 127 * 0.00186312 ) = 0.0482708 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0405361 /  ( 127 * 0.00186312 ) = -0.171316 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0396852 /  ( 127 * 0.00186312 ) = -0.167719 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0587078 /  ( 127 * 0.00186312 ) = -0.248113 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0212531 /  ( 127 * 0.00186312 ) = -0.0898209 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0443569 /  ( 127 * 0.00186312 ) = -0.187463 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0255789 /  ( 127 * 0.00186312 ) = -0.108103 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0654548 /  ( 127 * 0.00186312 ) = -0.276628 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0026493 /  ( 127 * 0.00186312 ) = 0.0111966 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0572171 /  ( 127 * 0.00186312 ) = -0.241814 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0247502 /  ( 127 * 0.00186312 ) = -0.1046 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0126434 /  ( 127 * 0.00186312 ) = -0.0534341 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.025841 /  ( 127 * 0.00186312 ) = 0.10921 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0262111 /  ( 127 * 0.00186312 ) = -0.110774 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.049371 /  ( 127 * 0.00186312 ) = -0.208654 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0354304 /  ( 127 * 0.00186312 ) = -0.149737 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0540462 /  ( 127 * 0.00186312 ) = -0.228413 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0474098 /  ( 127 * 0.00186312 ) = -0.200365 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.101966 /  ( 127 * 0.00186312 ) = -0.430934 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0241529 /  ( 127 * 0.00186312 ) = -0.102076 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0495105 /  ( 127 * 0.00186312 ) = -0.209243 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0726387 /  ( 127 * 0.00186312 ) = -0.306989 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0730577 /  ( 127 * 0.00186312 ) = -0.30876 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0206954 /  ( 127 * 0.00186312 ) = 0.0874639 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0831369 /  ( 127 * 0.00186312 ) = -0.351357 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0831089 /  ( 127 * 0.00186312 ) = -0.351238 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0862053 /  ( 127 * 0.00186312 ) = -0.364325 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0333308 /  ( 127 * 0.00186312 ) = -0.140864 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0680387 /  ( 127 * 0.00186312 ) = -0.287548 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0320149 /  ( 127 * 0.00186312 ) = -0.135303 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0173994 /  ( 127 * 0.00186312 ) = -0.0735342 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.015288 /  ( 127 * 0.00186312 ) = -0.0646108 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.045525 /  ( 127 * 0.00186312 ) = -0.1924 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0628639 /  ( 127 * 0.00186312 ) = -0.265678 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.01355 /  ( 127 * 0.00186312 ) = 0.0572655 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0266161 /  ( 127 * 0.00186312 ) = -0.112486 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.029254 /  ( 127 * 0.00186312 ) = -0.123635 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0425791 /  ( 127 * 0.00186312 ) = -0.17995 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.117264 /  ( 127 * 0.00186312 ) = -0.495588 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0188577 /  ( 127 * 0.00186312 ) = -0.0796972 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0316023 /  ( 127 * 0.00186312 ) = 0.133559 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0394323 /  ( 127 * 0.00186312 ) = -0.166651 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00101427 /  ( 127 * 0.000837262 ) = -0.00953865 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00089187 /  ( 127 * 0.000837262 ) = 0.00838757 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0036263 /  ( 127 * 0.000837262 ) = -0.0341034 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00191684 /  ( 127 * 0.000837262 ) = -0.0180269 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00440495 /  ( 127 * 0.000837262 ) = 0.0414263 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00410471 /  ( 127 * 0.000837262 ) = -0.0386027 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00525949 /  ( 127 * 0.000837262 ) = 0.0494627 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00785659 /  ( 127 * 0.000837262 ) = 0.0738872 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00544197 /  ( 127 * 0.000837262 ) = 0.0511789 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000942776 /  ( 127 * 0.000837262 ) = -0.00886632 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00213598 /  ( 127 * 0.000837262 ) = -0.0200877 -> 0 -> 0*2^-16
rawBias/Si*Sw 7.85463e-06 /  ( 127 * 0.000837262 ) = 7.38687e-05 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00409374 /  ( 127 * 0.000837262 ) = 0.0384995 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00413626 /  ( 127 * 0.000837262 ) = -0.0388993 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000680418 /  ( 127 * 0.000837262 ) = -0.00639898 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00105218 /  ( 127 * 0.000837262 ) = -0.00989519 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00473995 /  ( 127 * 0.000837262 ) = -0.0445768 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00244723 /  ( 127 * 0.000837262 ) = 0.0230149 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000166296 /  ( 127 * 0.000837262 ) = 0.00156393 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00234155 /  ( 127 * 0.000837262 ) = 0.0220211 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00370339 /  ( 127 * 0.000837262 ) = -0.0348285 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00628993 /  ( 127 * 0.000837262 ) = 0.0591535 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0081814 /  ( 127 * 0.000837262 ) = 0.0769419 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0059563 /  ( 127 * 0.000837262 ) = -0.0560159 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000646187 /  ( 127 * 0.000837262 ) = -0.00607705 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0134169 /  ( 127 * 0.000837262 ) = -0.126179 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000650236 /  ( 127 * 0.000837262 ) = 0.00611514 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00194922 /  ( 127 * 0.000837262 ) = 0.0183314 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00649575 /  ( 127 * 0.000837262 ) = -0.0610891 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00418666 /  ( 127 * 0.000837262 ) = 0.0393734 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00599317 /  ( 127 * 0.000837262 ) = 0.0563626 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00198911 /  ( 127 * 0.000837262 ) = 0.0187065 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00214594 /  ( 127 * 0.000837262 ) = -0.0201814 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00299132 /  ( 127 * 0.000837262 ) = -0.0281318 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000422741 /  ( 127 * 0.000837262 ) = 0.00397566 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00572525 /  ( 127 * 0.000837262 ) = 0.053843 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00176809 /  ( 127 * 0.000837262 ) = -0.0166279 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00645442 /  ( 127 * 0.000837262 ) = 0.0607005 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000572317 /  ( 127 * 0.000837262 ) = -0.00538234 -> 0 -> 0*2^-16
rawBias/Si*Sw -6.74137e-07 /  ( 127 * 0.000837262 ) = -6.3399e-06 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00180438 /  ( 127 * 0.000837262 ) = -0.0169693 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00257137 /  ( 127 * 0.000837262 ) = -0.0241824 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00170933 /  ( 127 * 0.000837262 ) = 0.0160754 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00343244 /  ( 127 * 0.000837262 ) = 0.0322803 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00410553 /  ( 127 * 0.000837262 ) = -0.0386103 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00130002 /  ( 127 * 0.000837262 ) = 0.012226 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000908483 /  ( 127 * 0.000837262 ) = -0.00854381 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00415375 /  ( 127 * 0.000837262 ) = 0.0390638 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00260407 /  ( 127 * 0.000837262 ) = 0.0244899 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00017934 /  ( 127 * 0.000837262 ) = -0.0016866 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00149117 /  ( 127 * 0.000837262 ) = -0.0140237 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0017837 /  ( 127 * 0.000837262 ) = -0.0167748 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0103937 /  ( 127 * 0.000837262 ) = -0.0977478 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00104695 /  ( 127 * 0.000837262 ) = -0.00984598 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0077031 /  ( 127 * 0.000837262 ) = 0.0724436 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00257995 /  ( 127 * 0.000837262 ) = 0.0242631 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00389701 /  ( 127 * 0.000837262 ) = 0.0366493 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000694224 /  ( 127 * 0.000837262 ) = 0.00652882 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0139759 /  ( 127 * 0.000837262 ) = -0.131436 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000742349 /  ( 127 * 0.000837262 ) = 0.00698141 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00861597 /  ( 127 * 0.000837262 ) = -0.0810288 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00302106 /  ( 127 * 0.000837262 ) = 0.0284115 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00395968 /  ( 127 * 0.000837262 ) = 0.0372387 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00481505 /  ( 127 * 0.000837262 ) = -0.045283 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000658244 /  ( 127 * 0.000837262 ) = 0.00619044 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00545873 /  ( 127 * 0.000837262 ) = -0.0513366 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000948631 /  ( 127 * 0.000837262 ) = 0.00892138 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00295507 /  ( 127 * 0.000837262 ) = -0.0277909 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.002997 /  ( 127 * 0.000837262 ) = -0.0281852 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000181334 /  ( 127 * 0.000837262 ) = 0.00170535 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00114398 /  ( 127 * 0.000837262 ) = -0.0107585 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00926247 /  ( 127 * 0.000837262 ) = 0.0871087 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00325652 /  ( 127 * 0.000837262 ) = 0.0306258 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00368137 /  ( 127 * 0.000837262 ) = 0.0346214 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00246831 /  ( 127 * 0.000837262 ) = -0.0232132 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00621907 /  ( 127 * 0.000837262 ) = -0.0584871 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00968137 /  ( 127 * 0.000837262 ) = 0.0910483 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0019347 /  ( 127 * 0.000837262 ) = -0.0181948 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00540713 /  ( 127 * 0.000837262 ) = -0.0508512 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00163671 /  ( 127 * 0.000837262 ) = -0.0153924 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00169856 /  ( 127 * 0.000837262 ) = -0.0159741 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00681411 /  ( 127 * 0.000837262 ) = -0.0640832 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00739086 /  ( 127 * 0.000837262 ) = -0.0695072 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00229236 /  ( 127 * 0.000837262 ) = -0.0215584 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00234567 /  ( 127 * 0.000837262 ) = -0.0220598 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00228327 /  ( 127 * 0.000837262 ) = -0.021473 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000335681 /  ( 127 * 0.000837262 ) = -0.00315691 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00206803 /  ( 127 * 0.000837262 ) = -0.0194488 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00632286 /  ( 127 * 0.000837262 ) = 0.0594632 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00081683 /  ( 127 * 0.000837262 ) = 0.00768186 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00292494 /  ( 127 * 0.000837262 ) = -0.0275075 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00120666 /  ( 127 * 0.000837262 ) = 0.011348 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000809142 /  ( 127 * 0.000837262 ) = -0.00760956 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000405766 /  ( 127 * 0.000837262 ) = -0.00381602 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00195896 /  ( 127 * 0.000837262 ) = 0.018423 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00421019 /  ( 127 * 0.000837262 ) = 0.0395947 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00353305 /  ( 127 * 0.000837262 ) = -0.0332265 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00308546 /  ( 127 * 0.000837262 ) = -0.0290172 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000721997 /  ( 127 * 0.000837262 ) = -0.00679001 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00154058 /  ( 127 * 0.000837262 ) = 0.0144883 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00663079 /  ( 127 * 0.000837262 ) = -0.0623591 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00310124 /  ( 127 * 0.000837262 ) = -0.0291656 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00270551 /  ( 127 * 0.000837262 ) = -0.0254439 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00996459 /  ( 127 * 0.000837262 ) = 0.0937118 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00606164 /  ( 127 * 0.000837262 ) = -0.0570066 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00347125 /  ( 127 * 0.000837262 ) = -0.0326453 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00621064 /  ( 127 * 0.000837262 ) = 0.0584079 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000196405 /  ( 127 * 0.000837262 ) = 0.00184708 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00235592 /  ( 127 * 0.000837262 ) = 0.0221562 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00442227 /  ( 127 * 0.000837262 ) = 0.0415892 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000866883 /  ( 127 * 0.000837262 ) = -0.00815258 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00731941 /  ( 127 * 0.000837262 ) = 0.0688352 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00557652 /  ( 127 * 0.000837262 ) = 0.0524443 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00736594 /  ( 127 * 0.000837262 ) = 0.0692728 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00427451 /  ( 127 * 0.000837262 ) = -0.0401996 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0016933 /  ( 127 * 0.000837262 ) = 0.0159246 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00328672 /  ( 127 * 0.000837262 ) = -0.0309099 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00196033 /  ( 127 * 0.000837262 ) = -0.0184359 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0046583 /  ( 127 * 0.000837262 ) = -0.0438089 -> 0 -> 0*2^-16
rawBias/Si*Sw -8.59072e-05 /  ( 127 * 0.000837262 ) = -0.000807913 -> 0 -> 0*2^-16
rawBias/Si*Sw -7.69884e-05 /  ( 127 * 0.000837262 ) = -0.000724036 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00332632 /  ( 127 * 0.000837262 ) = -0.0312823 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00267804 /  ( 127 * 0.000837262 ) = 0.0251856 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00158707 /  ( 127 * 0.000837262 ) = 0.0149256 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00156512 /  ( 127 * 0.000837262 ) = -0.0147192 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00528649 /  ( 127 * 0.000837262 ) = -0.0497167 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00141318 /  ( 127 * 0.000837262 ) = 0.0132902 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00590825 /  ( 127 * 0.000837262 ) = 0.055564 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00529118 /  ( 127 * 0.000837262 ) = -0.0497608 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00356284 /  ( 127 * 0.000837262 ) = 0.0335066 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00463625 /  ( 127 * 0.000837262 ) = 0.0436015 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00203387 /  ( 127 * 0.000837262 ) = 0.0191275 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00748369 /  ( 127 * 0.000837262 ) = 0.0703802 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00406871 /  ( 127 * 0.000837262 ) = 0.0382641 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.001116 /  ( 127 * 0.000837262 ) = -0.0104954 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00473078 /  ( 127 * 0.000837262 ) = -0.0444906 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000172582 /  ( 127 * 0.000837262 ) = -0.00162304 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0018553 /  ( 127 * 0.000837262 ) = 0.0174481 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000150813 /  ( 127 * 0.000837262 ) = -0.00141832 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00596004 /  ( 127 * 0.000837262 ) = 0.0560511 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00719452 /  ( 127 * 0.000837262 ) = 0.0676607 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00418286 /  ( 127 * 0.000837262 ) = -0.0393376 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00124554 /  ( 127 * 0.000837262 ) = -0.0117137 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00138671 /  ( 127 * 0.000837262 ) = -0.0130413 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0031053 /  ( 127 * 0.000837262 ) = -0.0292038 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00338738 /  ( 127 * 0.000837262 ) = -0.0318566 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00288184 /  ( 127 * 0.000837262 ) = -0.0271022 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0045877 /  ( 127 * 0.000837262 ) = -0.043145 -> 0 -> 0*2^-16
rawBias/Si*Sw -5.29146e-05 /  ( 127 * 0.000837262 ) = -0.000497634 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00609157 /  ( 127 * 0.000837262 ) = 0.057288 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000385275 /  ( 127 * 0.000837262 ) = -0.00362331 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00532569 /  ( 127 * 0.000837262 ) = -0.0500854 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00127109 /  ( 127 * 0.000837262 ) = 0.0119539 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00645093 /  ( 127 * 0.000837262 ) = -0.0606676 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0137756 /  ( 127 * 0.000837262 ) = 0.129552 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00243997 /  ( 127 * 0.000837262 ) = -0.0229466 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00374802 /  ( 127 * 0.000837262 ) = -0.0352482 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.011611 /  ( 127 * 0.000837262 ) = 0.109196 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0034987 /  ( 127 * 0.000837262 ) = 0.0329034 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00589968 /  ( 127 * 0.000837262 ) = -0.0554834 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00306651 /  ( 127 * 0.000837262 ) = -0.0288389 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0072404 /  ( 127 * 0.000837262 ) = -0.0680922 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00871966 /  ( 127 * 0.000837262 ) = -0.0820038 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00672711 /  ( 127 * 0.000837262 ) = 0.063265 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000668907 /  ( 127 * 0.000837262 ) = 0.00629072 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00702164 /  ( 127 * 0.000837262 ) = 0.0660349 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00491007 /  ( 127 * 0.000837262 ) = 0.0461767 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00254025 /  ( 127 * 0.000837262 ) = -0.0238897 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00272403 /  ( 127 * 0.000837262 ) = -0.0256181 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000402578 /  ( 127 * 0.000837262 ) = -0.00378604 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000113003 /  ( 127 * 0.000837262 ) = -0.00106273 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00127577 /  ( 127 * 0.000837262 ) = -0.0119979 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00116987 /  ( 127 * 0.000837262 ) = 0.0110021 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00509936 /  ( 127 * 0.000837262 ) = 0.0479569 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000765228 /  ( 127 * 0.000837262 ) = -0.00719657 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00145215 /  ( 127 * 0.000837262 ) = -0.0136568 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00782184 /  ( 127 * 0.000837262 ) = -0.0735603 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.001308 /  ( 127 * 0.000837262 ) = -0.0123011 -> 0 -> 0*2^-16
rawBias/Si*Sw 1.93087e-05 /  ( 127 * 0.000837262 ) = 0.000181589 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00115113 /  ( 127 * 0.000837262 ) = 0.0108258 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00290435 /  ( 127 * 0.000837262 ) = 0.0273139 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00039689 /  ( 127 * 0.000837262 ) = -0.00373255 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00712083 /  ( 127 * 0.000837262 ) = -0.0669677 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00129845 /  ( 127 * 0.000837262 ) = -0.0122113 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00410682 /  ( 127 * 0.000837262 ) = -0.0386225 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00370828 /  ( 127 * 0.000837262 ) = -0.0348745 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000268763 /  ( 127 * 0.000837262 ) = 0.00252758 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000873229 /  ( 127 * 0.000837262 ) = 0.00821227 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0064745 /  ( 127 * 0.000837262 ) = 0.0608893 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00259623 /  ( 127 * 0.000837262 ) = -0.0244162 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00845873 /  ( 127 * 0.000837262 ) = -0.07955 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0058764 /  ( 127 * 0.000837262 ) = -0.0552645 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00333974 /  ( 127 * 0.000837262 ) = 0.0314085 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00708029 /  ( 127 * 0.000837262 ) = 0.0665865 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00536177 /  ( 127 * 0.000837262 ) = -0.0504247 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00549375 /  ( 127 * 0.000837262 ) = 0.0516659 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00776471 /  ( 127 * 0.000837262 ) = -0.0730231 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00302317 /  ( 127 * 0.000837262 ) = -0.0284313 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00337236 /  ( 127 * 0.000837262 ) = 0.0317153 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00422242 /  ( 127 * 0.000837262 ) = 0.0397097 -> 0 -> 0*2^-16
rawBias/Si*Sw 2.05917e-05 /  ( 127 * 0.000837262 ) = 0.000193654 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000859425 /  ( 127 * 0.000837262 ) = 0.00808244 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00269888 /  ( 127 * 0.000837262 ) = 0.0253816 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00077186 /  ( 127 * 0.000837262 ) = -0.00725894 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00246258 /  ( 127 * 0.000837262 ) = -0.0231593 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0196955 /  ( 127 * 0.000837262 ) = 0.185226 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00630343 /  ( 127 * 0.000837262 ) = -0.0592805 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00688211 /  ( 127 * 0.000837262 ) = -0.0647227 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00319108 /  ( 127 * 0.000837262 ) = -0.0300105 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00628199 /  ( 127 * 0.000837262 ) = -0.0590789 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000273802 /  ( 127 * 0.000837262 ) = 0.00257496 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00387652 /  ( 127 * 0.000837262 ) = 0.0364567 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0082398 /  ( 127 * 0.000837262 ) = -0.077491 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.004365 /  ( 127 * 0.000837262 ) = -0.0410506 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0111855 /  ( 127 * 0.000837262 ) = 0.105194 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00306438 /  ( 127 * 0.000837262 ) = -0.0288189 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.011144 /  ( 127 * 0.000837262 ) = -0.104804 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00653202 /  ( 127 * 0.000837262 ) = -0.0614303 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00266923 /  ( 127 * 0.000837262 ) = -0.0251027 -> 0 -> 0*2^-16
rawBias/Si*Sw 6.82873e-05 /  ( 127 * 0.000837262 ) = 0.000642207 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0019841 /  ( 127 * 0.000837262 ) = -0.0186594 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00419379 /  ( 127 * 0.000837262 ) = -0.0394405 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00513219 /  ( 127 * 0.000837262 ) = -0.0482656 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00271659 /  ( 127 * 0.000837262 ) = -0.0255481 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00381054 /  ( 127 * 0.000837262 ) = -0.0358362 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0018533 /  ( 127 * 0.000837262 ) = 0.0174293 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00328652 /  ( 127 * 0.000837262 ) = -0.030908 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00931773 /  ( 127 * 0.000837262 ) = 0.0876284 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000585481 /  ( 127 * 0.000837262 ) = -0.00550614 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000680803 /  ( 127 * 0.000837262 ) = -0.0064026 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00518078 /  ( 127 * 0.000837262 ) = -0.0487226 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000983671 /  ( 127 * 0.000837262 ) = 0.00925091 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00907808 /  ( 127 * 0.000837262 ) = -0.0853746 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00858488 /  ( 127 * 0.000837262 ) = -0.0807364 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00604796 /  ( 127 * 0.000837262 ) = -0.0568779 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00163851 /  ( 127 * 0.000837262 ) = -0.0154094 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00200696 /  ( 127 * 0.000837262 ) = -0.0188744 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00799301 /  ( 127 * 0.000837262 ) = 0.0751701 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00766949 /  ( 127 * 0.000837262 ) = 0.0721275 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00868196 /  ( 127 * 0.000837262 ) = 0.0816493 -> 0 -> 0*2^-16
rawBias/Si*Sw 8.02476e-05 /  ( 127 * 0.000837262 ) = 0.000754687 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00135197 /  ( 127 * 0.000837262 ) = 0.0127145 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00174457 /  ( 127 * 0.000837262 ) = -0.0164068 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00455425 /  ( 127 * 0.000837262 ) = -0.0428303 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000806531 /  ( 127 * 0.000837262 ) = 0.00758501 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00535788 /  ( 127 * 0.000837262 ) = -0.0503881 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00639139 /  ( 127 * 0.000837262 ) = 0.0601077 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00523003 /  ( 127 * 0.000837262 ) = -0.0491857 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00453643 /  ( 127 * 0.000837262 ) = -0.0426628 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00511631 /  ( 127 * 0.000837262 ) = -0.0481162 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00102115 /  ( 127 * 0.000837262 ) = -0.0096034 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0014478 /  ( 127 * 0.000837262 ) = -0.0136158 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000927145 /  ( 127 * 0.000837262 ) = 0.00871932 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000116326 /  ( 127 * 0.000837262 ) = -0.00109399 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00254697 /  ( 127 * 0.000837262 ) = -0.023953 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000561198 /  ( 127 * 0.000837262 ) = -0.00527778 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00155228 /  ( 127 * 0.000837262 ) = 0.0145984 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00666964 /  ( 127 * 0.000837262 ) = -0.0627245 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000281138 /  ( 127 * 0.000837262 ) = -0.00264396 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00701949 /  ( 127 * 0.000837262 ) = 0.0660146 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00291389 /  ( 127 * 0.000837262 ) = 0.0274036 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0014934 /  ( 127 * 0.000837262 ) = 0.0140447 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00262854 /  ( 127 * 0.000837262 ) = 0.02472 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00678986 /  ( 127 * 0.000837262 ) = 0.0638551 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0013406 /  ( 127 * 0.000837262 ) = -0.0126077 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0044931 /  ( 127 * 0.000837262 ) = 0.0422552 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00139994 /  ( 127 * 0.000837262 ) = 0.0131657 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00386025 /  ( 127 * 0.000837262 ) = 0.0363036 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00131565 /  ( 127 * 0.000837262 ) = -0.012373 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00495326 /  ( 127 * 0.000837262 ) = -0.0465828 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0034474 /  ( 127 * 0.000837262 ) = 0.032421 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0031419 /  ( 127 * 0.000837262 ) = -0.0295479 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00141243 /  ( 127 * 0.000837262 ) = 0.0132832 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00423364 /  ( 127 * 0.000837262 ) = -0.0398152 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00236544 /  ( 127 * 0.000837262 ) = -0.0222457 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00379645 /  ( 127 * 0.000837262 ) = -0.0357036 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00215927 /  ( 127 * 0.000837262 ) = -0.0203068 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00165542 /  ( 127 * 0.000837262 ) = -0.0155684 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00740176 /  ( 127 * 0.000837262 ) = -0.0696097 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00629485 /  ( 127 * 0.000837262 ) = -0.0591998 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00801012 /  ( 127 * 0.000837262 ) = -0.075331 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00264725 /  ( 127 * 0.000837262 ) = 0.0248961 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000684559 /  ( 127 * 0.000837262 ) = 0.00643792 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00565893 /  ( 127 * 0.000837262 ) = 0.0532193 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0217366 /  ( 127 * 0.000837262 ) = -0.204421 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000740537 /  ( 127 * 0.000837262 ) = 0.00696436 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00427227 /  ( 127 * 0.000837262 ) = -0.0401785 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00491545 /  ( 127 * 0.000837262 ) = -0.0462272 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00294229 /  ( 127 * 0.000837262 ) = 0.0276707 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00440067 /  ( 127 * 0.000837262 ) = 0.041386 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00845741 /  ( 127 * 0.000837262 ) = -0.0795376 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00968977 /  ( 127 * 0.000837262 ) = 0.0911272 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00146276 /  ( 127 * 0.000837262 ) = -0.0137565 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0016496 /  ( 127 * 0.000837262 ) = -0.0155136 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00725332 /  ( 127 * 0.000837262 ) = 0.0682137 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00255191 /  ( 127 * 0.000837262 ) = 0.0239994 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00304779 /  ( 127 * 0.000837262 ) = 0.0286629 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000874543 /  ( 127 * 0.000837262 ) = -0.00822462 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000686656 /  ( 127 * 0.000837262 ) = -0.00645764 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00430808 /  ( 127 * 0.000837262 ) = 0.0405152 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00346421 /  ( 127 * 0.000837262 ) = 0.0325791 -> 0 -> 0*2^-16
rawBias/Si*Sw 6.4304e-05 /  ( 127 * 0.000837262 ) = 0.000604745 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00434219 /  ( 127 * 0.000837262 ) = 0.0408361 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00504264 /  ( 127 * 0.000837262 ) = -0.0474234 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00414163 /  ( 127 * 0.000837262 ) = -0.0389499 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00246856 /  ( 127 * 0.000837262 ) = 0.0232155 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00140215 /  ( 127 * 0.000837262 ) = -0.0131865 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00766596 /  ( 127 * 0.000837262 ) = -0.0720943 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0134329 /  ( 127 * 0.000837262 ) = 0.126329 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0075709 /  ( 127 * 0.000837262 ) = 0.0712004 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00341072 /  ( 127 * 0.000837262 ) = -0.032076 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00249841 /  ( 127 * 0.000837262 ) = -0.0234963 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00227304 /  ( 127 * 0.000837262 ) = -0.0213767 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00288446 /  ( 127 * 0.000837262 ) = 0.0271269 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00811067 /  ( 127 * 0.000837262 ) = -0.0762766 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00597043 /  ( 127 * 0.000837262 ) = 0.0561488 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00773079 /  ( 127 * 0.000837262 ) = -0.0727041 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00087399 /  ( 127 * 0.000837262 ) = 0.00821942 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0013001 /  ( 127 * 0.000837262 ) = 0.0122268 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00054667 /  ( 127 * 0.000837262 ) = 0.00514115 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00286972 /  ( 127 * 0.000837262 ) = 0.0269882 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00374642 /  ( 127 * 0.000837262 ) = 0.0352331 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00521849 /  ( 127 * 0.000837262 ) = 0.0490771 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00123203 /  ( 127 * 0.000837262 ) = -0.0115866 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00274376 /  ( 127 * 0.000837262 ) = -0.0258036 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00513977 /  ( 127 * 0.000837262 ) = -0.0483369 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00449634 /  ( 127 * 0.000837262 ) = 0.0422857 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00522665 /  ( 127 * 0.000837262 ) = 0.049154 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0106427 /  ( 127 * 0.000837262 ) = -0.100089 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00590336 /  ( 127 * 0.000837262 ) = 0.055518 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00267509 /  ( 127 * 0.000837262 ) = -0.0251579 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0165915 /  ( 127 * 0.000837262 ) = -0.156035 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00401104 /  ( 127 * 0.000837262 ) = -0.0377218 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0059222 /  ( 127 * 0.000837262 ) = -0.0556952 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00281504 /  ( 127 * 0.000837262 ) = 0.026474 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00322801 /  ( 127 * 0.000837262 ) = 0.0303577 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00899359 /  ( 127 * 0.000837262 ) = -0.08458 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00885287 /  ( 127 * 0.000837262 ) = 0.0832567 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0014544 /  ( 127 * 0.000837262 ) = -0.0136779 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00193104 /  ( 127 * 0.000837262 ) = -0.0181604 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00383924 /  ( 127 * 0.000837262 ) = 0.0361061 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00174704 /  ( 127 * 0.000837262 ) = 0.01643 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00108093 /  ( 127 * 0.000837262 ) = 0.0101656 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000616308 /  ( 127 * 0.000837262 ) = -0.00579605 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00662992 /  ( 127 * 0.000837262 ) = -0.0623509 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0205829 /  ( 127 * 0.000837262 ) = 0.193572 -> 0 -> 0*2^-16
rawBias/Si*Sw -6.07489e-05 /  ( 127 * 0.000837262 ) = -0.000571312 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00354661 /  ( 127 * 0.000837262 ) = -0.033354 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00716728 /  ( 127 * 0.000837262 ) = 0.0674045 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000183014 /  ( 127 * 0.000837262 ) = -0.00172115 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0077373 /  ( 127 * 0.000837262 ) = 0.0727653 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00530352 /  ( 127 * 0.000837262 ) = 0.0498768 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000786719 /  ( 127 * 0.000837262 ) = 0.00739868 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00379573 /  ( 127 * 0.000837262 ) = -0.0356968 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.005182 /  ( 127 * 0.000837262 ) = -0.0487341 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00334937 /  ( 127 * 0.000837262 ) = 0.0314991 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0022006 /  ( 127 * 0.000837262 ) = -0.0206955 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00139206 /  ( 127 * 0.000837262 ) = -0.0130916 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00117325 /  ( 127 * 0.000837262 ) = -0.0110338 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00529263 /  ( 127 * 0.000837262 ) = -0.0497744 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0059254 /  ( 127 * 0.000837262 ) = 0.0557253 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00519633 /  ( 127 * 0.000837262 ) = 0.0488688 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00426746 /  ( 127 * 0.000837262 ) = 0.0401332 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00217912 /  ( 127 * 0.000837262 ) = -0.0204935 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00265087 /  ( 127 * 0.000837262 ) = -0.0249301 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0020646 /  ( 127 * 0.000837262 ) = 0.0194165 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00575285 /  ( 127 * 0.000837262 ) = -0.0541026 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00430007 /  ( 127 * 0.000837262 ) = -0.0404399 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000766679 /  ( 127 * 0.000837262 ) = -0.00721022 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0094425 /  ( 127 * 0.000837262 ) = 0.0888018 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0012829 /  ( 127 * 0.000837262 ) = 0.012065 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00682343 /  ( 127 * 0.000837262 ) = 0.0641708 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000682777 /  ( 127 * 0.000837262 ) = -0.00642116 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00272175 /  ( 127 * 0.000837262 ) = 0.0255967 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00594812 /  ( 127 * 0.000837262 ) = 0.055939 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00223025 /  ( 127 * 0.000837262 ) = 0.0209744 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00326629 /  ( 127 * 0.000837262 ) = 0.0307178 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00379002 /  ( 127 * 0.000837262 ) = -0.0356431 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000298808 /  ( 127 * 0.000837262 ) = 0.00281014 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00373486 /  ( 127 * 0.000837262 ) = -0.0351244 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000211619 /  ( 127 * 0.000837262 ) = 0.00199017 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00330248 /  ( 127 * 0.000837262 ) = 0.0310581 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0002531 /  ( 127 * 0.000837262 ) = 0.00238027 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00471844 /  ( 127 * 0.000837262 ) = -0.0443745 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0015037 /  ( 127 * 0.000837262 ) = -0.0141415 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00904076 /  ( 127 * 0.000837262 ) = 0.0850236 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00853614 /  ( 127 * 0.000837262 ) = -0.0802779 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00802373 /  ( 127 * 0.000837262 ) = -0.075459 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000162384 /  ( 127 * 0.000837262 ) = -0.00152713 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000671781 /  ( 127 * 0.000837262 ) = 0.00631775 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00977746 /  ( 127 * 0.000837262 ) = 0.0919519 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0015363 /  ( 127 * 0.000837262 ) = 0.0144481 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00324373 /  ( 127 * 0.000837262 ) = 0.0305056 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00259771 /  ( 127 * 0.000837262 ) = -0.0244301 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00106471 /  ( 127 * 0.000837262 ) = 0.010013 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00269199 /  ( 127 * 0.000837262 ) = 0.0253168 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00111865 /  ( 127 * 0.000837262 ) = 0.0105203 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00914511 /  ( 127 * 0.000837262 ) = 0.086005 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00157351 /  ( 127 * 0.000837262 ) = -0.014798 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00133753 /  ( 127 * 0.000837262 ) = -0.0125788 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00442227 /  ( 127 * 0.000837262 ) = -0.0415891 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00479994 /  ( 127 * 0.000837262 ) = 0.0451409 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00253245 /  ( 127 * 0.000837262 ) = 0.0238163 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00278352 /  ( 127 * 0.000837262 ) = 0.0261776 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000997184 /  ( 127 * 0.000837262 ) = -0.009378 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00259009 /  ( 127 * 0.000837262 ) = 0.0243584 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00311541 /  ( 127 * 0.000837262 ) = -0.0292989 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00792261 /  ( 127 * 0.000837262 ) = 0.074508 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00670931 /  ( 127 * 0.000837262 ) = -0.0630976 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00477548 /  ( 127 * 0.000837262 ) = 0.0449109 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00240727 /  ( 127 * 0.000837262 ) = 0.0226391 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00310935 /  ( 127 * 0.000837262 ) = -0.0292418 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00120076 /  ( 127 * 0.000837262 ) = -0.0112925 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00234284 /  ( 127 * 0.000837262 ) = -0.0220331 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00532378 /  ( 127 * 0.000837262 ) = 0.0500674 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00177029 /  ( 127 * 0.000837262 ) = -0.0166486 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000394699 /  ( 127 * 0.000837262 ) = -0.00371194 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00255317 /  ( 127 * 0.000837262 ) = 0.0240113 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00426486 /  ( 127 * 0.000837262 ) = -0.0401088 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0113146 /  ( 127 * 0.000837262 ) = 0.106408 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00422866 /  ( 127 * 0.000837262 ) = 0.0397684 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00476033 /  ( 127 * 0.000837262 ) = -0.0447684 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00170278 /  ( 127 * 0.000837262 ) = 0.0160138 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00385375 /  ( 127 * 0.000837262 ) = 0.0362425 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00428808 /  ( 127 * 0.000837262 ) = -0.0403272 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00383694 /  ( 127 * 0.000837262 ) = 0.0360844 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00143403 /  ( 127 * 0.000837262 ) = 0.0134863 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000142468 /  ( 127 * 0.000837262 ) = 0.00133984 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0055558 /  ( 127 * 0.000837262 ) = -0.0522494 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00236095 /  ( 127 * 0.000837262 ) = -0.0222035 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000871387 /  ( 127 * 0.000837262 ) = -0.00819494 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00650968 /  ( 127 * 0.000837262 ) = 0.0612202 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00257545 /  ( 127 * 0.000837262 ) = -0.0242208 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00100301 /  ( 127 * 0.000837262 ) = -0.00943274 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000387722 /  ( 127 * 0.000837262 ) = 0.00364633 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00558084 /  ( 127 * 0.000837262 ) = 0.0524849 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000940067 /  ( 127 * 0.000837262 ) = 0.00884084 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00175701 /  ( 127 * 0.000837262 ) = -0.0165238 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00851801 /  ( 127 * 0.000837262 ) = 0.0801074 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0035699 /  ( 127 * 0.000837262 ) = -0.033573 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000635677 /  ( 127 * 0.000837262 ) = 0.00597821 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00361288 /  ( 127 * 0.000837262 ) = 0.0339772 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00458138 /  ( 127 * 0.000837262 ) = -0.0430855 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000281317 /  ( 127 * 0.000837262 ) = 0.00264564 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00483281 /  ( 127 * 0.000837262 ) = 0.04545 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00870878 /  ( 127 * 0.000837262 ) = -0.0819016 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00150344 /  ( 127 * 0.000837262 ) = 0.0141391 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00594413 /  ( 127 * 0.000837262 ) = 0.0559014 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00370558 /  ( 127 * 0.000837262 ) = -0.034849 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000804561 /  ( 127 * 0.000837262 ) = -0.00756648 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00153274 /  ( 127 * 0.000837262 ) = 0.0144146 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00328487 /  ( 127 * 0.000837262 ) = -0.0308925 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00288948 /  ( 127 * 0.000837262 ) = -0.0271741 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00496283 /  ( 127 * 0.000837262 ) = 0.0466728 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00311749 /  ( 127 * 0.000837262 ) = -0.0293184 -> 0 -> 0*2^-16
rawBias/Si*Sw -9.71639e-05 /  ( 127 * 0.000837262 ) = -0.000913776 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000196335 /  ( 127 * 0.000837262 ) = -0.00184643 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.006423 /  ( 127 * 0.000837262 ) = 0.060405 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00211311 /  ( 127 * 0.000837262 ) = -0.0198727 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000213316 /  ( 127 * 0.000837262 ) = 0.00200613 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00549181 /  ( 127 * 0.000837262 ) = -0.0516476 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00210803 /  ( 127 * 0.000837262 ) = -0.0198249 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00737773 /  ( 127 * 0.000837262 ) = 0.0693837 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00231166 /  ( 127 * 0.000837262 ) = -0.0217399 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00484183 /  ( 127 * 0.000837262 ) = -0.0455349 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00496168 /  ( 127 * 0.000837262 ) = 0.046662 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00702765 /  ( 127 * 0.000837262 ) = -0.0660914 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000544903 /  ( 127 * 0.000837262 ) = 0.00512453 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000853172 /  ( 127 * 0.000837262 ) = 0.00802364 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00217875 /  ( 127 * 0.000837262 ) = -0.0204901 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00467277 /  ( 127 * 0.000837262 ) = 0.043945 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000247553 /  ( 127 * 0.000837262 ) = 0.00232811 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00911269 /  ( 127 * 0.000837262 ) = 0.0857001 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.000571533 /  ( 127 * 0.000837262 ) = 0.00537497 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00429402 /  ( 127 * 0.000837262 ) = -0.040383 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00454295 /  ( 127 * 0.000837262 ) = -0.0427241 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000838081 /  ( 127 * 0.000837262 ) = -0.00788172 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00400116 /  ( 127 * 0.000837262 ) = 0.0376288 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0105973 /  ( 127 * 0.000837262 ) = 0.0996622 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0146395 /  ( 127 * 0.000837262 ) = 0.137677 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00323244 /  ( 127 * 0.000837262 ) = -0.0303994 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0015593 /  ( 127 * 0.000837262 ) = 0.0146644 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00189317 /  ( 127 * 0.000837262 ) = -0.0178043 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000206441 /  ( 127 * 0.000837262 ) = -0.00194147 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00324134 /  ( 127 * 0.000837262 ) = -0.0304831 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00452094 /  ( 127 * 0.000837262 ) = 0.0425171 -> 0 -> 0*2^-16
rawBias/Si*Sw -7.50744e-05 /  ( 127 * 0.000837262 ) = -0.000706036 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00474457 /  ( 127 * 0.000837262 ) = 0.0446202 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00454269 /  ( 127 * 0.000837262 ) = -0.0427216 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0015798 /  ( 127 * 0.000837262 ) = 0.0148572 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0046006 /  ( 127 * 0.000837262 ) = -0.0432662 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00169941 /  ( 127 * 0.000837262 ) = -0.015982 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00470405 /  ( 127 * 0.000837262 ) = -0.0442392 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00100837 /  ( 127 * 0.000837262 ) = -0.00948324 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000660074 /  ( 127 * 0.000837262 ) = -0.00620766 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00965333 /  ( 127 * 0.000837262 ) = 0.0907845 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00855291 /  ( 127 * 0.000837262 ) = 0.0804356 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.000304291 /  ( 127 * 0.000837262 ) = -0.0028617 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00584059 /  ( 127 * 0.000837262 ) = -0.0549277 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00272768 /  ( 127 * 0.000837262 ) = -0.0256524 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00397243 /  ( 127 * 0.00228216 ) = -0.0137059 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00959687 /  ( 127 * 0.00228216 ) = 0.0331115 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.00925111 /  ( 127 * 0.00228216 ) = -0.0319186 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0285526 /  ( 127 * 0.00228216 ) = -0.0985134 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0210833 /  ( 127 * 0.00228216 ) = -0.0727423 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0187794 /  ( 127 * 0.00228216 ) = 0.0647934 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0190658 /  ( 127 * 0.00228216 ) = -0.0657817 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.00384128 /  ( 127 * 0.00228216 ) = 0.0132533 -> 0 -> 0*2^-16
rawBias/Si*Sw 0.0729851 /  ( 127 * 0.00228216 ) = 0.251816 -> 0 -> 0*2^-16
rawBias/Si*Sw -0.0232827 /  ( 127 * 0.00228216 ) = -0.080331 -> 0 -> 0*2^-16
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>quantizeAuxData
	 <xxx:begin>fuseOnTheFlyNodes
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>fuseOnTheFlyNodes
	 <xxx:begin>handleLowPrecisionConversions
bias-0 Si * Sw / So = 1 * 0.00465296 / 127 = 19669* 2^-29
bias-1 Si * Sw / So = 127 * 0.00186312 / 127 = 31258* 2^-24
bias-2 Si * Sw / So = 127 * 0.000837262 / 127 = 28093* 2^-25
bias-3 Si * Sw / So = 127 * 0.00228216 / 127 = 19144* 2^-23
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>handleLowPrecisionConversions
	 <xxx:begin>translateAuxData
translating weights for n-1 bias-dims kcrs = 1,20,1,1 and size= 20
translating weights for n-3 kernel-dims kcrs = 50,20,5,5 and size= 25000
translating weights for n-4 bias-dims kcrs = 1,50,1,1 and size= 50
translating weights for n-6 kernel-dims kcrs = 500,50,4,4 and size= 400000
translating weights for n-7 bias-dims kcrs = 1,500,1,1 and size= 500
translating weights for n-10 kernel-dims kcrs = 10,500,1,1 and size= 5000
translating weights for n-11 bias-dims kcrs = 1,10,1,1 and size= 10
	 <xxx:end>translateAuxData
	 <xxx:begin>reserveBuffers
	 <xxx:end>reserveBuffers
	 <xxx:begin>splitNodes
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
	 <xxx:end>splitNodes
	 <xxx:begin>fuseSubEngineOps
printGraph: pree fuseSDPSubEngineOps
		n-0:dc-conv-0/conv1:	(in)e-0[64x4x28x28][tsd-1][tt-1], 	(Aux)e-9[20x20x5x1][tsd-0][tt-4], 	(out)e-11[1x20x24x24][tsd-10][tt-8], 
		n-1:bias-0/conv1:	(Aux)e-10[1x20x1x1][tsd-2][tt-5], 	(in)e-11[1x20x24x24][tsd-10][tt-8], 	(out)e-1[1x20x24x24][tsd-11][tt-3], 
		n-2:pdp-0/pool1:	(in)e-1[1x20x24x24][tsd-11][tt-3], 	(out)e-2[1x20x12x12][tsd-12][tt-3], 
		n-3:dc-conv-1/conv2:	(in)e-2[1x20x12x12][tsd-12][tt-3], 	(Aux)e-12[50x20x5x5][tsd-3][tt-4], 	(out)e-14[1x50x8x8][tsd-13][tt-8], 
		n-4:bias-1/conv2:	(Aux)e-13[1x50x1x1][tsd-4][tt-5], 	(in)e-14[1x50x8x8][tsd-13][tt-8], 	(out)e-3[1x50x8x8][tsd-14][tt-3], 
		n-5:pdp-1/pool2:	(in)e-3[1x50x8x8][tsd-14][tt-3], 	(out)e-4[1x50x4x4][tsd-15][tt-3], 
		n-6:fc-0/ip1:	(in)e-4[1x50x4x4][tsd-15][tt-3], 	(Aux)e-15[500x50x4x4][tsd-5][tt-4], 	(out)e-17[1x500x1x1][tsd-16][tt-8], 
		n-7:bias-2/ip1:	(Aux)e-16[1x500x1x1][tsd-6][tt-5], 	(in)e-17[1x500x1x1][tsd-16][tt-8], 	(out)e-6[1x500x1x1][tsd-19][tt-3], 
		n-10:fc-1/ip2:	(in)e-6[1x500x1x1][tsd-19][tt-3], 	(Aux)e-20[10x500x1x1][tsd-8][tt-4], 	(out)e-22[1x10x1x1][tsd-20][tt-8], 
		n-11:bias-3/ip2:	(Aux)e-21[1x10x1x1][tsd-9][tt-5], 	(in)e-22[1x10x1x1][tsd-20][tt-8], 	(out)e-7[1x10x1x1][tsd-21][tt-3], 
		n-12:cpu-sm-0/prob:	(in)e-7[1x10x1x1][tsd-21][tt-3], 	(out)e-8[64x10x1x1][tsd-22][tt-2], 
e-9 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-0 edge already has set surface format NVDLA_IMG_A8B8G8R8
e-10 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-12 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-13 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-15 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-16 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-20 edge already has set surface format NVDLA_WEIGHT_DC_INT8
e-21 edge already has set surface format NVDLA_BIAS_DATA_INT16
e-11 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-1 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-2 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-14 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-3 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-4 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-17 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-6 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-22 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-7 edge already has set surface format NVDLA_FEATURE_DATA_INT8
e-8 edge already has set surface format NVDLA_FEATURE_DATA_INT8
tb-0 for tsd-0 for e-9 with NVDLA_WEIGHT_DC_INT8
tb-1 for tsd-1 for e-0 with NVDLA_IMG_A8B8G8R8
tb-2 for tsd-2 for e-10 with NVDLA_BIAS_DATA_INT16
tb-3 for tsd-3 for e-12 with NVDLA_WEIGHT_DC_INT8
tb-4 for tsd-4 for e-13 with NVDLA_BIAS_DATA_INT16
tb-5 for tsd-5 for e-15 with NVDLA_WEIGHT_DC_INT8
tb-6 for tsd-6 for e-16 with NVDLA_BIAS_DATA_INT16
tb-8 for tsd-8 for e-20 with NVDLA_WEIGHT_DC_INT8
tb-9 for tsd-9 for e-21 with NVDLA_BIAS_DATA_INT16
tb-10 for tsd-10 for e-11 with NVDLA_FEATURE_DATA_INT8
tb-11 for tsd-11 for e-1 with NVDLA_FEATURE_DATA_INT8
tb-12 for tsd-12 for e-2 with NVDLA_FEATURE_DATA_INT8
tb-13 for tsd-13 for e-14 with NVDLA_FEATURE_DATA_INT8
tb-14 for tsd-14 for e-3 with NVDLA_FEATURE_DATA_INT8
tb-15 for tsd-15 for e-4 with NVDLA_FEATURE_DATA_INT8
tb-16 for tsd-16 for e-17 with NVDLA_FEATURE_DATA_INT8
tb-19 for tsd-19 for e-6 with NVDLA_FEATURE_DATA_INT8
tb-20 for tsd-20 for e-22 with NVDLA_FEATURE_DATA_INT8
tb-21 for tsd-21 for e-7 with NVDLA_FEATURE_DATA_INT8
tb-22 for tsd-22 for e-8 with NVDLA_FEATURE_DATA_INT8
printGraph: post fuseSDPSubEngineOps
		n-0:dc-conv-0/conv1:	(in)e-0[64x4x28x28][tsd-1][tt-1], 	(Aux)e-9[20x20x5x1][tsd-0][tt-4], 	(out)e-11[1x20x24x24][tsd-10][tt-8], 
		n-1:bias-0/conv1:	(Aux)e-10[1x20x1x1][tsd-2][tt-5], 	(in)e-11[1x20x24x24][tsd-10][tt-8], 	(out)e-1[1x20x24x24][tsd-11][tt-3], 
		n-2:pdp-0/pool1:	(in)e-1[1x20x24x24][tsd-11][tt-3], 	(out)e-2[1x20x12x12][tsd-12][tt-3], 
		n-3:dc-conv-1/conv2:	(in)e-2[1x20x12x12][tsd-12][tt-3], 	(Aux)e-12[50x20x5x5][tsd-3][tt-4], 	(out)e-14[1x50x8x8][tsd-13][tt-8], 
		n-4:bias-1/conv2:	(Aux)e-13[1x50x1x1][tsd-4][tt-5], 	(in)e-14[1x50x8x8][tsd-13][tt-8], 	(out)e-3[1x50x8x8][tsd-14][tt-3], 
		n-5:pdp-1/pool2:	(in)e-3[1x50x8x8][tsd-14][tt-3], 	(out)e-4[1x50x4x4][tsd-15][tt-3], 
		n-6:fc-0/ip1:	(in)e-4[1x50x4x4][tsd-15][tt-3], 	(Aux)e-15[500x50x4x4][tsd-5][tt-4], 	(out)e-17[1x500x1x1][tsd-16][tt-8], 
		n-7:bias-2/ip1:	(Aux)e-16[1x500x1x1][tsd-6][tt-5], 	(in)e-17[1x500x1x1][tsd-16][tt-8], 	(out)e-6[1x500x1x1][tsd-19][tt-3], 
		n-10:fc-1/ip2:	(in)e-6[1x500x1x1][tsd-19][tt-3], 	(Aux)e-20[10x500x1x1][tsd-8][tt-4], 	(out)e-22[1x10x1x1][tsd-20][tt-8], 
		n-11:bias-3/ip2:	(Aux)e-21[1x10x1x1][tsd-9][tt-5], 	(in)e-22[1x10x1x1][tsd-20][tt-8], 	(out)e-7[1x10x1x1][tsd-21][tt-3], 
		n-12:cpu-sm-0/prob:	(in)e-7[1x10x1x1][tsd-21][tt-3], 	(out)e-8[64x10x1x1][tsd-22][tt-2], 
	 <xxx:end>fuseSubEngineOps
	 <xxx:begin>boundGraph
	 <xxx:end>boundGraph
	 <xxx:begin>handleMultiBatch
	 <xxx:end>handleMultiBatch
	 <xxx:begin>dumpEmittedGraph
	 <xxx:end>dumpEmittedGraph
	 <xxx:begin>generateDependencyParams
annId=0 node=dc-conv-0.B0 deps=1
	producer: [, , , , , , , , , , ]
	consumer: [, dc-conv-0(annId=1):OP_PROGRAMMED, , bias-0(annId=64):OP_PROGRAMMED, , , , , , , ]
annId=1 node=dc-conv-0.B1 deps=2
	producer: [, dc-conv-0(annId=0):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=2):OP_PROGRAMMED, , bias-0(annId=65):OP_PROGRAMMED, , , , , , , ]
annId=2 node=dc-conv-0.B2 deps=2
	producer: [, dc-conv-0(annId=1):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=3):OP_PROGRAMMED, , bias-0(annId=66):OP_PROGRAMMED, , , , , , , ]
annId=3 node=dc-conv-0.B3 deps=2
	producer: [, dc-conv-0(annId=2):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=4):OP_PROGRAMMED, , bias-0(annId=67):OP_PROGRAMMED, , , , , , , ]
annId=4 node=dc-conv-0.B4 deps=2
	producer: [, dc-conv-0(annId=3):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=5):OP_PROGRAMMED, , bias-0(annId=68):OP_PROGRAMMED, , , , , , , ]
annId=5 node=dc-conv-0.B5 deps=2
	producer: [, dc-conv-0(annId=4):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=6):OP_PROGRAMMED, , bias-0(annId=69):OP_PROGRAMMED, , , , , , , ]
annId=6 node=dc-conv-0.B6 deps=2
	producer: [, dc-conv-0(annId=5):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=7):OP_PROGRAMMED, , bias-0(annId=70):OP_PROGRAMMED, , , , , , , ]
annId=7 node=dc-conv-0.B7 deps=2
	producer: [, dc-conv-0(annId=6):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=8):OP_PROGRAMMED, , bias-0(annId=71):OP_PROGRAMMED, , , , , , , ]
annId=8 node=dc-conv-0.B8 deps=2
	producer: [, dc-conv-0(annId=7):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=9):OP_PROGRAMMED, , bias-0(annId=72):OP_PROGRAMMED, , , , , , , ]
annId=9 node=dc-conv-0.B9 deps=2
	producer: [, dc-conv-0(annId=8):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=10):OP_PROGRAMMED, , bias-0(annId=73):OP_PROGRAMMED, , , , , , , ]
annId=10 node=dc-conv-0.B10 deps=2
	producer: [, dc-conv-0(annId=9):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=11):OP_PROGRAMMED, , bias-0(annId=74):OP_PROGRAMMED, , , , , , , ]
annId=11 node=dc-conv-0.B11 deps=2
	producer: [, dc-conv-0(annId=10):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=12):OP_PROGRAMMED, , bias-0(annId=75):OP_PROGRAMMED, , , , , , , ]
annId=12 node=dc-conv-0.B12 deps=2
	producer: [, dc-conv-0(annId=11):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=13):OP_PROGRAMMED, , bias-0(annId=76):OP_PROGRAMMED, , , , , , , ]
annId=13 node=dc-conv-0.B13 deps=2
	producer: [, dc-conv-0(annId=12):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=14):OP_PROGRAMMED, , bias-0(annId=77):OP_PROGRAMMED, , , , , , , ]
annId=14 node=dc-conv-0.B14 deps=2
	producer: [, dc-conv-0(annId=13):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=15):OP_PROGRAMMED, , bias-0(annId=78):OP_PROGRAMMED, , , , , , , ]
annId=15 node=dc-conv-0.B15 deps=2
	producer: [, dc-conv-0(annId=14):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=16):OP_PROGRAMMED, , bias-0(annId=79):OP_PROGRAMMED, , , , , , , ]
annId=16 node=dc-conv-0.B16 deps=2
	producer: [, dc-conv-0(annId=15):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=17):OP_PROGRAMMED, , bias-0(annId=80):OP_PROGRAMMED, , , , , , , ]
annId=17 node=dc-conv-0.B17 deps=2
	producer: [, dc-conv-0(annId=16):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=18):OP_PROGRAMMED, , bias-0(annId=81):OP_PROGRAMMED, , , , , , , ]
annId=18 node=dc-conv-0.B18 deps=2
	producer: [, dc-conv-0(annId=17):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=19):OP_PROGRAMMED, , bias-0(annId=82):OP_PROGRAMMED, , , , , , , ]
annId=19 node=dc-conv-0.B19 deps=2
	producer: [, dc-conv-0(annId=18):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=20):OP_PROGRAMMED, , bias-0(annId=83):OP_PROGRAMMED, , , , , , , ]
annId=20 node=dc-conv-0.B20 deps=2
	producer: [, dc-conv-0(annId=19):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=21):OP_PROGRAMMED, , bias-0(annId=84):OP_PROGRAMMED, , , , , , , ]
annId=21 node=dc-conv-0.B21 deps=2
	producer: [, dc-conv-0(annId=20):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=22):OP_PROGRAMMED, , bias-0(annId=85):OP_PROGRAMMED, , , , , , , ]
annId=22 node=dc-conv-0.B22 deps=2
	producer: [, dc-conv-0(annId=21):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=23):OP_PROGRAMMED, , bias-0(annId=86):OP_PROGRAMMED, , , , , , , ]
annId=23 node=dc-conv-0.B23 deps=2
	producer: [, dc-conv-0(annId=22):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=24):OP_PROGRAMMED, , bias-0(annId=87):OP_PROGRAMMED, , , , , , , ]
annId=24 node=dc-conv-0.B24 deps=2
	producer: [, dc-conv-0(annId=23):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=25):OP_PROGRAMMED, , bias-0(annId=88):OP_PROGRAMMED, , , , , , , ]
annId=25 node=dc-conv-0.B25 deps=2
	producer: [, dc-conv-0(annId=24):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=26):OP_PROGRAMMED, , bias-0(annId=89):OP_PROGRAMMED, , , , , , , ]
annId=26 node=dc-conv-0.B26 deps=2
	producer: [, dc-conv-0(annId=25):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=27):OP_PROGRAMMED, , bias-0(annId=90):OP_PROGRAMMED, , , , , , , ]
annId=27 node=dc-conv-0.B27 deps=2
	producer: [, dc-conv-0(annId=26):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=28):OP_PROGRAMMED, , bias-0(annId=91):OP_PROGRAMMED, , , , , , , ]
annId=28 node=dc-conv-0.B28 deps=2
	producer: [, dc-conv-0(annId=27):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=29):OP_PROGRAMMED, , bias-0(annId=92):OP_PROGRAMMED, , , , , , , ]
annId=29 node=dc-conv-0.B29 deps=2
	producer: [, dc-conv-0(annId=28):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=30):OP_PROGRAMMED, , bias-0(annId=93):OP_PROGRAMMED, , , , , , , ]
annId=30 node=dc-conv-0.B30 deps=2
	producer: [, dc-conv-0(annId=29):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=31):OP_PROGRAMMED, , bias-0(annId=94):OP_PROGRAMMED, , , , , , , ]
annId=31 node=dc-conv-0.B31 deps=2
	producer: [, dc-conv-0(annId=30):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=32):OP_PROGRAMMED, , bias-0(annId=95):OP_PROGRAMMED, , , , , , , ]
annId=32 node=dc-conv-0.B32 deps=2
	producer: [, dc-conv-0(annId=31):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=33):OP_PROGRAMMED, , bias-0(annId=96):OP_PROGRAMMED, , , , , , , ]
annId=33 node=dc-conv-0.B33 deps=2
	producer: [, dc-conv-0(annId=32):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=34):OP_PROGRAMMED, , bias-0(annId=97):OP_PROGRAMMED, , , , , , , ]
annId=34 node=dc-conv-0.B34 deps=2
	producer: [, dc-conv-0(annId=33):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=35):OP_PROGRAMMED, , bias-0(annId=98):OP_PROGRAMMED, , , , , , , ]
annId=35 node=dc-conv-0.B35 deps=2
	producer: [, dc-conv-0(annId=34):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=36):OP_PROGRAMMED, , bias-0(annId=99):OP_PROGRAMMED, , , , , , , ]
annId=36 node=dc-conv-0.B36 deps=2
	producer: [, dc-conv-0(annId=35):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=37):OP_PROGRAMMED, , bias-0(annId=100):OP_PROGRAMMED, , , , , , , ]
annId=37 node=dc-conv-0.B37 deps=2
	producer: [, dc-conv-0(annId=36):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=38):OP_PROGRAMMED, , bias-0(annId=101):OP_PROGRAMMED, , , , , , , ]
annId=38 node=dc-conv-0.B38 deps=2
	producer: [, dc-conv-0(annId=37):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=39):OP_PROGRAMMED, , bias-0(annId=102):OP_PROGRAMMED, , , , , , , ]
annId=39 node=dc-conv-0.B39 deps=2
	producer: [, dc-conv-0(annId=38):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=40):OP_PROGRAMMED, , bias-0(annId=103):OP_PROGRAMMED, , , , , , , ]
annId=40 node=dc-conv-0.B40 deps=2
	producer: [, dc-conv-0(annId=39):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=41):OP_PROGRAMMED, , bias-0(annId=104):OP_PROGRAMMED, , , , , , , ]
annId=41 node=dc-conv-0.B41 deps=2
	producer: [, dc-conv-0(annId=40):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=42):OP_PROGRAMMED, , bias-0(annId=105):OP_PROGRAMMED, , , , , , , ]
annId=42 node=dc-conv-0.B42 deps=2
	producer: [, dc-conv-0(annId=41):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=43):OP_PROGRAMMED, , bias-0(annId=106):OP_PROGRAMMED, , , , , , , ]
annId=43 node=dc-conv-0.B43 deps=2
	producer: [, dc-conv-0(annId=42):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=44):OP_PROGRAMMED, , bias-0(annId=107):OP_PROGRAMMED, , , , , , , ]
annId=44 node=dc-conv-0.B44 deps=2
	producer: [, dc-conv-0(annId=43):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=45):OP_PROGRAMMED, , bias-0(annId=108):OP_PROGRAMMED, , , , , , , ]
annId=45 node=dc-conv-0.B45 deps=2
	producer: [, dc-conv-0(annId=44):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=46):OP_PROGRAMMED, , bias-0(annId=109):OP_PROGRAMMED, , , , , , , ]
annId=46 node=dc-conv-0.B46 deps=2
	producer: [, dc-conv-0(annId=45):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=47):OP_PROGRAMMED, , bias-0(annId=110):OP_PROGRAMMED, , , , , , , ]
annId=47 node=dc-conv-0.B47 deps=2
	producer: [, dc-conv-0(annId=46):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=48):OP_PROGRAMMED, , bias-0(annId=111):OP_PROGRAMMED, , , , , , , ]
annId=48 node=dc-conv-0.B48 deps=2
	producer: [, dc-conv-0(annId=47):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=49):OP_PROGRAMMED, , bias-0(annId=112):OP_PROGRAMMED, , , , , , , ]
annId=49 node=dc-conv-0.B49 deps=2
	producer: [, dc-conv-0(annId=48):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=50):OP_PROGRAMMED, , bias-0(annId=113):OP_PROGRAMMED, , , , , , , ]
annId=50 node=dc-conv-0.B50 deps=2
	producer: [, dc-conv-0(annId=49):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=51):OP_PROGRAMMED, , bias-0(annId=114):OP_PROGRAMMED, , , , , , , ]
annId=51 node=dc-conv-0.B51 deps=2
	producer: [, dc-conv-0(annId=50):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=52):OP_PROGRAMMED, , bias-0(annId=115):OP_PROGRAMMED, , , , , , , ]
annId=52 node=dc-conv-0.B52 deps=2
	producer: [, dc-conv-0(annId=51):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=53):OP_PROGRAMMED, , bias-0(annId=116):OP_PROGRAMMED, , , , , , , ]
annId=53 node=dc-conv-0.B53 deps=2
	producer: [, dc-conv-0(annId=52):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=54):OP_PROGRAMMED, , bias-0(annId=117):OP_PROGRAMMED, , , , , , , ]
annId=54 node=dc-conv-0.B54 deps=2
	producer: [, dc-conv-0(annId=53):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=55):OP_PROGRAMMED, , bias-0(annId=118):OP_PROGRAMMED, , , , , , , ]
annId=55 node=dc-conv-0.B55 deps=2
	producer: [, dc-conv-0(annId=54):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=56):OP_PROGRAMMED, , bias-0(annId=119):OP_PROGRAMMED, , , , , , , ]
annId=56 node=dc-conv-0.B56 deps=2
	producer: [, dc-conv-0(annId=55):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=57):OP_PROGRAMMED, , bias-0(annId=120):OP_PROGRAMMED, , , , , , , ]
annId=57 node=dc-conv-0.B57 deps=2
	producer: [, dc-conv-0(annId=56):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=58):OP_PROGRAMMED, , bias-0(annId=121):OP_PROGRAMMED, , , , , , , ]
annId=58 node=dc-conv-0.B58 deps=2
	producer: [, dc-conv-0(annId=57):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=59):OP_PROGRAMMED, , bias-0(annId=122):OP_PROGRAMMED, , , , , , , ]
annId=59 node=dc-conv-0.B59 deps=2
	producer: [, dc-conv-0(annId=58):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=60):OP_PROGRAMMED, , bias-0(annId=123):OP_PROGRAMMED, , , , , , , ]
annId=60 node=dc-conv-0.B60 deps=2
	producer: [, dc-conv-0(annId=59):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=61):OP_PROGRAMMED, , bias-0(annId=124):OP_PROGRAMMED, , , , , , , ]
annId=61 node=dc-conv-0.B61 deps=2
	producer: [, dc-conv-0(annId=60):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=62):OP_PROGRAMMED, , bias-0(annId=125):OP_PROGRAMMED, , , , , , , ]
annId=62 node=dc-conv-0.B62 deps=2
	producer: [, dc-conv-0(annId=61):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-0(annId=63):OP_PROGRAMMED, , bias-0(annId=126):OP_PROGRAMMED, , , , , , , ]
annId=63 node=dc-conv-0.B63 deps=2
	producer: [, dc-conv-0(annId=62):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, dc-conv-1(annId=192):OP_PROGRAMMED, , bias-0(annId=127):OP_PROGRAMMED, , , , , , , ]
annId=64 node=bias-0.B0 deps=1
	producer: [, dc-conv-0(annId=0):OP_PROGRAMMED, , , , , , , , , ]
	consumer: [, , , bias-0(annId=65):OP_PROGRAMMED, pdp-0(annId=128):OP_COMPLETED, , , , , , ]
annId=65 node=bias-0.B1 deps=2
	producer: [, dc-conv-0(annId=1):OP_PROGRAMMED, , bias-0(annId=64):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=66):OP_PROGRAMMED, pdp-0(annId=129):OP_COMPLETED, , , , , , ]
annId=66 node=bias-0.B2 deps=2
	producer: [, dc-conv-0(annId=2):OP_PROGRAMMED, , bias-0(annId=65):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=67):OP_PROGRAMMED, pdp-0(annId=130):OP_COMPLETED, , , , , , ]
annId=67 node=bias-0.B3 deps=2
	producer: [, dc-conv-0(annId=3):OP_PROGRAMMED, , bias-0(annId=66):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=68):OP_PROGRAMMED, pdp-0(annId=131):OP_COMPLETED, , , , , , ]
annId=68 node=bias-0.B4 deps=2
	producer: [, dc-conv-0(annId=4):OP_PROGRAMMED, , bias-0(annId=67):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=69):OP_PROGRAMMED, pdp-0(annId=132):OP_COMPLETED, , , , , , ]
annId=69 node=bias-0.B5 deps=2
	producer: [, dc-conv-0(annId=5):OP_PROGRAMMED, , bias-0(annId=68):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=70):OP_PROGRAMMED, pdp-0(annId=133):OP_COMPLETED, , , , , , ]
annId=70 node=bias-0.B6 deps=2
	producer: [, dc-conv-0(annId=6):OP_PROGRAMMED, , bias-0(annId=69):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=71):OP_PROGRAMMED, pdp-0(annId=134):OP_COMPLETED, , , , , , ]
annId=71 node=bias-0.B7 deps=2
	producer: [, dc-conv-0(annId=7):OP_PROGRAMMED, , bias-0(annId=70):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=72):OP_PROGRAMMED, pdp-0(annId=135):OP_COMPLETED, , , , , , ]
annId=72 node=bias-0.B8 deps=2
	producer: [, dc-conv-0(annId=8):OP_PROGRAMMED, , bias-0(annId=71):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=73):OP_PROGRAMMED, pdp-0(annId=136):OP_COMPLETED, , , , , , ]
annId=73 node=bias-0.B9 deps=2
	producer: [, dc-conv-0(annId=9):OP_PROGRAMMED, , bias-0(annId=72):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=74):OP_PROGRAMMED, pdp-0(annId=137):OP_COMPLETED, , , , , , ]
annId=74 node=bias-0.B10 deps=2
	producer: [, dc-conv-0(annId=10):OP_PROGRAMMED, , bias-0(annId=73):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=75):OP_PROGRAMMED, pdp-0(annId=138):OP_COMPLETED, , , , , , ]
annId=75 node=bias-0.B11 deps=2
	producer: [, dc-conv-0(annId=11):OP_PROGRAMMED, , bias-0(annId=74):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=76):OP_PROGRAMMED, pdp-0(annId=139):OP_COMPLETED, , , , , , ]
annId=76 node=bias-0.B12 deps=2
	producer: [, dc-conv-0(annId=12):OP_PROGRAMMED, , bias-0(annId=75):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=77):OP_PROGRAMMED, pdp-0(annId=140):OP_COMPLETED, , , , , , ]
annId=77 node=bias-0.B13 deps=2
	producer: [, dc-conv-0(annId=13):OP_PROGRAMMED, , bias-0(annId=76):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=78):OP_PROGRAMMED, pdp-0(annId=141):OP_COMPLETED, , , , , , ]
annId=78 node=bias-0.B14 deps=2
	producer: [, dc-conv-0(annId=14):OP_PROGRAMMED, , bias-0(annId=77):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=79):OP_PROGRAMMED, pdp-0(annId=142):OP_COMPLETED, , , , , , ]
annId=79 node=bias-0.B15 deps=2
	producer: [, dc-conv-0(annId=15):OP_PROGRAMMED, , bias-0(annId=78):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=80):OP_PROGRAMMED, pdp-0(annId=143):OP_COMPLETED, , , , , , ]
annId=80 node=bias-0.B16 deps=2
	producer: [, dc-conv-0(annId=16):OP_PROGRAMMED, , bias-0(annId=79):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=81):OP_PROGRAMMED, pdp-0(annId=144):OP_COMPLETED, , , , , , ]
annId=81 node=bias-0.B17 deps=2
	producer: [, dc-conv-0(annId=17):OP_PROGRAMMED, , bias-0(annId=80):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=82):OP_PROGRAMMED, pdp-0(annId=145):OP_COMPLETED, , , , , , ]
annId=82 node=bias-0.B18 deps=2
	producer: [, dc-conv-0(annId=18):OP_PROGRAMMED, , bias-0(annId=81):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=83):OP_PROGRAMMED, pdp-0(annId=146):OP_COMPLETED, , , , , , ]
annId=83 node=bias-0.B19 deps=2
	producer: [, dc-conv-0(annId=19):OP_PROGRAMMED, , bias-0(annId=82):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=84):OP_PROGRAMMED, pdp-0(annId=147):OP_COMPLETED, , , , , , ]
annId=84 node=bias-0.B20 deps=2
	producer: [, dc-conv-0(annId=20):OP_PROGRAMMED, , bias-0(annId=83):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=85):OP_PROGRAMMED, pdp-0(annId=148):OP_COMPLETED, , , , , , ]
annId=85 node=bias-0.B21 deps=2
	producer: [, dc-conv-0(annId=21):OP_PROGRAMMED, , bias-0(annId=84):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=86):OP_PROGRAMMED, pdp-0(annId=149):OP_COMPLETED, , , , , , ]
annId=86 node=bias-0.B22 deps=2
	producer: [, dc-conv-0(annId=22):OP_PROGRAMMED, , bias-0(annId=85):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=87):OP_PROGRAMMED, pdp-0(annId=150):OP_COMPLETED, , , , , , ]
annId=87 node=bias-0.B23 deps=2
	producer: [, dc-conv-0(annId=23):OP_PROGRAMMED, , bias-0(annId=86):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=88):OP_PROGRAMMED, pdp-0(annId=151):OP_COMPLETED, , , , , , ]
annId=88 node=bias-0.B24 deps=2
	producer: [, dc-conv-0(annId=24):OP_PROGRAMMED, , bias-0(annId=87):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=89):OP_PROGRAMMED, pdp-0(annId=152):OP_COMPLETED, , , , , , ]
annId=89 node=bias-0.B25 deps=2
	producer: [, dc-conv-0(annId=25):OP_PROGRAMMED, , bias-0(annId=88):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=90):OP_PROGRAMMED, pdp-0(annId=153):OP_COMPLETED, , , , , , ]
annId=90 node=bias-0.B26 deps=2
	producer: [, dc-conv-0(annId=26):OP_PROGRAMMED, , bias-0(annId=89):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=91):OP_PROGRAMMED, pdp-0(annId=154):OP_COMPLETED, , , , , , ]
annId=91 node=bias-0.B27 deps=2
	producer: [, dc-conv-0(annId=27):OP_PROGRAMMED, , bias-0(annId=90):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=92):OP_PROGRAMMED, pdp-0(annId=155):OP_COMPLETED, , , , , , ]
annId=92 node=bias-0.B28 deps=2
	producer: [, dc-conv-0(annId=28):OP_PROGRAMMED, , bias-0(annId=91):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=93):OP_PROGRAMMED, pdp-0(annId=156):OP_COMPLETED, , , , , , ]
annId=93 node=bias-0.B29 deps=2
	producer: [, dc-conv-0(annId=29):OP_PROGRAMMED, , bias-0(annId=92):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=94):OP_PROGRAMMED, pdp-0(annId=157):OP_COMPLETED, , , , , , ]
annId=94 node=bias-0.B30 deps=2
	producer: [, dc-conv-0(annId=30):OP_PROGRAMMED, , bias-0(annId=93):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=95):OP_PROGRAMMED, pdp-0(annId=158):OP_COMPLETED, , , , , , ]
annId=95 node=bias-0.B31 deps=2
	producer: [, dc-conv-0(annId=31):OP_PROGRAMMED, , bias-0(annId=94):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=96):OP_PROGRAMMED, pdp-0(annId=159):OP_COMPLETED, , , , , , ]
annId=96 node=bias-0.B32 deps=2
	producer: [, dc-conv-0(annId=32):OP_PROGRAMMED, , bias-0(annId=95):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=97):OP_PROGRAMMED, pdp-0(annId=160):OP_COMPLETED, , , , , , ]
annId=97 node=bias-0.B33 deps=2
	producer: [, dc-conv-0(annId=33):OP_PROGRAMMED, , bias-0(annId=96):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=98):OP_PROGRAMMED, pdp-0(annId=161):OP_COMPLETED, , , , , , ]
annId=98 node=bias-0.B34 deps=2
	producer: [, dc-conv-0(annId=34):OP_PROGRAMMED, , bias-0(annId=97):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=99):OP_PROGRAMMED, pdp-0(annId=162):OP_COMPLETED, , , , , , ]
annId=99 node=bias-0.B35 deps=2
	producer: [, dc-conv-0(annId=35):OP_PROGRAMMED, , bias-0(annId=98):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=100):OP_PROGRAMMED, pdp-0(annId=163):OP_COMPLETED, , , , , , ]
annId=100 node=bias-0.B36 deps=2
	producer: [, dc-conv-0(annId=36):OP_PROGRAMMED, , bias-0(annId=99):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=101):OP_PROGRAMMED, pdp-0(annId=164):OP_COMPLETED, , , , , , ]
annId=101 node=bias-0.B37 deps=2
	producer: [, dc-conv-0(annId=37):OP_PROGRAMMED, , bias-0(annId=100):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=102):OP_PROGRAMMED, pdp-0(annId=165):OP_COMPLETED, , , , , , ]
annId=102 node=bias-0.B38 deps=2
	producer: [, dc-conv-0(annId=38):OP_PROGRAMMED, , bias-0(annId=101):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=103):OP_PROGRAMMED, pdp-0(annId=166):OP_COMPLETED, , , , , , ]
annId=103 node=bias-0.B39 deps=2
	producer: [, dc-conv-0(annId=39):OP_PROGRAMMED, , bias-0(annId=102):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=104):OP_PROGRAMMED, pdp-0(annId=167):OP_COMPLETED, , , , , , ]
annId=104 node=bias-0.B40 deps=2
	producer: [, dc-conv-0(annId=40):OP_PROGRAMMED, , bias-0(annId=103):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=105):OP_PROGRAMMED, pdp-0(annId=168):OP_COMPLETED, , , , , , ]
annId=105 node=bias-0.B41 deps=2
	producer: [, dc-conv-0(annId=41):OP_PROGRAMMED, , bias-0(annId=104):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=106):OP_PROGRAMMED, pdp-0(annId=169):OP_COMPLETED, , , , , , ]
annId=106 node=bias-0.B42 deps=2
	producer: [, dc-conv-0(annId=42):OP_PROGRAMMED, , bias-0(annId=105):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=107):OP_PROGRAMMED, pdp-0(annId=170):OP_COMPLETED, , , , , , ]
annId=107 node=bias-0.B43 deps=2
	producer: [, dc-conv-0(annId=43):OP_PROGRAMMED, , bias-0(annId=106):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=108):OP_PROGRAMMED, pdp-0(annId=171):OP_COMPLETED, , , , , , ]
annId=108 node=bias-0.B44 deps=2
	producer: [, dc-conv-0(annId=44):OP_PROGRAMMED, , bias-0(annId=107):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=109):OP_PROGRAMMED, pdp-0(annId=172):OP_COMPLETED, , , , , , ]
annId=109 node=bias-0.B45 deps=2
	producer: [, dc-conv-0(annId=45):OP_PROGRAMMED, , bias-0(annId=108):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=110):OP_PROGRAMMED, pdp-0(annId=173):OP_COMPLETED, , , , , , ]
annId=110 node=bias-0.B46 deps=2
	producer: [, dc-conv-0(annId=46):OP_PROGRAMMED, , bias-0(annId=109):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=111):OP_PROGRAMMED, pdp-0(annId=174):OP_COMPLETED, , , , , , ]
annId=111 node=bias-0.B47 deps=2
	producer: [, dc-conv-0(annId=47):OP_PROGRAMMED, , bias-0(annId=110):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=112):OP_PROGRAMMED, pdp-0(annId=175):OP_COMPLETED, , , , , , ]
annId=112 node=bias-0.B48 deps=2
	producer: [, dc-conv-0(annId=48):OP_PROGRAMMED, , bias-0(annId=111):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=113):OP_PROGRAMMED, pdp-0(annId=176):OP_COMPLETED, , , , , , ]
annId=113 node=bias-0.B49 deps=2
	producer: [, dc-conv-0(annId=49):OP_PROGRAMMED, , bias-0(annId=112):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=114):OP_PROGRAMMED, pdp-0(annId=177):OP_COMPLETED, , , , , , ]
annId=114 node=bias-0.B50 deps=2
	producer: [, dc-conv-0(annId=50):OP_PROGRAMMED, , bias-0(annId=113):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=115):OP_PROGRAMMED, pdp-0(annId=178):OP_COMPLETED, , , , , , ]
annId=115 node=bias-0.B51 deps=2
	producer: [, dc-conv-0(annId=51):OP_PROGRAMMED, , bias-0(annId=114):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=116):OP_PROGRAMMED, pdp-0(annId=179):OP_COMPLETED, , , , , , ]
annId=116 node=bias-0.B52 deps=2
	producer: [, dc-conv-0(annId=52):OP_PROGRAMMED, , bias-0(annId=115):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=117):OP_PROGRAMMED, pdp-0(annId=180):OP_COMPLETED, , , , , , ]
annId=117 node=bias-0.B53 deps=2
	producer: [, dc-conv-0(annId=53):OP_PROGRAMMED, , bias-0(annId=116):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=118):OP_PROGRAMMED, pdp-0(annId=181):OP_COMPLETED, , , , , , ]
annId=118 node=bias-0.B54 deps=2
	producer: [, dc-conv-0(annId=54):OP_PROGRAMMED, , bias-0(annId=117):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=119):OP_PROGRAMMED, pdp-0(annId=182):OP_COMPLETED, , , , , , ]
annId=119 node=bias-0.B55 deps=2
	producer: [, dc-conv-0(annId=55):OP_PROGRAMMED, , bias-0(annId=118):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=120):OP_PROGRAMMED, pdp-0(annId=183):OP_COMPLETED, , , , , , ]
annId=120 node=bias-0.B56 deps=2
	producer: [, dc-conv-0(annId=56):OP_PROGRAMMED, , bias-0(annId=119):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=121):OP_PROGRAMMED, pdp-0(annId=184):OP_COMPLETED, , , , , , ]
annId=121 node=bias-0.B57 deps=2
	producer: [, dc-conv-0(annId=57):OP_PROGRAMMED, , bias-0(annId=120):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=122):OP_PROGRAMMED, pdp-0(annId=185):OP_COMPLETED, , , , , , ]
annId=122 node=bias-0.B58 deps=2
	producer: [, dc-conv-0(annId=58):OP_PROGRAMMED, , bias-0(annId=121):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=123):OP_PROGRAMMED, pdp-0(annId=186):OP_COMPLETED, , , , , , ]
annId=123 node=bias-0.B59 deps=2
	producer: [, dc-conv-0(annId=59):OP_PROGRAMMED, , bias-0(annId=122):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=124):OP_PROGRAMMED, pdp-0(annId=187):OP_COMPLETED, , , , , , ]
annId=124 node=bias-0.B60 deps=2
	producer: [, dc-conv-0(annId=60):OP_PROGRAMMED, , bias-0(annId=123):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=125):OP_PROGRAMMED, pdp-0(annId=188):OP_COMPLETED, , , , , , ]
annId=125 node=bias-0.B61 deps=2
	producer: [, dc-conv-0(annId=61):OP_PROGRAMMED, , bias-0(annId=124):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=126):OP_PROGRAMMED, pdp-0(annId=189):OP_COMPLETED, , , , , , ]
annId=126 node=bias-0.B62 deps=2
	producer: [, dc-conv-0(annId=62):OP_PROGRAMMED, , bias-0(annId=125):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-0(annId=127):OP_PROGRAMMED, pdp-0(annId=190):OP_COMPLETED, , , , , , ]
annId=127 node=bias-0.B63 deps=2
	producer: [, dc-conv-0(annId=63):OP_PROGRAMMED, , bias-0(annId=126):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=256):OP_PROGRAMMED, pdp-0(annId=191):OP_COMPLETED, , , , , , ]
annId=128 node=pdp-0.B0 deps=1
	producer: [, , , bias-0(annId=64):OP_COMPLETED, , , , , , , ]
	consumer: [, dc-conv-1(annId=192):OP_COMPLETED, , , pdp-0(annId=129):OP_PROGRAMMED, , , , , , ]
annId=129 node=pdp-0.B1 deps=2
	producer: [, , , bias-0(annId=65):OP_COMPLETED, pdp-0(annId=128):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=193):OP_COMPLETED, , , pdp-0(annId=130):OP_PROGRAMMED, , , , , , ]
annId=130 node=pdp-0.B2 deps=2
	producer: [, , , bias-0(annId=66):OP_COMPLETED, pdp-0(annId=129):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=194):OP_COMPLETED, , , pdp-0(annId=131):OP_PROGRAMMED, , , , , , ]
annId=131 node=pdp-0.B3 deps=2
	producer: [, , , bias-0(annId=67):OP_COMPLETED, pdp-0(annId=130):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=195):OP_COMPLETED, , , pdp-0(annId=132):OP_PROGRAMMED, , , , , , ]
annId=132 node=pdp-0.B4 deps=2
	producer: [, , , bias-0(annId=68):OP_COMPLETED, pdp-0(annId=131):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=196):OP_COMPLETED, , , pdp-0(annId=133):OP_PROGRAMMED, , , , , , ]
annId=133 node=pdp-0.B5 deps=2
	producer: [, , , bias-0(annId=69):OP_COMPLETED, pdp-0(annId=132):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=197):OP_COMPLETED, , , pdp-0(annId=134):OP_PROGRAMMED, , , , , , ]
annId=134 node=pdp-0.B6 deps=2
	producer: [, , , bias-0(annId=70):OP_COMPLETED, pdp-0(annId=133):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=198):OP_COMPLETED, , , pdp-0(annId=135):OP_PROGRAMMED, , , , , , ]
annId=135 node=pdp-0.B7 deps=2
	producer: [, , , bias-0(annId=71):OP_COMPLETED, pdp-0(annId=134):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=199):OP_COMPLETED, , , pdp-0(annId=136):OP_PROGRAMMED, , , , , , ]
annId=136 node=pdp-0.B8 deps=2
	producer: [, , , bias-0(annId=72):OP_COMPLETED, pdp-0(annId=135):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=200):OP_COMPLETED, , , pdp-0(annId=137):OP_PROGRAMMED, , , , , , ]
annId=137 node=pdp-0.B9 deps=2
	producer: [, , , bias-0(annId=73):OP_COMPLETED, pdp-0(annId=136):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=201):OP_COMPLETED, , , pdp-0(annId=138):OP_PROGRAMMED, , , , , , ]
annId=138 node=pdp-0.B10 deps=2
	producer: [, , , bias-0(annId=74):OP_COMPLETED, pdp-0(annId=137):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=202):OP_COMPLETED, , , pdp-0(annId=139):OP_PROGRAMMED, , , , , , ]
annId=139 node=pdp-0.B11 deps=2
	producer: [, , , bias-0(annId=75):OP_COMPLETED, pdp-0(annId=138):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=203):OP_COMPLETED, , , pdp-0(annId=140):OP_PROGRAMMED, , , , , , ]
annId=140 node=pdp-0.B12 deps=2
	producer: [, , , bias-0(annId=76):OP_COMPLETED, pdp-0(annId=139):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=204):OP_COMPLETED, , , pdp-0(annId=141):OP_PROGRAMMED, , , , , , ]
annId=141 node=pdp-0.B13 deps=2
	producer: [, , , bias-0(annId=77):OP_COMPLETED, pdp-0(annId=140):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=205):OP_COMPLETED, , , pdp-0(annId=142):OP_PROGRAMMED, , , , , , ]
annId=142 node=pdp-0.B14 deps=2
	producer: [, , , bias-0(annId=78):OP_COMPLETED, pdp-0(annId=141):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=206):OP_COMPLETED, , , pdp-0(annId=143):OP_PROGRAMMED, , , , , , ]
annId=143 node=pdp-0.B15 deps=2
	producer: [, , , bias-0(annId=79):OP_COMPLETED, pdp-0(annId=142):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=207):OP_COMPLETED, , , pdp-0(annId=144):OP_PROGRAMMED, , , , , , ]
annId=144 node=pdp-0.B16 deps=2
	producer: [, , , bias-0(annId=80):OP_COMPLETED, pdp-0(annId=143):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=208):OP_COMPLETED, , , pdp-0(annId=145):OP_PROGRAMMED, , , , , , ]
annId=145 node=pdp-0.B17 deps=2
	producer: [, , , bias-0(annId=81):OP_COMPLETED, pdp-0(annId=144):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=209):OP_COMPLETED, , , pdp-0(annId=146):OP_PROGRAMMED, , , , , , ]
annId=146 node=pdp-0.B18 deps=2
	producer: [, , , bias-0(annId=82):OP_COMPLETED, pdp-0(annId=145):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=210):OP_COMPLETED, , , pdp-0(annId=147):OP_PROGRAMMED, , , , , , ]
annId=147 node=pdp-0.B19 deps=2
	producer: [, , , bias-0(annId=83):OP_COMPLETED, pdp-0(annId=146):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=211):OP_COMPLETED, , , pdp-0(annId=148):OP_PROGRAMMED, , , , , , ]
annId=148 node=pdp-0.B20 deps=2
	producer: [, , , bias-0(annId=84):OP_COMPLETED, pdp-0(annId=147):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=212):OP_COMPLETED, , , pdp-0(annId=149):OP_PROGRAMMED, , , , , , ]
annId=149 node=pdp-0.B21 deps=2
	producer: [, , , bias-0(annId=85):OP_COMPLETED, pdp-0(annId=148):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=213):OP_COMPLETED, , , pdp-0(annId=150):OP_PROGRAMMED, , , , , , ]
annId=150 node=pdp-0.B22 deps=2
	producer: [, , , bias-0(annId=86):OP_COMPLETED, pdp-0(annId=149):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=214):OP_COMPLETED, , , pdp-0(annId=151):OP_PROGRAMMED, , , , , , ]
annId=151 node=pdp-0.B23 deps=2
	producer: [, , , bias-0(annId=87):OP_COMPLETED, pdp-0(annId=150):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=215):OP_COMPLETED, , , pdp-0(annId=152):OP_PROGRAMMED, , , , , , ]
annId=152 node=pdp-0.B24 deps=2
	producer: [, , , bias-0(annId=88):OP_COMPLETED, pdp-0(annId=151):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=216):OP_COMPLETED, , , pdp-0(annId=153):OP_PROGRAMMED, , , , , , ]
annId=153 node=pdp-0.B25 deps=2
	producer: [, , , bias-0(annId=89):OP_COMPLETED, pdp-0(annId=152):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=217):OP_COMPLETED, , , pdp-0(annId=154):OP_PROGRAMMED, , , , , , ]
annId=154 node=pdp-0.B26 deps=2
	producer: [, , , bias-0(annId=90):OP_COMPLETED, pdp-0(annId=153):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=218):OP_COMPLETED, , , pdp-0(annId=155):OP_PROGRAMMED, , , , , , ]
annId=155 node=pdp-0.B27 deps=2
	producer: [, , , bias-0(annId=91):OP_COMPLETED, pdp-0(annId=154):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=219):OP_COMPLETED, , , pdp-0(annId=156):OP_PROGRAMMED, , , , , , ]
annId=156 node=pdp-0.B28 deps=2
	producer: [, , , bias-0(annId=92):OP_COMPLETED, pdp-0(annId=155):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=220):OP_COMPLETED, , , pdp-0(annId=157):OP_PROGRAMMED, , , , , , ]
annId=157 node=pdp-0.B29 deps=2
	producer: [, , , bias-0(annId=93):OP_COMPLETED, pdp-0(annId=156):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=221):OP_COMPLETED, , , pdp-0(annId=158):OP_PROGRAMMED, , , , , , ]
annId=158 node=pdp-0.B30 deps=2
	producer: [, , , bias-0(annId=94):OP_COMPLETED, pdp-0(annId=157):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=222):OP_COMPLETED, , , pdp-0(annId=159):OP_PROGRAMMED, , , , , , ]
annId=159 node=pdp-0.B31 deps=2
	producer: [, , , bias-0(annId=95):OP_COMPLETED, pdp-0(annId=158):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=223):OP_COMPLETED, , , pdp-0(annId=160):OP_PROGRAMMED, , , , , , ]
annId=160 node=pdp-0.B32 deps=2
	producer: [, , , bias-0(annId=96):OP_COMPLETED, pdp-0(annId=159):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=224):OP_COMPLETED, , , pdp-0(annId=161):OP_PROGRAMMED, , , , , , ]
annId=161 node=pdp-0.B33 deps=2
	producer: [, , , bias-0(annId=97):OP_COMPLETED, pdp-0(annId=160):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=225):OP_COMPLETED, , , pdp-0(annId=162):OP_PROGRAMMED, , , , , , ]
annId=162 node=pdp-0.B34 deps=2
	producer: [, , , bias-0(annId=98):OP_COMPLETED, pdp-0(annId=161):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=226):OP_COMPLETED, , , pdp-0(annId=163):OP_PROGRAMMED, , , , , , ]
annId=163 node=pdp-0.B35 deps=2
	producer: [, , , bias-0(annId=99):OP_COMPLETED, pdp-0(annId=162):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=227):OP_COMPLETED, , , pdp-0(annId=164):OP_PROGRAMMED, , , , , , ]
annId=164 node=pdp-0.B36 deps=2
	producer: [, , , bias-0(annId=100):OP_COMPLETED, pdp-0(annId=163):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=228):OP_COMPLETED, , , pdp-0(annId=165):OP_PROGRAMMED, , , , , , ]
annId=165 node=pdp-0.B37 deps=2
	producer: [, , , bias-0(annId=101):OP_COMPLETED, pdp-0(annId=164):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=229):OP_COMPLETED, , , pdp-0(annId=166):OP_PROGRAMMED, , , , , , ]
annId=166 node=pdp-0.B38 deps=2
	producer: [, , , bias-0(annId=102):OP_COMPLETED, pdp-0(annId=165):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=230):OP_COMPLETED, , , pdp-0(annId=167):OP_PROGRAMMED, , , , , , ]
annId=167 node=pdp-0.B39 deps=2
	producer: [, , , bias-0(annId=103):OP_COMPLETED, pdp-0(annId=166):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=231):OP_COMPLETED, , , pdp-0(annId=168):OP_PROGRAMMED, , , , , , ]
annId=168 node=pdp-0.B40 deps=2
	producer: [, , , bias-0(annId=104):OP_COMPLETED, pdp-0(annId=167):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=232):OP_COMPLETED, , , pdp-0(annId=169):OP_PROGRAMMED, , , , , , ]
annId=169 node=pdp-0.B41 deps=2
	producer: [, , , bias-0(annId=105):OP_COMPLETED, pdp-0(annId=168):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=233):OP_COMPLETED, , , pdp-0(annId=170):OP_PROGRAMMED, , , , , , ]
annId=170 node=pdp-0.B42 deps=2
	producer: [, , , bias-0(annId=106):OP_COMPLETED, pdp-0(annId=169):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=234):OP_COMPLETED, , , pdp-0(annId=171):OP_PROGRAMMED, , , , , , ]
annId=171 node=pdp-0.B43 deps=2
	producer: [, , , bias-0(annId=107):OP_COMPLETED, pdp-0(annId=170):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=235):OP_COMPLETED, , , pdp-0(annId=172):OP_PROGRAMMED, , , , , , ]
annId=172 node=pdp-0.B44 deps=2
	producer: [, , , bias-0(annId=108):OP_COMPLETED, pdp-0(annId=171):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=236):OP_COMPLETED, , , pdp-0(annId=173):OP_PROGRAMMED, , , , , , ]
annId=173 node=pdp-0.B45 deps=2
	producer: [, , , bias-0(annId=109):OP_COMPLETED, pdp-0(annId=172):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=237):OP_COMPLETED, , , pdp-0(annId=174):OP_PROGRAMMED, , , , , , ]
annId=174 node=pdp-0.B46 deps=2
	producer: [, , , bias-0(annId=110):OP_COMPLETED, pdp-0(annId=173):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=238):OP_COMPLETED, , , pdp-0(annId=175):OP_PROGRAMMED, , , , , , ]
annId=175 node=pdp-0.B47 deps=2
	producer: [, , , bias-0(annId=111):OP_COMPLETED, pdp-0(annId=174):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=239):OP_COMPLETED, , , pdp-0(annId=176):OP_PROGRAMMED, , , , , , ]
annId=176 node=pdp-0.B48 deps=2
	producer: [, , , bias-0(annId=112):OP_COMPLETED, pdp-0(annId=175):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=240):OP_COMPLETED, , , pdp-0(annId=177):OP_PROGRAMMED, , , , , , ]
annId=177 node=pdp-0.B49 deps=2
	producer: [, , , bias-0(annId=113):OP_COMPLETED, pdp-0(annId=176):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=241):OP_COMPLETED, , , pdp-0(annId=178):OP_PROGRAMMED, , , , , , ]
annId=178 node=pdp-0.B50 deps=2
	producer: [, , , bias-0(annId=114):OP_COMPLETED, pdp-0(annId=177):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=242):OP_COMPLETED, , , pdp-0(annId=179):OP_PROGRAMMED, , , , , , ]
annId=179 node=pdp-0.B51 deps=2
	producer: [, , , bias-0(annId=115):OP_COMPLETED, pdp-0(annId=178):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=243):OP_COMPLETED, , , pdp-0(annId=180):OP_PROGRAMMED, , , , , , ]
annId=180 node=pdp-0.B52 deps=2
	producer: [, , , bias-0(annId=116):OP_COMPLETED, pdp-0(annId=179):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=244):OP_COMPLETED, , , pdp-0(annId=181):OP_PROGRAMMED, , , , , , ]
annId=181 node=pdp-0.B53 deps=2
	producer: [, , , bias-0(annId=117):OP_COMPLETED, pdp-0(annId=180):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=245):OP_COMPLETED, , , pdp-0(annId=182):OP_PROGRAMMED, , , , , , ]
annId=182 node=pdp-0.B54 deps=2
	producer: [, , , bias-0(annId=118):OP_COMPLETED, pdp-0(annId=181):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=246):OP_COMPLETED, , , pdp-0(annId=183):OP_PROGRAMMED, , , , , , ]
annId=183 node=pdp-0.B55 deps=2
	producer: [, , , bias-0(annId=119):OP_COMPLETED, pdp-0(annId=182):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=247):OP_COMPLETED, , , pdp-0(annId=184):OP_PROGRAMMED, , , , , , ]
annId=184 node=pdp-0.B56 deps=2
	producer: [, , , bias-0(annId=120):OP_COMPLETED, pdp-0(annId=183):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=248):OP_COMPLETED, , , pdp-0(annId=185):OP_PROGRAMMED, , , , , , ]
annId=185 node=pdp-0.B57 deps=2
	producer: [, , , bias-0(annId=121):OP_COMPLETED, pdp-0(annId=184):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=249):OP_COMPLETED, , , pdp-0(annId=186):OP_PROGRAMMED, , , , , , ]
annId=186 node=pdp-0.B58 deps=2
	producer: [, , , bias-0(annId=122):OP_COMPLETED, pdp-0(annId=185):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=250):OP_COMPLETED, , , pdp-0(annId=187):OP_PROGRAMMED, , , , , , ]
annId=187 node=pdp-0.B59 deps=2
	producer: [, , , bias-0(annId=123):OP_COMPLETED, pdp-0(annId=186):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=251):OP_COMPLETED, , , pdp-0(annId=188):OP_PROGRAMMED, , , , , , ]
annId=188 node=pdp-0.B60 deps=2
	producer: [, , , bias-0(annId=124):OP_COMPLETED, pdp-0(annId=187):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=252):OP_COMPLETED, , , pdp-0(annId=189):OP_PROGRAMMED, , , , , , ]
annId=189 node=pdp-0.B61 deps=2
	producer: [, , , bias-0(annId=125):OP_COMPLETED, pdp-0(annId=188):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=253):OP_COMPLETED, , , pdp-0(annId=190):OP_PROGRAMMED, , , , , , ]
annId=190 node=pdp-0.B62 deps=2
	producer: [, , , bias-0(annId=126):OP_COMPLETED, pdp-0(annId=189):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=254):OP_COMPLETED, , , pdp-0(annId=191):OP_PROGRAMMED, , , , , , ]
annId=191 node=pdp-0.B63 deps=2
	producer: [, , , bias-0(annId=127):OP_COMPLETED, pdp-0(annId=190):OP_PROGRAMMED, , , , , , ]
	consumer: [, dc-conv-1(annId=255):OP_COMPLETED, , , pdp-1(annId=320):OP_PROGRAMMED, , , , , , ]
annId=192 node=dc-conv-1.B0 deps=3
	producer: [, dc-conv-0(annId=63):OP_PROGRAMMED, , , pdp-0(annId=128):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=193):OP_PROGRAMMED, , bias-1(annId=256):OP_PROGRAMMED, , , , , , , ]
annId=193 node=dc-conv-1.B1 deps=3
	producer: [, dc-conv-1(annId=192):OP_PROGRAMMED, , , pdp-0(annId=129):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=194):OP_PROGRAMMED, , bias-1(annId=257):OP_PROGRAMMED, , , , , , , ]
annId=194 node=dc-conv-1.B2 deps=3
	producer: [, dc-conv-1(annId=193):OP_PROGRAMMED, , , pdp-0(annId=130):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=195):OP_PROGRAMMED, , bias-1(annId=258):OP_PROGRAMMED, , , , , , , ]
annId=195 node=dc-conv-1.B3 deps=3
	producer: [, dc-conv-1(annId=194):OP_PROGRAMMED, , , pdp-0(annId=131):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=196):OP_PROGRAMMED, , bias-1(annId=259):OP_PROGRAMMED, , , , , , , ]
annId=196 node=dc-conv-1.B4 deps=3
	producer: [, dc-conv-1(annId=195):OP_PROGRAMMED, , , pdp-0(annId=132):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=197):OP_PROGRAMMED, , bias-1(annId=260):OP_PROGRAMMED, , , , , , , ]
annId=197 node=dc-conv-1.B5 deps=3
	producer: [, dc-conv-1(annId=196):OP_PROGRAMMED, , , pdp-0(annId=133):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=198):OP_PROGRAMMED, , bias-1(annId=261):OP_PROGRAMMED, , , , , , , ]
annId=198 node=dc-conv-1.B6 deps=3
	producer: [, dc-conv-1(annId=197):OP_PROGRAMMED, , , pdp-0(annId=134):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=199):OP_PROGRAMMED, , bias-1(annId=262):OP_PROGRAMMED, , , , , , , ]
annId=199 node=dc-conv-1.B7 deps=3
	producer: [, dc-conv-1(annId=198):OP_PROGRAMMED, , , pdp-0(annId=135):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=200):OP_PROGRAMMED, , bias-1(annId=263):OP_PROGRAMMED, , , , , , , ]
annId=200 node=dc-conv-1.B8 deps=3
	producer: [, dc-conv-1(annId=199):OP_PROGRAMMED, , , pdp-0(annId=136):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=201):OP_PROGRAMMED, , bias-1(annId=264):OP_PROGRAMMED, , , , , , , ]
annId=201 node=dc-conv-1.B9 deps=3
	producer: [, dc-conv-1(annId=200):OP_PROGRAMMED, , , pdp-0(annId=137):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=202):OP_PROGRAMMED, , bias-1(annId=265):OP_PROGRAMMED, , , , , , , ]
annId=202 node=dc-conv-1.B10 deps=3
	producer: [, dc-conv-1(annId=201):OP_PROGRAMMED, , , pdp-0(annId=138):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=203):OP_PROGRAMMED, , bias-1(annId=266):OP_PROGRAMMED, , , , , , , ]
annId=203 node=dc-conv-1.B11 deps=3
	producer: [, dc-conv-1(annId=202):OP_PROGRAMMED, , , pdp-0(annId=139):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=204):OP_PROGRAMMED, , bias-1(annId=267):OP_PROGRAMMED, , , , , , , ]
annId=204 node=dc-conv-1.B12 deps=3
	producer: [, dc-conv-1(annId=203):OP_PROGRAMMED, , , pdp-0(annId=140):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=205):OP_PROGRAMMED, , bias-1(annId=268):OP_PROGRAMMED, , , , , , , ]
annId=205 node=dc-conv-1.B13 deps=3
	producer: [, dc-conv-1(annId=204):OP_PROGRAMMED, , , pdp-0(annId=141):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=206):OP_PROGRAMMED, , bias-1(annId=269):OP_PROGRAMMED, , , , , , , ]
annId=206 node=dc-conv-1.B14 deps=3
	producer: [, dc-conv-1(annId=205):OP_PROGRAMMED, , , pdp-0(annId=142):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=207):OP_PROGRAMMED, , bias-1(annId=270):OP_PROGRAMMED, , , , , , , ]
annId=207 node=dc-conv-1.B15 deps=3
	producer: [, dc-conv-1(annId=206):OP_PROGRAMMED, , , pdp-0(annId=143):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=208):OP_PROGRAMMED, , bias-1(annId=271):OP_PROGRAMMED, , , , , , , ]
annId=208 node=dc-conv-1.B16 deps=3
	producer: [, dc-conv-1(annId=207):OP_PROGRAMMED, , , pdp-0(annId=144):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=209):OP_PROGRAMMED, , bias-1(annId=272):OP_PROGRAMMED, , , , , , , ]
annId=209 node=dc-conv-1.B17 deps=3
	producer: [, dc-conv-1(annId=208):OP_PROGRAMMED, , , pdp-0(annId=145):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=210):OP_PROGRAMMED, , bias-1(annId=273):OP_PROGRAMMED, , , , , , , ]
annId=210 node=dc-conv-1.B18 deps=3
	producer: [, dc-conv-1(annId=209):OP_PROGRAMMED, , , pdp-0(annId=146):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=211):OP_PROGRAMMED, , bias-1(annId=274):OP_PROGRAMMED, , , , , , , ]
annId=211 node=dc-conv-1.B19 deps=3
	producer: [, dc-conv-1(annId=210):OP_PROGRAMMED, , , pdp-0(annId=147):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=212):OP_PROGRAMMED, , bias-1(annId=275):OP_PROGRAMMED, , , , , , , ]
annId=212 node=dc-conv-1.B20 deps=3
	producer: [, dc-conv-1(annId=211):OP_PROGRAMMED, , , pdp-0(annId=148):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=213):OP_PROGRAMMED, , bias-1(annId=276):OP_PROGRAMMED, , , , , , , ]
annId=213 node=dc-conv-1.B21 deps=3
	producer: [, dc-conv-1(annId=212):OP_PROGRAMMED, , , pdp-0(annId=149):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=214):OP_PROGRAMMED, , bias-1(annId=277):OP_PROGRAMMED, , , , , , , ]
annId=214 node=dc-conv-1.B22 deps=3
	producer: [, dc-conv-1(annId=213):OP_PROGRAMMED, , , pdp-0(annId=150):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=215):OP_PROGRAMMED, , bias-1(annId=278):OP_PROGRAMMED, , , , , , , ]
annId=215 node=dc-conv-1.B23 deps=3
	producer: [, dc-conv-1(annId=214):OP_PROGRAMMED, , , pdp-0(annId=151):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=216):OP_PROGRAMMED, , bias-1(annId=279):OP_PROGRAMMED, , , , , , , ]
annId=216 node=dc-conv-1.B24 deps=3
	producer: [, dc-conv-1(annId=215):OP_PROGRAMMED, , , pdp-0(annId=152):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=217):OP_PROGRAMMED, , bias-1(annId=280):OP_PROGRAMMED, , , , , , , ]
annId=217 node=dc-conv-1.B25 deps=3
	producer: [, dc-conv-1(annId=216):OP_PROGRAMMED, , , pdp-0(annId=153):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=218):OP_PROGRAMMED, , bias-1(annId=281):OP_PROGRAMMED, , , , , , , ]
annId=218 node=dc-conv-1.B26 deps=3
	producer: [, dc-conv-1(annId=217):OP_PROGRAMMED, , , pdp-0(annId=154):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=219):OP_PROGRAMMED, , bias-1(annId=282):OP_PROGRAMMED, , , , , , , ]
annId=219 node=dc-conv-1.B27 deps=3
	producer: [, dc-conv-1(annId=218):OP_PROGRAMMED, , , pdp-0(annId=155):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=220):OP_PROGRAMMED, , bias-1(annId=283):OP_PROGRAMMED, , , , , , , ]
annId=220 node=dc-conv-1.B28 deps=3
	producer: [, dc-conv-1(annId=219):OP_PROGRAMMED, , , pdp-0(annId=156):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=221):OP_PROGRAMMED, , bias-1(annId=284):OP_PROGRAMMED, , , , , , , ]
annId=221 node=dc-conv-1.B29 deps=3
	producer: [, dc-conv-1(annId=220):OP_PROGRAMMED, , , pdp-0(annId=157):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=222):OP_PROGRAMMED, , bias-1(annId=285):OP_PROGRAMMED, , , , , , , ]
annId=222 node=dc-conv-1.B30 deps=3
	producer: [, dc-conv-1(annId=221):OP_PROGRAMMED, , , pdp-0(annId=158):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=223):OP_PROGRAMMED, , bias-1(annId=286):OP_PROGRAMMED, , , , , , , ]
annId=223 node=dc-conv-1.B31 deps=3
	producer: [, dc-conv-1(annId=222):OP_PROGRAMMED, , , pdp-0(annId=159):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=224):OP_PROGRAMMED, , bias-1(annId=287):OP_PROGRAMMED, , , , , , , ]
annId=224 node=dc-conv-1.B32 deps=3
	producer: [, dc-conv-1(annId=223):OP_PROGRAMMED, , , pdp-0(annId=160):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=225):OP_PROGRAMMED, , bias-1(annId=288):OP_PROGRAMMED, , , , , , , ]
annId=225 node=dc-conv-1.B33 deps=3
	producer: [, dc-conv-1(annId=224):OP_PROGRAMMED, , , pdp-0(annId=161):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=226):OP_PROGRAMMED, , bias-1(annId=289):OP_PROGRAMMED, , , , , , , ]
annId=226 node=dc-conv-1.B34 deps=3
	producer: [, dc-conv-1(annId=225):OP_PROGRAMMED, , , pdp-0(annId=162):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=227):OP_PROGRAMMED, , bias-1(annId=290):OP_PROGRAMMED, , , , , , , ]
annId=227 node=dc-conv-1.B35 deps=3
	producer: [, dc-conv-1(annId=226):OP_PROGRAMMED, , , pdp-0(annId=163):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=228):OP_PROGRAMMED, , bias-1(annId=291):OP_PROGRAMMED, , , , , , , ]
annId=228 node=dc-conv-1.B36 deps=3
	producer: [, dc-conv-1(annId=227):OP_PROGRAMMED, , , pdp-0(annId=164):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=229):OP_PROGRAMMED, , bias-1(annId=292):OP_PROGRAMMED, , , , , , , ]
annId=229 node=dc-conv-1.B37 deps=3
	producer: [, dc-conv-1(annId=228):OP_PROGRAMMED, , , pdp-0(annId=165):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=230):OP_PROGRAMMED, , bias-1(annId=293):OP_PROGRAMMED, , , , , , , ]
annId=230 node=dc-conv-1.B38 deps=3
	producer: [, dc-conv-1(annId=229):OP_PROGRAMMED, , , pdp-0(annId=166):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=231):OP_PROGRAMMED, , bias-1(annId=294):OP_PROGRAMMED, , , , , , , ]
annId=231 node=dc-conv-1.B39 deps=3
	producer: [, dc-conv-1(annId=230):OP_PROGRAMMED, , , pdp-0(annId=167):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=232):OP_PROGRAMMED, , bias-1(annId=295):OP_PROGRAMMED, , , , , , , ]
annId=232 node=dc-conv-1.B40 deps=3
	producer: [, dc-conv-1(annId=231):OP_PROGRAMMED, , , pdp-0(annId=168):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=233):OP_PROGRAMMED, , bias-1(annId=296):OP_PROGRAMMED, , , , , , , ]
annId=233 node=dc-conv-1.B41 deps=3
	producer: [, dc-conv-1(annId=232):OP_PROGRAMMED, , , pdp-0(annId=169):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=234):OP_PROGRAMMED, , bias-1(annId=297):OP_PROGRAMMED, , , , , , , ]
annId=234 node=dc-conv-1.B42 deps=3
	producer: [, dc-conv-1(annId=233):OP_PROGRAMMED, , , pdp-0(annId=170):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=235):OP_PROGRAMMED, , bias-1(annId=298):OP_PROGRAMMED, , , , , , , ]
annId=235 node=dc-conv-1.B43 deps=3
	producer: [, dc-conv-1(annId=234):OP_PROGRAMMED, , , pdp-0(annId=171):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=236):OP_PROGRAMMED, , bias-1(annId=299):OP_PROGRAMMED, , , , , , , ]
annId=236 node=dc-conv-1.B44 deps=3
	producer: [, dc-conv-1(annId=235):OP_PROGRAMMED, , , pdp-0(annId=172):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=237):OP_PROGRAMMED, , bias-1(annId=300):OP_PROGRAMMED, , , , , , , ]
annId=237 node=dc-conv-1.B45 deps=3
	producer: [, dc-conv-1(annId=236):OP_PROGRAMMED, , , pdp-0(annId=173):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=238):OP_PROGRAMMED, , bias-1(annId=301):OP_PROGRAMMED, , , , , , , ]
annId=238 node=dc-conv-1.B46 deps=3
	producer: [, dc-conv-1(annId=237):OP_PROGRAMMED, , , pdp-0(annId=174):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=239):OP_PROGRAMMED, , bias-1(annId=302):OP_PROGRAMMED, , , , , , , ]
annId=239 node=dc-conv-1.B47 deps=3
	producer: [, dc-conv-1(annId=238):OP_PROGRAMMED, , , pdp-0(annId=175):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=240):OP_PROGRAMMED, , bias-1(annId=303):OP_PROGRAMMED, , , , , , , ]
annId=240 node=dc-conv-1.B48 deps=3
	producer: [, dc-conv-1(annId=239):OP_PROGRAMMED, , , pdp-0(annId=176):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=241):OP_PROGRAMMED, , bias-1(annId=304):OP_PROGRAMMED, , , , , , , ]
annId=241 node=dc-conv-1.B49 deps=3
	producer: [, dc-conv-1(annId=240):OP_PROGRAMMED, , , pdp-0(annId=177):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=242):OP_PROGRAMMED, , bias-1(annId=305):OP_PROGRAMMED, , , , , , , ]
annId=242 node=dc-conv-1.B50 deps=3
	producer: [, dc-conv-1(annId=241):OP_PROGRAMMED, , , pdp-0(annId=178):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=243):OP_PROGRAMMED, , bias-1(annId=306):OP_PROGRAMMED, , , , , , , ]
annId=243 node=dc-conv-1.B51 deps=3
	producer: [, dc-conv-1(annId=242):OP_PROGRAMMED, , , pdp-0(annId=179):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=244):OP_PROGRAMMED, , bias-1(annId=307):OP_PROGRAMMED, , , , , , , ]
annId=244 node=dc-conv-1.B52 deps=3
	producer: [, dc-conv-1(annId=243):OP_PROGRAMMED, , , pdp-0(annId=180):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=245):OP_PROGRAMMED, , bias-1(annId=308):OP_PROGRAMMED, , , , , , , ]
annId=245 node=dc-conv-1.B53 deps=3
	producer: [, dc-conv-1(annId=244):OP_PROGRAMMED, , , pdp-0(annId=181):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=246):OP_PROGRAMMED, , bias-1(annId=309):OP_PROGRAMMED, , , , , , , ]
annId=246 node=dc-conv-1.B54 deps=3
	producer: [, dc-conv-1(annId=245):OP_PROGRAMMED, , , pdp-0(annId=182):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=247):OP_PROGRAMMED, , bias-1(annId=310):OP_PROGRAMMED, , , , , , , ]
annId=247 node=dc-conv-1.B55 deps=3
	producer: [, dc-conv-1(annId=246):OP_PROGRAMMED, , , pdp-0(annId=183):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=248):OP_PROGRAMMED, , bias-1(annId=311):OP_PROGRAMMED, , , , , , , ]
annId=248 node=dc-conv-1.B56 deps=3
	producer: [, dc-conv-1(annId=247):OP_PROGRAMMED, , , pdp-0(annId=184):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=249):OP_PROGRAMMED, , bias-1(annId=312):OP_PROGRAMMED, , , , , , , ]
annId=249 node=dc-conv-1.B57 deps=3
	producer: [, dc-conv-1(annId=248):OP_PROGRAMMED, , , pdp-0(annId=185):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=250):OP_PROGRAMMED, , bias-1(annId=313):OP_PROGRAMMED, , , , , , , ]
annId=250 node=dc-conv-1.B58 deps=3
	producer: [, dc-conv-1(annId=249):OP_PROGRAMMED, , , pdp-0(annId=186):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=251):OP_PROGRAMMED, , bias-1(annId=314):OP_PROGRAMMED, , , , , , , ]
annId=251 node=dc-conv-1.B59 deps=3
	producer: [, dc-conv-1(annId=250):OP_PROGRAMMED, , , pdp-0(annId=187):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=252):OP_PROGRAMMED, , bias-1(annId=315):OP_PROGRAMMED, , , , , , , ]
annId=252 node=dc-conv-1.B60 deps=3
	producer: [, dc-conv-1(annId=251):OP_PROGRAMMED, , , pdp-0(annId=188):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=253):OP_PROGRAMMED, , bias-1(annId=316):OP_PROGRAMMED, , , , , , , ]
annId=253 node=dc-conv-1.B61 deps=3
	producer: [, dc-conv-1(annId=252):OP_PROGRAMMED, , , pdp-0(annId=189):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=254):OP_PROGRAMMED, , bias-1(annId=317):OP_PROGRAMMED, , , , , , , ]
annId=254 node=dc-conv-1.B62 deps=3
	producer: [, dc-conv-1(annId=253):OP_PROGRAMMED, , , pdp-0(annId=190):OP_COMPLETED, , , , , , ]
	consumer: [, dc-conv-1(annId=255):OP_PROGRAMMED, , bias-1(annId=318):OP_PROGRAMMED, , , , , , , ]
annId=255 node=dc-conv-1.B63 deps=3
	producer: [, dc-conv-1(annId=254):OP_PROGRAMMED, , , pdp-0(annId=191):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=384):OP_PROGRAMMED, , bias-1(annId=319):OP_PROGRAMMED, , , , , , , ]
annId=256 node=bias-1.B0 deps=2
	producer: [, dc-conv-1(annId=192):OP_PROGRAMMED, , bias-0(annId=127):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=257):OP_PROGRAMMED, pdp-1(annId=320):OP_COMPLETED, , , , , , ]
annId=257 node=bias-1.B1 deps=2
	producer: [, dc-conv-1(annId=193):OP_PROGRAMMED, , bias-1(annId=256):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=258):OP_PROGRAMMED, pdp-1(annId=321):OP_COMPLETED, , , , , , ]
annId=258 node=bias-1.B2 deps=2
	producer: [, dc-conv-1(annId=194):OP_PROGRAMMED, , bias-1(annId=257):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=259):OP_PROGRAMMED, pdp-1(annId=322):OP_COMPLETED, , , , , , ]
annId=259 node=bias-1.B3 deps=2
	producer: [, dc-conv-1(annId=195):OP_PROGRAMMED, , bias-1(annId=258):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=260):OP_PROGRAMMED, pdp-1(annId=323):OP_COMPLETED, , , , , , ]
annId=260 node=bias-1.B4 deps=2
	producer: [, dc-conv-1(annId=196):OP_PROGRAMMED, , bias-1(annId=259):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=261):OP_PROGRAMMED, pdp-1(annId=324):OP_COMPLETED, , , , , , ]
annId=261 node=bias-1.B5 deps=2
	producer: [, dc-conv-1(annId=197):OP_PROGRAMMED, , bias-1(annId=260):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=262):OP_PROGRAMMED, pdp-1(annId=325):OP_COMPLETED, , , , , , ]
annId=262 node=bias-1.B6 deps=2
	producer: [, dc-conv-1(annId=198):OP_PROGRAMMED, , bias-1(annId=261):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=263):OP_PROGRAMMED, pdp-1(annId=326):OP_COMPLETED, , , , , , ]
annId=263 node=bias-1.B7 deps=2
	producer: [, dc-conv-1(annId=199):OP_PROGRAMMED, , bias-1(annId=262):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=264):OP_PROGRAMMED, pdp-1(annId=327):OP_COMPLETED, , , , , , ]
annId=264 node=bias-1.B8 deps=2
	producer: [, dc-conv-1(annId=200):OP_PROGRAMMED, , bias-1(annId=263):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=265):OP_PROGRAMMED, pdp-1(annId=328):OP_COMPLETED, , , , , , ]
annId=265 node=bias-1.B9 deps=2
	producer: [, dc-conv-1(annId=201):OP_PROGRAMMED, , bias-1(annId=264):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=266):OP_PROGRAMMED, pdp-1(annId=329):OP_COMPLETED, , , , , , ]
annId=266 node=bias-1.B10 deps=2
	producer: [, dc-conv-1(annId=202):OP_PROGRAMMED, , bias-1(annId=265):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=267):OP_PROGRAMMED, pdp-1(annId=330):OP_COMPLETED, , , , , , ]
annId=267 node=bias-1.B11 deps=2
	producer: [, dc-conv-1(annId=203):OP_PROGRAMMED, , bias-1(annId=266):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=268):OP_PROGRAMMED, pdp-1(annId=331):OP_COMPLETED, , , , , , ]
annId=268 node=bias-1.B12 deps=2
	producer: [, dc-conv-1(annId=204):OP_PROGRAMMED, , bias-1(annId=267):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=269):OP_PROGRAMMED, pdp-1(annId=332):OP_COMPLETED, , , , , , ]
annId=269 node=bias-1.B13 deps=2
	producer: [, dc-conv-1(annId=205):OP_PROGRAMMED, , bias-1(annId=268):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=270):OP_PROGRAMMED, pdp-1(annId=333):OP_COMPLETED, , , , , , ]
annId=270 node=bias-1.B14 deps=2
	producer: [, dc-conv-1(annId=206):OP_PROGRAMMED, , bias-1(annId=269):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=271):OP_PROGRAMMED, pdp-1(annId=334):OP_COMPLETED, , , , , , ]
annId=271 node=bias-1.B15 deps=2
	producer: [, dc-conv-1(annId=207):OP_PROGRAMMED, , bias-1(annId=270):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=272):OP_PROGRAMMED, pdp-1(annId=335):OP_COMPLETED, , , , , , ]
annId=272 node=bias-1.B16 deps=2
	producer: [, dc-conv-1(annId=208):OP_PROGRAMMED, , bias-1(annId=271):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=273):OP_PROGRAMMED, pdp-1(annId=336):OP_COMPLETED, , , , , , ]
annId=273 node=bias-1.B17 deps=2
	producer: [, dc-conv-1(annId=209):OP_PROGRAMMED, , bias-1(annId=272):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=274):OP_PROGRAMMED, pdp-1(annId=337):OP_COMPLETED, , , , , , ]
annId=274 node=bias-1.B18 deps=2
	producer: [, dc-conv-1(annId=210):OP_PROGRAMMED, , bias-1(annId=273):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=275):OP_PROGRAMMED, pdp-1(annId=338):OP_COMPLETED, , , , , , ]
annId=275 node=bias-1.B19 deps=2
	producer: [, dc-conv-1(annId=211):OP_PROGRAMMED, , bias-1(annId=274):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=276):OP_PROGRAMMED, pdp-1(annId=339):OP_COMPLETED, , , , , , ]
annId=276 node=bias-1.B20 deps=2
	producer: [, dc-conv-1(annId=212):OP_PROGRAMMED, , bias-1(annId=275):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=277):OP_PROGRAMMED, pdp-1(annId=340):OP_COMPLETED, , , , , , ]
annId=277 node=bias-1.B21 deps=2
	producer: [, dc-conv-1(annId=213):OP_PROGRAMMED, , bias-1(annId=276):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=278):OP_PROGRAMMED, pdp-1(annId=341):OP_COMPLETED, , , , , , ]
annId=278 node=bias-1.B22 deps=2
	producer: [, dc-conv-1(annId=214):OP_PROGRAMMED, , bias-1(annId=277):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=279):OP_PROGRAMMED, pdp-1(annId=342):OP_COMPLETED, , , , , , ]
annId=279 node=bias-1.B23 deps=2
	producer: [, dc-conv-1(annId=215):OP_PROGRAMMED, , bias-1(annId=278):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=280):OP_PROGRAMMED, pdp-1(annId=343):OP_COMPLETED, , , , , , ]
annId=280 node=bias-1.B24 deps=2
	producer: [, dc-conv-1(annId=216):OP_PROGRAMMED, , bias-1(annId=279):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=281):OP_PROGRAMMED, pdp-1(annId=344):OP_COMPLETED, , , , , , ]
annId=281 node=bias-1.B25 deps=2
	producer: [, dc-conv-1(annId=217):OP_PROGRAMMED, , bias-1(annId=280):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=282):OP_PROGRAMMED, pdp-1(annId=345):OP_COMPLETED, , , , , , ]
annId=282 node=bias-1.B26 deps=2
	producer: [, dc-conv-1(annId=218):OP_PROGRAMMED, , bias-1(annId=281):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=283):OP_PROGRAMMED, pdp-1(annId=346):OP_COMPLETED, , , , , , ]
annId=283 node=bias-1.B27 deps=2
	producer: [, dc-conv-1(annId=219):OP_PROGRAMMED, , bias-1(annId=282):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=284):OP_PROGRAMMED, pdp-1(annId=347):OP_COMPLETED, , , , , , ]
annId=284 node=bias-1.B28 deps=2
	producer: [, dc-conv-1(annId=220):OP_PROGRAMMED, , bias-1(annId=283):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=285):OP_PROGRAMMED, pdp-1(annId=348):OP_COMPLETED, , , , , , ]
annId=285 node=bias-1.B29 deps=2
	producer: [, dc-conv-1(annId=221):OP_PROGRAMMED, , bias-1(annId=284):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=286):OP_PROGRAMMED, pdp-1(annId=349):OP_COMPLETED, , , , , , ]
annId=286 node=bias-1.B30 deps=2
	producer: [, dc-conv-1(annId=222):OP_PROGRAMMED, , bias-1(annId=285):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=287):OP_PROGRAMMED, pdp-1(annId=350):OP_COMPLETED, , , , , , ]
annId=287 node=bias-1.B31 deps=2
	producer: [, dc-conv-1(annId=223):OP_PROGRAMMED, , bias-1(annId=286):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=288):OP_PROGRAMMED, pdp-1(annId=351):OP_COMPLETED, , , , , , ]
annId=288 node=bias-1.B32 deps=2
	producer: [, dc-conv-1(annId=224):OP_PROGRAMMED, , bias-1(annId=287):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=289):OP_PROGRAMMED, pdp-1(annId=352):OP_COMPLETED, , , , , , ]
annId=289 node=bias-1.B33 deps=2
	producer: [, dc-conv-1(annId=225):OP_PROGRAMMED, , bias-1(annId=288):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=290):OP_PROGRAMMED, pdp-1(annId=353):OP_COMPLETED, , , , , , ]
annId=290 node=bias-1.B34 deps=2
	producer: [, dc-conv-1(annId=226):OP_PROGRAMMED, , bias-1(annId=289):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=291):OP_PROGRAMMED, pdp-1(annId=354):OP_COMPLETED, , , , , , ]
annId=291 node=bias-1.B35 deps=2
	producer: [, dc-conv-1(annId=227):OP_PROGRAMMED, , bias-1(annId=290):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=292):OP_PROGRAMMED, pdp-1(annId=355):OP_COMPLETED, , , , , , ]
annId=292 node=bias-1.B36 deps=2
	producer: [, dc-conv-1(annId=228):OP_PROGRAMMED, , bias-1(annId=291):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=293):OP_PROGRAMMED, pdp-1(annId=356):OP_COMPLETED, , , , , , ]
annId=293 node=bias-1.B37 deps=2
	producer: [, dc-conv-1(annId=229):OP_PROGRAMMED, , bias-1(annId=292):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=294):OP_PROGRAMMED, pdp-1(annId=357):OP_COMPLETED, , , , , , ]
annId=294 node=bias-1.B38 deps=2
	producer: [, dc-conv-1(annId=230):OP_PROGRAMMED, , bias-1(annId=293):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=295):OP_PROGRAMMED, pdp-1(annId=358):OP_COMPLETED, , , , , , ]
annId=295 node=bias-1.B39 deps=2
	producer: [, dc-conv-1(annId=231):OP_PROGRAMMED, , bias-1(annId=294):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=296):OP_PROGRAMMED, pdp-1(annId=359):OP_COMPLETED, , , , , , ]
annId=296 node=bias-1.B40 deps=2
	producer: [, dc-conv-1(annId=232):OP_PROGRAMMED, , bias-1(annId=295):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=297):OP_PROGRAMMED, pdp-1(annId=360):OP_COMPLETED, , , , , , ]
annId=297 node=bias-1.B41 deps=2
	producer: [, dc-conv-1(annId=233):OP_PROGRAMMED, , bias-1(annId=296):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=298):OP_PROGRAMMED, pdp-1(annId=361):OP_COMPLETED, , , , , , ]
annId=298 node=bias-1.B42 deps=2
	producer: [, dc-conv-1(annId=234):OP_PROGRAMMED, , bias-1(annId=297):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=299):OP_PROGRAMMED, pdp-1(annId=362):OP_COMPLETED, , , , , , ]
annId=299 node=bias-1.B43 deps=2
	producer: [, dc-conv-1(annId=235):OP_PROGRAMMED, , bias-1(annId=298):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=300):OP_PROGRAMMED, pdp-1(annId=363):OP_COMPLETED, , , , , , ]
annId=300 node=bias-1.B44 deps=2
	producer: [, dc-conv-1(annId=236):OP_PROGRAMMED, , bias-1(annId=299):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=301):OP_PROGRAMMED, pdp-1(annId=364):OP_COMPLETED, , , , , , ]
annId=301 node=bias-1.B45 deps=2
	producer: [, dc-conv-1(annId=237):OP_PROGRAMMED, , bias-1(annId=300):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=302):OP_PROGRAMMED, pdp-1(annId=365):OP_COMPLETED, , , , , , ]
annId=302 node=bias-1.B46 deps=2
	producer: [, dc-conv-1(annId=238):OP_PROGRAMMED, , bias-1(annId=301):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=303):OP_PROGRAMMED, pdp-1(annId=366):OP_COMPLETED, , , , , , ]
annId=303 node=bias-1.B47 deps=2
	producer: [, dc-conv-1(annId=239):OP_PROGRAMMED, , bias-1(annId=302):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=304):OP_PROGRAMMED, pdp-1(annId=367):OP_COMPLETED, , , , , , ]
annId=304 node=bias-1.B48 deps=2
	producer: [, dc-conv-1(annId=240):OP_PROGRAMMED, , bias-1(annId=303):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=305):OP_PROGRAMMED, pdp-1(annId=368):OP_COMPLETED, , , , , , ]
annId=305 node=bias-1.B49 deps=2
	producer: [, dc-conv-1(annId=241):OP_PROGRAMMED, , bias-1(annId=304):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=306):OP_PROGRAMMED, pdp-1(annId=369):OP_COMPLETED, , , , , , ]
annId=306 node=bias-1.B50 deps=2
	producer: [, dc-conv-1(annId=242):OP_PROGRAMMED, , bias-1(annId=305):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=307):OP_PROGRAMMED, pdp-1(annId=370):OP_COMPLETED, , , , , , ]
annId=307 node=bias-1.B51 deps=2
	producer: [, dc-conv-1(annId=243):OP_PROGRAMMED, , bias-1(annId=306):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=308):OP_PROGRAMMED, pdp-1(annId=371):OP_COMPLETED, , , , , , ]
annId=308 node=bias-1.B52 deps=2
	producer: [, dc-conv-1(annId=244):OP_PROGRAMMED, , bias-1(annId=307):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=309):OP_PROGRAMMED, pdp-1(annId=372):OP_COMPLETED, , , , , , ]
annId=309 node=bias-1.B53 deps=2
	producer: [, dc-conv-1(annId=245):OP_PROGRAMMED, , bias-1(annId=308):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=310):OP_PROGRAMMED, pdp-1(annId=373):OP_COMPLETED, , , , , , ]
annId=310 node=bias-1.B54 deps=2
	producer: [, dc-conv-1(annId=246):OP_PROGRAMMED, , bias-1(annId=309):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=311):OP_PROGRAMMED, pdp-1(annId=374):OP_COMPLETED, , , , , , ]
annId=311 node=bias-1.B55 deps=2
	producer: [, dc-conv-1(annId=247):OP_PROGRAMMED, , bias-1(annId=310):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=312):OP_PROGRAMMED, pdp-1(annId=375):OP_COMPLETED, , , , , , ]
annId=312 node=bias-1.B56 deps=2
	producer: [, dc-conv-1(annId=248):OP_PROGRAMMED, , bias-1(annId=311):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=313):OP_PROGRAMMED, pdp-1(annId=376):OP_COMPLETED, , , , , , ]
annId=313 node=bias-1.B57 deps=2
	producer: [, dc-conv-1(annId=249):OP_PROGRAMMED, , bias-1(annId=312):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=314):OP_PROGRAMMED, pdp-1(annId=377):OP_COMPLETED, , , , , , ]
annId=314 node=bias-1.B58 deps=2
	producer: [, dc-conv-1(annId=250):OP_PROGRAMMED, , bias-1(annId=313):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=315):OP_PROGRAMMED, pdp-1(annId=378):OP_COMPLETED, , , , , , ]
annId=315 node=bias-1.B59 deps=2
	producer: [, dc-conv-1(annId=251):OP_PROGRAMMED, , bias-1(annId=314):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=316):OP_PROGRAMMED, pdp-1(annId=379):OP_COMPLETED, , , , , , ]
annId=316 node=bias-1.B60 deps=2
	producer: [, dc-conv-1(annId=252):OP_PROGRAMMED, , bias-1(annId=315):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=317):OP_PROGRAMMED, pdp-1(annId=380):OP_COMPLETED, , , , , , ]
annId=317 node=bias-1.B61 deps=2
	producer: [, dc-conv-1(annId=253):OP_PROGRAMMED, , bias-1(annId=316):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=318):OP_PROGRAMMED, pdp-1(annId=381):OP_COMPLETED, , , , , , ]
annId=318 node=bias-1.B62 deps=2
	producer: [, dc-conv-1(annId=254):OP_PROGRAMMED, , bias-1(annId=317):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-1(annId=319):OP_PROGRAMMED, pdp-1(annId=382):OP_COMPLETED, , , , , , ]
annId=319 node=bias-1.B63 deps=2
	producer: [, dc-conv-1(annId=255):OP_PROGRAMMED, , bias-1(annId=318):OP_PROGRAMMED, , , , , , , ]
	consumer: [, , , bias-2(annId=448):OP_PROGRAMMED, pdp-1(annId=383):OP_COMPLETED, , , , , , ]
annId=320 node=pdp-1.B0 deps=2
	producer: [, , , bias-1(annId=256):OP_COMPLETED, pdp-0(annId=191):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=384):OP_COMPLETED, , , pdp-1(annId=321):OP_PROGRAMMED, , , , , , ]
annId=321 node=pdp-1.B1 deps=2
	producer: [, , , bias-1(annId=257):OP_COMPLETED, pdp-1(annId=320):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=385):OP_COMPLETED, , , pdp-1(annId=322):OP_PROGRAMMED, , , , , , ]
annId=322 node=pdp-1.B2 deps=2
	producer: [, , , bias-1(annId=258):OP_COMPLETED, pdp-1(annId=321):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=386):OP_COMPLETED, , , pdp-1(annId=323):OP_PROGRAMMED, , , , , , ]
annId=323 node=pdp-1.B3 deps=2
	producer: [, , , bias-1(annId=259):OP_COMPLETED, pdp-1(annId=322):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=387):OP_COMPLETED, , , pdp-1(annId=324):OP_PROGRAMMED, , , , , , ]
annId=324 node=pdp-1.B4 deps=2
	producer: [, , , bias-1(annId=260):OP_COMPLETED, pdp-1(annId=323):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=388):OP_COMPLETED, , , pdp-1(annId=325):OP_PROGRAMMED, , , , , , ]
annId=325 node=pdp-1.B5 deps=2
	producer: [, , , bias-1(annId=261):OP_COMPLETED, pdp-1(annId=324):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=389):OP_COMPLETED, , , pdp-1(annId=326):OP_PROGRAMMED, , , , , , ]
annId=326 node=pdp-1.B6 deps=2
	producer: [, , , bias-1(annId=262):OP_COMPLETED, pdp-1(annId=325):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=390):OP_COMPLETED, , , pdp-1(annId=327):OP_PROGRAMMED, , , , , , ]
annId=327 node=pdp-1.B7 deps=2
	producer: [, , , bias-1(annId=263):OP_COMPLETED, pdp-1(annId=326):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=391):OP_COMPLETED, , , pdp-1(annId=328):OP_PROGRAMMED, , , , , , ]
annId=328 node=pdp-1.B8 deps=2
	producer: [, , , bias-1(annId=264):OP_COMPLETED, pdp-1(annId=327):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=392):OP_COMPLETED, , , pdp-1(annId=329):OP_PROGRAMMED, , , , , , ]
annId=329 node=pdp-1.B9 deps=2
	producer: [, , , bias-1(annId=265):OP_COMPLETED, pdp-1(annId=328):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=393):OP_COMPLETED, , , pdp-1(annId=330):OP_PROGRAMMED, , , , , , ]
annId=330 node=pdp-1.B10 deps=2
	producer: [, , , bias-1(annId=266):OP_COMPLETED, pdp-1(annId=329):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=394):OP_COMPLETED, , , pdp-1(annId=331):OP_PROGRAMMED, , , , , , ]
annId=331 node=pdp-1.B11 deps=2
	producer: [, , , bias-1(annId=267):OP_COMPLETED, pdp-1(annId=330):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=395):OP_COMPLETED, , , pdp-1(annId=332):OP_PROGRAMMED, , , , , , ]
annId=332 node=pdp-1.B12 deps=2
	producer: [, , , bias-1(annId=268):OP_COMPLETED, pdp-1(annId=331):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=396):OP_COMPLETED, , , pdp-1(annId=333):OP_PROGRAMMED, , , , , , ]
annId=333 node=pdp-1.B13 deps=2
	producer: [, , , bias-1(annId=269):OP_COMPLETED, pdp-1(annId=332):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=397):OP_COMPLETED, , , pdp-1(annId=334):OP_PROGRAMMED, , , , , , ]
annId=334 node=pdp-1.B14 deps=2
	producer: [, , , bias-1(annId=270):OP_COMPLETED, pdp-1(annId=333):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=398):OP_COMPLETED, , , pdp-1(annId=335):OP_PROGRAMMED, , , , , , ]
annId=335 node=pdp-1.B15 deps=2
	producer: [, , , bias-1(annId=271):OP_COMPLETED, pdp-1(annId=334):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=399):OP_COMPLETED, , , pdp-1(annId=336):OP_PROGRAMMED, , , , , , ]
annId=336 node=pdp-1.B16 deps=2
	producer: [, , , bias-1(annId=272):OP_COMPLETED, pdp-1(annId=335):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=400):OP_COMPLETED, , , pdp-1(annId=337):OP_PROGRAMMED, , , , , , ]
annId=337 node=pdp-1.B17 deps=2
	producer: [, , , bias-1(annId=273):OP_COMPLETED, pdp-1(annId=336):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=401):OP_COMPLETED, , , pdp-1(annId=338):OP_PROGRAMMED, , , , , , ]
annId=338 node=pdp-1.B18 deps=2
	producer: [, , , bias-1(annId=274):OP_COMPLETED, pdp-1(annId=337):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=402):OP_COMPLETED, , , pdp-1(annId=339):OP_PROGRAMMED, , , , , , ]
annId=339 node=pdp-1.B19 deps=2
	producer: [, , , bias-1(annId=275):OP_COMPLETED, pdp-1(annId=338):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=403):OP_COMPLETED, , , pdp-1(annId=340):OP_PROGRAMMED, , , , , , ]
annId=340 node=pdp-1.B20 deps=2
	producer: [, , , bias-1(annId=276):OP_COMPLETED, pdp-1(annId=339):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=404):OP_COMPLETED, , , pdp-1(annId=341):OP_PROGRAMMED, , , , , , ]
annId=341 node=pdp-1.B21 deps=2
	producer: [, , , bias-1(annId=277):OP_COMPLETED, pdp-1(annId=340):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=405):OP_COMPLETED, , , pdp-1(annId=342):OP_PROGRAMMED, , , , , , ]
annId=342 node=pdp-1.B22 deps=2
	producer: [, , , bias-1(annId=278):OP_COMPLETED, pdp-1(annId=341):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=406):OP_COMPLETED, , , pdp-1(annId=343):OP_PROGRAMMED, , , , , , ]
annId=343 node=pdp-1.B23 deps=2
	producer: [, , , bias-1(annId=279):OP_COMPLETED, pdp-1(annId=342):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=407):OP_COMPLETED, , , pdp-1(annId=344):OP_PROGRAMMED, , , , , , ]
annId=344 node=pdp-1.B24 deps=2
	producer: [, , , bias-1(annId=280):OP_COMPLETED, pdp-1(annId=343):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=408):OP_COMPLETED, , , pdp-1(annId=345):OP_PROGRAMMED, , , , , , ]
annId=345 node=pdp-1.B25 deps=2
	producer: [, , , bias-1(annId=281):OP_COMPLETED, pdp-1(annId=344):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=409):OP_COMPLETED, , , pdp-1(annId=346):OP_PROGRAMMED, , , , , , ]
annId=346 node=pdp-1.B26 deps=2
	producer: [, , , bias-1(annId=282):OP_COMPLETED, pdp-1(annId=345):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=410):OP_COMPLETED, , , pdp-1(annId=347):OP_PROGRAMMED, , , , , , ]
annId=347 node=pdp-1.B27 deps=2
	producer: [, , , bias-1(annId=283):OP_COMPLETED, pdp-1(annId=346):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=411):OP_COMPLETED, , , pdp-1(annId=348):OP_PROGRAMMED, , , , , , ]
annId=348 node=pdp-1.B28 deps=2
	producer: [, , , bias-1(annId=284):OP_COMPLETED, pdp-1(annId=347):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=412):OP_COMPLETED, , , pdp-1(annId=349):OP_PROGRAMMED, , , , , , ]
annId=349 node=pdp-1.B29 deps=2
	producer: [, , , bias-1(annId=285):OP_COMPLETED, pdp-1(annId=348):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=413):OP_COMPLETED, , , pdp-1(annId=350):OP_PROGRAMMED, , , , , , ]
annId=350 node=pdp-1.B30 deps=2
	producer: [, , , bias-1(annId=286):OP_COMPLETED, pdp-1(annId=349):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=414):OP_COMPLETED, , , pdp-1(annId=351):OP_PROGRAMMED, , , , , , ]
annId=351 node=pdp-1.B31 deps=2
	producer: [, , , bias-1(annId=287):OP_COMPLETED, pdp-1(annId=350):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=415):OP_COMPLETED, , , pdp-1(annId=352):OP_PROGRAMMED, , , , , , ]
annId=352 node=pdp-1.B32 deps=2
	producer: [, , , bias-1(annId=288):OP_COMPLETED, pdp-1(annId=351):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=416):OP_COMPLETED, , , pdp-1(annId=353):OP_PROGRAMMED, , , , , , ]
annId=353 node=pdp-1.B33 deps=2
	producer: [, , , bias-1(annId=289):OP_COMPLETED, pdp-1(annId=352):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=417):OP_COMPLETED, , , pdp-1(annId=354):OP_PROGRAMMED, , , , , , ]
annId=354 node=pdp-1.B34 deps=2
	producer: [, , , bias-1(annId=290):OP_COMPLETED, pdp-1(annId=353):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=418):OP_COMPLETED, , , pdp-1(annId=355):OP_PROGRAMMED, , , , , , ]
annId=355 node=pdp-1.B35 deps=2
	producer: [, , , bias-1(annId=291):OP_COMPLETED, pdp-1(annId=354):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=419):OP_COMPLETED, , , pdp-1(annId=356):OP_PROGRAMMED, , , , , , ]
annId=356 node=pdp-1.B36 deps=2
	producer: [, , , bias-1(annId=292):OP_COMPLETED, pdp-1(annId=355):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=420):OP_COMPLETED, , , pdp-1(annId=357):OP_PROGRAMMED, , , , , , ]
annId=357 node=pdp-1.B37 deps=2
	producer: [, , , bias-1(annId=293):OP_COMPLETED, pdp-1(annId=356):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=421):OP_COMPLETED, , , pdp-1(annId=358):OP_PROGRAMMED, , , , , , ]
annId=358 node=pdp-1.B38 deps=2
	producer: [, , , bias-1(annId=294):OP_COMPLETED, pdp-1(annId=357):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=422):OP_COMPLETED, , , pdp-1(annId=359):OP_PROGRAMMED, , , , , , ]
annId=359 node=pdp-1.B39 deps=2
	producer: [, , , bias-1(annId=295):OP_COMPLETED, pdp-1(annId=358):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=423):OP_COMPLETED, , , pdp-1(annId=360):OP_PROGRAMMED, , , , , , ]
annId=360 node=pdp-1.B40 deps=2
	producer: [, , , bias-1(annId=296):OP_COMPLETED, pdp-1(annId=359):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=424):OP_COMPLETED, , , pdp-1(annId=361):OP_PROGRAMMED, , , , , , ]
annId=361 node=pdp-1.B41 deps=2
	producer: [, , , bias-1(annId=297):OP_COMPLETED, pdp-1(annId=360):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=425):OP_COMPLETED, , , pdp-1(annId=362):OP_PROGRAMMED, , , , , , ]
annId=362 node=pdp-1.B42 deps=2
	producer: [, , , bias-1(annId=298):OP_COMPLETED, pdp-1(annId=361):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=426):OP_COMPLETED, , , pdp-1(annId=363):OP_PROGRAMMED, , , , , , ]
annId=363 node=pdp-1.B43 deps=2
	producer: [, , , bias-1(annId=299):OP_COMPLETED, pdp-1(annId=362):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=427):OP_COMPLETED, , , pdp-1(annId=364):OP_PROGRAMMED, , , , , , ]
annId=364 node=pdp-1.B44 deps=2
	producer: [, , , bias-1(annId=300):OP_COMPLETED, pdp-1(annId=363):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=428):OP_COMPLETED, , , pdp-1(annId=365):OP_PROGRAMMED, , , , , , ]
annId=365 node=pdp-1.B45 deps=2
	producer: [, , , bias-1(annId=301):OP_COMPLETED, pdp-1(annId=364):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=429):OP_COMPLETED, , , pdp-1(annId=366):OP_PROGRAMMED, , , , , , ]
annId=366 node=pdp-1.B46 deps=2
	producer: [, , , bias-1(annId=302):OP_COMPLETED, pdp-1(annId=365):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=430):OP_COMPLETED, , , pdp-1(annId=367):OP_PROGRAMMED, , , , , , ]
annId=367 node=pdp-1.B47 deps=2
	producer: [, , , bias-1(annId=303):OP_COMPLETED, pdp-1(annId=366):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=431):OP_COMPLETED, , , pdp-1(annId=368):OP_PROGRAMMED, , , , , , ]
annId=368 node=pdp-1.B48 deps=2
	producer: [, , , bias-1(annId=304):OP_COMPLETED, pdp-1(annId=367):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=432):OP_COMPLETED, , , pdp-1(annId=369):OP_PROGRAMMED, , , , , , ]
annId=369 node=pdp-1.B49 deps=2
	producer: [, , , bias-1(annId=305):OP_COMPLETED, pdp-1(annId=368):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=433):OP_COMPLETED, , , pdp-1(annId=370):OP_PROGRAMMED, , , , , , ]
annId=370 node=pdp-1.B50 deps=2
	producer: [, , , bias-1(annId=306):OP_COMPLETED, pdp-1(annId=369):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=434):OP_COMPLETED, , , pdp-1(annId=371):OP_PROGRAMMED, , , , , , ]
annId=371 node=pdp-1.B51 deps=2
	producer: [, , , bias-1(annId=307):OP_COMPLETED, pdp-1(annId=370):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=435):OP_COMPLETED, , , pdp-1(annId=372):OP_PROGRAMMED, , , , , , ]
annId=372 node=pdp-1.B52 deps=2
	producer: [, , , bias-1(annId=308):OP_COMPLETED, pdp-1(annId=371):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=436):OP_COMPLETED, , , pdp-1(annId=373):OP_PROGRAMMED, , , , , , ]
annId=373 node=pdp-1.B53 deps=2
	producer: [, , , bias-1(annId=309):OP_COMPLETED, pdp-1(annId=372):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=437):OP_COMPLETED, , , pdp-1(annId=374):OP_PROGRAMMED, , , , , , ]
annId=374 node=pdp-1.B54 deps=2
	producer: [, , , bias-1(annId=310):OP_COMPLETED, pdp-1(annId=373):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=438):OP_COMPLETED, , , pdp-1(annId=375):OP_PROGRAMMED, , , , , , ]
annId=375 node=pdp-1.B55 deps=2
	producer: [, , , bias-1(annId=311):OP_COMPLETED, pdp-1(annId=374):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=439):OP_COMPLETED, , , pdp-1(annId=376):OP_PROGRAMMED, , , , , , ]
annId=376 node=pdp-1.B56 deps=2
	producer: [, , , bias-1(annId=312):OP_COMPLETED, pdp-1(annId=375):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=440):OP_COMPLETED, , , pdp-1(annId=377):OP_PROGRAMMED, , , , , , ]
annId=377 node=pdp-1.B57 deps=2
	producer: [, , , bias-1(annId=313):OP_COMPLETED, pdp-1(annId=376):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=441):OP_COMPLETED, , , pdp-1(annId=378):OP_PROGRAMMED, , , , , , ]
annId=378 node=pdp-1.B58 deps=2
	producer: [, , , bias-1(annId=314):OP_COMPLETED, pdp-1(annId=377):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=442):OP_COMPLETED, , , pdp-1(annId=379):OP_PROGRAMMED, , , , , , ]
annId=379 node=pdp-1.B59 deps=2
	producer: [, , , bias-1(annId=315):OP_COMPLETED, pdp-1(annId=378):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=443):OP_COMPLETED, , , pdp-1(annId=380):OP_PROGRAMMED, , , , , , ]
annId=380 node=pdp-1.B60 deps=2
	producer: [, , , bias-1(annId=316):OP_COMPLETED, pdp-1(annId=379):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=444):OP_COMPLETED, , , pdp-1(annId=381):OP_PROGRAMMED, , , , , , ]
annId=381 node=pdp-1.B61 deps=2
	producer: [, , , bias-1(annId=317):OP_COMPLETED, pdp-1(annId=380):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=445):OP_COMPLETED, , , pdp-1(annId=382):OP_PROGRAMMED, , , , , , ]
annId=382 node=pdp-1.B62 deps=2
	producer: [, , , bias-1(annId=318):OP_COMPLETED, pdp-1(annId=381):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=446):OP_COMPLETED, , , pdp-1(annId=383):OP_PROGRAMMED, , , , , , ]
annId=383 node=pdp-1.B63 deps=2
	producer: [, , , bias-1(annId=319):OP_COMPLETED, pdp-1(annId=382):OP_PROGRAMMED, , , , , , ]
	consumer: [, fc-0(annId=447):OP_COMPLETED, , , , , , , , , ]
annId=384 node=fc-0.B0 deps=3
	producer: [, dc-conv-1(annId=255):OP_PROGRAMMED, , , pdp-1(annId=320):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=385):OP_PROGRAMMED, , bias-2(annId=448):OP_PROGRAMMED, , , , , , , ]
annId=385 node=fc-0.B1 deps=3
	producer: [, fc-0(annId=384):OP_PROGRAMMED, , , pdp-1(annId=321):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=386):OP_PROGRAMMED, , bias-2(annId=449):OP_PROGRAMMED, , , , , , , ]
annId=386 node=fc-0.B2 deps=3
	producer: [, fc-0(annId=385):OP_PROGRAMMED, , , pdp-1(annId=322):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=387):OP_PROGRAMMED, , bias-2(annId=450):OP_PROGRAMMED, , , , , , , ]
annId=387 node=fc-0.B3 deps=3
	producer: [, fc-0(annId=386):OP_PROGRAMMED, , , pdp-1(annId=323):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=388):OP_PROGRAMMED, , bias-2(annId=451):OP_PROGRAMMED, , , , , , , ]
annId=388 node=fc-0.B4 deps=3
	producer: [, fc-0(annId=387):OP_PROGRAMMED, , , pdp-1(annId=324):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=389):OP_PROGRAMMED, , bias-2(annId=452):OP_PROGRAMMED, , , , , , , ]
annId=389 node=fc-0.B5 deps=3
	producer: [, fc-0(annId=388):OP_PROGRAMMED, , , pdp-1(annId=325):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=390):OP_PROGRAMMED, , bias-2(annId=453):OP_PROGRAMMED, , , , , , , ]
annId=390 node=fc-0.B6 deps=3
	producer: [, fc-0(annId=389):OP_PROGRAMMED, , , pdp-1(annId=326):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=391):OP_PROGRAMMED, , bias-2(annId=454):OP_PROGRAMMED, , , , , , , ]
annId=391 node=fc-0.B7 deps=3
	producer: [, fc-0(annId=390):OP_PROGRAMMED, , , pdp-1(annId=327):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=392):OP_PROGRAMMED, , bias-2(annId=455):OP_PROGRAMMED, , , , , , , ]
annId=392 node=fc-0.B8 deps=3
	producer: [, fc-0(annId=391):OP_PROGRAMMED, , , pdp-1(annId=328):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=393):OP_PROGRAMMED, , bias-2(annId=456):OP_PROGRAMMED, , , , , , , ]
annId=393 node=fc-0.B9 deps=3
	producer: [, fc-0(annId=392):OP_PROGRAMMED, , , pdp-1(annId=329):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=394):OP_PROGRAMMED, , bias-2(annId=457):OP_PROGRAMMED, , , , , , , ]
annId=394 node=fc-0.B10 deps=3
	producer: [, fc-0(annId=393):OP_PROGRAMMED, , , pdp-1(annId=330):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=395):OP_PROGRAMMED, , bias-2(annId=458):OP_PROGRAMMED, , , , , , , ]
annId=395 node=fc-0.B11 deps=3
	producer: [, fc-0(annId=394):OP_PROGRAMMED, , , pdp-1(annId=331):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=396):OP_PROGRAMMED, , bias-2(annId=459):OP_PROGRAMMED, , , , , , , ]
annId=396 node=fc-0.B12 deps=3
	producer: [, fc-0(annId=395):OP_PROGRAMMED, , , pdp-1(annId=332):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=397):OP_PROGRAMMED, , bias-2(annId=460):OP_PROGRAMMED, , , , , , , ]
annId=397 node=fc-0.B13 deps=3
	producer: [, fc-0(annId=396):OP_PROGRAMMED, , , pdp-1(annId=333):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=398):OP_PROGRAMMED, , bias-2(annId=461):OP_PROGRAMMED, , , , , , , ]
annId=398 node=fc-0.B14 deps=3
	producer: [, fc-0(annId=397):OP_PROGRAMMED, , , pdp-1(annId=334):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=399):OP_PROGRAMMED, , bias-2(annId=462):OP_PROGRAMMED, , , , , , , ]
annId=399 node=fc-0.B15 deps=3
	producer: [, fc-0(annId=398):OP_PROGRAMMED, , , pdp-1(annId=335):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=400):OP_PROGRAMMED, , bias-2(annId=463):OP_PROGRAMMED, , , , , , , ]
annId=400 node=fc-0.B16 deps=3
	producer: [, fc-0(annId=399):OP_PROGRAMMED, , , pdp-1(annId=336):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=401):OP_PROGRAMMED, , bias-2(annId=464):OP_PROGRAMMED, , , , , , , ]
annId=401 node=fc-0.B17 deps=3
	producer: [, fc-0(annId=400):OP_PROGRAMMED, , , pdp-1(annId=337):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=402):OP_PROGRAMMED, , bias-2(annId=465):OP_PROGRAMMED, , , , , , , ]
annId=402 node=fc-0.B18 deps=3
	producer: [, fc-0(annId=401):OP_PROGRAMMED, , , pdp-1(annId=338):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=403):OP_PROGRAMMED, , bias-2(annId=466):OP_PROGRAMMED, , , , , , , ]
annId=403 node=fc-0.B19 deps=3
	producer: [, fc-0(annId=402):OP_PROGRAMMED, , , pdp-1(annId=339):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=404):OP_PROGRAMMED, , bias-2(annId=467):OP_PROGRAMMED, , , , , , , ]
annId=404 node=fc-0.B20 deps=3
	producer: [, fc-0(annId=403):OP_PROGRAMMED, , , pdp-1(annId=340):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=405):OP_PROGRAMMED, , bias-2(annId=468):OP_PROGRAMMED, , , , , , , ]
annId=405 node=fc-0.B21 deps=3
	producer: [, fc-0(annId=404):OP_PROGRAMMED, , , pdp-1(annId=341):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=406):OP_PROGRAMMED, , bias-2(annId=469):OP_PROGRAMMED, , , , , , , ]
annId=406 node=fc-0.B22 deps=3
	producer: [, fc-0(annId=405):OP_PROGRAMMED, , , pdp-1(annId=342):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=407):OP_PROGRAMMED, , bias-2(annId=470):OP_PROGRAMMED, , , , , , , ]
annId=407 node=fc-0.B23 deps=3
	producer: [, fc-0(annId=406):OP_PROGRAMMED, , , pdp-1(annId=343):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=408):OP_PROGRAMMED, , bias-2(annId=471):OP_PROGRAMMED, , , , , , , ]
annId=408 node=fc-0.B24 deps=3
	producer: [, fc-0(annId=407):OP_PROGRAMMED, , , pdp-1(annId=344):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=409):OP_PROGRAMMED, , bias-2(annId=472):OP_PROGRAMMED, , , , , , , ]
annId=409 node=fc-0.B25 deps=3
	producer: [, fc-0(annId=408):OP_PROGRAMMED, , , pdp-1(annId=345):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=410):OP_PROGRAMMED, , bias-2(annId=473):OP_PROGRAMMED, , , , , , , ]
annId=410 node=fc-0.B26 deps=3
	producer: [, fc-0(annId=409):OP_PROGRAMMED, , , pdp-1(annId=346):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=411):OP_PROGRAMMED, , bias-2(annId=474):OP_PROGRAMMED, , , , , , , ]
annId=411 node=fc-0.B27 deps=3
	producer: [, fc-0(annId=410):OP_PROGRAMMED, , , pdp-1(annId=347):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=412):OP_PROGRAMMED, , bias-2(annId=475):OP_PROGRAMMED, , , , , , , ]
annId=412 node=fc-0.B28 deps=3
	producer: [, fc-0(annId=411):OP_PROGRAMMED, , , pdp-1(annId=348):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=413):OP_PROGRAMMED, , bias-2(annId=476):OP_PROGRAMMED, , , , , , , ]
annId=413 node=fc-0.B29 deps=3
	producer: [, fc-0(annId=412):OP_PROGRAMMED, , , pdp-1(annId=349):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=414):OP_PROGRAMMED, , bias-2(annId=477):OP_PROGRAMMED, , , , , , , ]
annId=414 node=fc-0.B30 deps=3
	producer: [, fc-0(annId=413):OP_PROGRAMMED, , , pdp-1(annId=350):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=415):OP_PROGRAMMED, , bias-2(annId=478):OP_PROGRAMMED, , , , , , , ]
annId=415 node=fc-0.B31 deps=3
	producer: [, fc-0(annId=414):OP_PROGRAMMED, , , pdp-1(annId=351):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=416):OP_PROGRAMMED, , bias-2(annId=479):OP_PROGRAMMED, , , , , , , ]
annId=416 node=fc-0.B32 deps=3
	producer: [, fc-0(annId=415):OP_PROGRAMMED, , , pdp-1(annId=352):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=417):OP_PROGRAMMED, , bias-2(annId=480):OP_PROGRAMMED, , , , , , , ]
annId=417 node=fc-0.B33 deps=3
	producer: [, fc-0(annId=416):OP_PROGRAMMED, , , pdp-1(annId=353):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=418):OP_PROGRAMMED, , bias-2(annId=481):OP_PROGRAMMED, , , , , , , ]
annId=418 node=fc-0.B34 deps=3
	producer: [, fc-0(annId=417):OP_PROGRAMMED, , , pdp-1(annId=354):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=419):OP_PROGRAMMED, , bias-2(annId=482):OP_PROGRAMMED, , , , , , , ]
annId=419 node=fc-0.B35 deps=3
	producer: [, fc-0(annId=418):OP_PROGRAMMED, , , pdp-1(annId=355):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=420):OP_PROGRAMMED, , bias-2(annId=483):OP_PROGRAMMED, , , , , , , ]
annId=420 node=fc-0.B36 deps=3
	producer: [, fc-0(annId=419):OP_PROGRAMMED, , , pdp-1(annId=356):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=421):OP_PROGRAMMED, , bias-2(annId=484):OP_PROGRAMMED, , , , , , , ]
annId=421 node=fc-0.B37 deps=3
	producer: [, fc-0(annId=420):OP_PROGRAMMED, , , pdp-1(annId=357):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=422):OP_PROGRAMMED, , bias-2(annId=485):OP_PROGRAMMED, , , , , , , ]
annId=422 node=fc-0.B38 deps=3
	producer: [, fc-0(annId=421):OP_PROGRAMMED, , , pdp-1(annId=358):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=423):OP_PROGRAMMED, , bias-2(annId=486):OP_PROGRAMMED, , , , , , , ]
annId=423 node=fc-0.B39 deps=3
	producer: [, fc-0(annId=422):OP_PROGRAMMED, , , pdp-1(annId=359):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=424):OP_PROGRAMMED, , bias-2(annId=487):OP_PROGRAMMED, , , , , , , ]
annId=424 node=fc-0.B40 deps=3
	producer: [, fc-0(annId=423):OP_PROGRAMMED, , , pdp-1(annId=360):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=425):OP_PROGRAMMED, , bias-2(annId=488):OP_PROGRAMMED, , , , , , , ]
annId=425 node=fc-0.B41 deps=3
	producer: [, fc-0(annId=424):OP_PROGRAMMED, , , pdp-1(annId=361):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=426):OP_PROGRAMMED, , bias-2(annId=489):OP_PROGRAMMED, , , , , , , ]
annId=426 node=fc-0.B42 deps=3
	producer: [, fc-0(annId=425):OP_PROGRAMMED, , , pdp-1(annId=362):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=427):OP_PROGRAMMED, , bias-2(annId=490):OP_PROGRAMMED, , , , , , , ]
annId=427 node=fc-0.B43 deps=3
	producer: [, fc-0(annId=426):OP_PROGRAMMED, , , pdp-1(annId=363):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=428):OP_PROGRAMMED, , bias-2(annId=491):OP_PROGRAMMED, , , , , , , ]
annId=428 node=fc-0.B44 deps=3
	producer: [, fc-0(annId=427):OP_PROGRAMMED, , , pdp-1(annId=364):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=429):OP_PROGRAMMED, , bias-2(annId=492):OP_PROGRAMMED, , , , , , , ]
annId=429 node=fc-0.B45 deps=3
	producer: [, fc-0(annId=428):OP_PROGRAMMED, , , pdp-1(annId=365):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=430):OP_PROGRAMMED, , bias-2(annId=493):OP_PROGRAMMED, , , , , , , ]
annId=430 node=fc-0.B46 deps=3
	producer: [, fc-0(annId=429):OP_PROGRAMMED, , , pdp-1(annId=366):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=431):OP_PROGRAMMED, , bias-2(annId=494):OP_PROGRAMMED, , , , , , , ]
annId=431 node=fc-0.B47 deps=3
	producer: [, fc-0(annId=430):OP_PROGRAMMED, , , pdp-1(annId=367):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=432):OP_PROGRAMMED, , bias-2(annId=495):OP_PROGRAMMED, , , , , , , ]
annId=432 node=fc-0.B48 deps=3
	producer: [, fc-0(annId=431):OP_PROGRAMMED, , , pdp-1(annId=368):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=433):OP_PROGRAMMED, , bias-2(annId=496):OP_PROGRAMMED, , , , , , , ]
annId=433 node=fc-0.B49 deps=3
	producer: [, fc-0(annId=432):OP_PROGRAMMED, , , pdp-1(annId=369):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=434):OP_PROGRAMMED, , bias-2(annId=497):OP_PROGRAMMED, , , , , , , ]
annId=434 node=fc-0.B50 deps=3
	producer: [, fc-0(annId=433):OP_PROGRAMMED, , , pdp-1(annId=370):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=435):OP_PROGRAMMED, , bias-2(annId=498):OP_PROGRAMMED, , , , , , , ]
annId=435 node=fc-0.B51 deps=3
	producer: [, fc-0(annId=434):OP_PROGRAMMED, , , pdp-1(annId=371):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=436):OP_PROGRAMMED, , bias-2(annId=499):OP_PROGRAMMED, , , , , , , ]
annId=436 node=fc-0.B52 deps=3
	producer: [, fc-0(annId=435):OP_PROGRAMMED, , , pdp-1(annId=372):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=437):OP_PROGRAMMED, , bias-2(annId=500):OP_PROGRAMMED, , , , , , , ]
annId=437 node=fc-0.B53 deps=3
	producer: [, fc-0(annId=436):OP_PROGRAMMED, , , pdp-1(annId=373):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=438):OP_PROGRAMMED, , bias-2(annId=501):OP_PROGRAMMED, , , , , , , ]
annId=438 node=fc-0.B54 deps=3
	producer: [, fc-0(annId=437):OP_PROGRAMMED, , , pdp-1(annId=374):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=439):OP_PROGRAMMED, , bias-2(annId=502):OP_PROGRAMMED, , , , , , , ]
annId=439 node=fc-0.B55 deps=3
	producer: [, fc-0(annId=438):OP_PROGRAMMED, , , pdp-1(annId=375):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=440):OP_PROGRAMMED, , bias-2(annId=503):OP_PROGRAMMED, , , , , , , ]
annId=440 node=fc-0.B56 deps=3
	producer: [, fc-0(annId=439):OP_PROGRAMMED, , , pdp-1(annId=376):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=441):OP_PROGRAMMED, , bias-2(annId=504):OP_PROGRAMMED, , , , , , , ]
annId=441 node=fc-0.B57 deps=3
	producer: [, fc-0(annId=440):OP_PROGRAMMED, , , pdp-1(annId=377):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=442):OP_PROGRAMMED, , bias-2(annId=505):OP_PROGRAMMED, , , , , , , ]
annId=442 node=fc-0.B58 deps=3
	producer: [, fc-0(annId=441):OP_PROGRAMMED, , , pdp-1(annId=378):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=443):OP_PROGRAMMED, , bias-2(annId=506):OP_PROGRAMMED, , , , , , , ]
annId=443 node=fc-0.B59 deps=3
	producer: [, fc-0(annId=442):OP_PROGRAMMED, , , pdp-1(annId=379):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=444):OP_PROGRAMMED, , bias-2(annId=507):OP_PROGRAMMED, , , , , , , ]
annId=444 node=fc-0.B60 deps=3
	producer: [, fc-0(annId=443):OP_PROGRAMMED, , , pdp-1(annId=380):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=445):OP_PROGRAMMED, , bias-2(annId=508):OP_PROGRAMMED, , , , , , , ]
annId=445 node=fc-0.B61 deps=3
	producer: [, fc-0(annId=444):OP_PROGRAMMED, , , pdp-1(annId=381):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=446):OP_PROGRAMMED, , bias-2(annId=509):OP_PROGRAMMED, , , , , , , ]
annId=446 node=fc-0.B62 deps=3
	producer: [, fc-0(annId=445):OP_PROGRAMMED, , , pdp-1(annId=382):OP_COMPLETED, , , , , , ]
	consumer: [, fc-0(annId=447):OP_PROGRAMMED, , bias-2(annId=510):OP_PROGRAMMED, , , , , , , ]
annId=447 node=fc-0.B63 deps=3
	producer: [, fc-0(annId=446):OP_PROGRAMMED, , , pdp-1(annId=383):OP_COMPLETED, , , , , , ]
	consumer: [, fc-1(annId=512):OP_PROGRAMMED, , bias-2(annId=511):OP_PROGRAMMED, , , , , , , ]
annId=448 node=bias-2.B0 deps=2
	producer: [, fc-0(annId=384):OP_PROGRAMMED, , bias-1(annId=319):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=512):OP_COMPLETED, , bias-2(annId=449):OP_PROGRAMMED, , , , , , , ]
annId=449 node=bias-2.B1 deps=2
	producer: [, fc-0(annId=385):OP_PROGRAMMED, , bias-2(annId=448):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=513):OP_COMPLETED, , bias-2(annId=450):OP_PROGRAMMED, , , , , , , ]
annId=450 node=bias-2.B2 deps=2
	producer: [, fc-0(annId=386):OP_PROGRAMMED, , bias-2(annId=449):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=514):OP_COMPLETED, , bias-2(annId=451):OP_PROGRAMMED, , , , , , , ]
annId=451 node=bias-2.B3 deps=2
	producer: [, fc-0(annId=387):OP_PROGRAMMED, , bias-2(annId=450):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=515):OP_COMPLETED, , bias-2(annId=452):OP_PROGRAMMED, , , , , , , ]
annId=452 node=bias-2.B4 deps=2
	producer: [, fc-0(annId=388):OP_PROGRAMMED, , bias-2(annId=451):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=516):OP_COMPLETED, , bias-2(annId=453):OP_PROGRAMMED, , , , , , , ]
annId=453 node=bias-2.B5 deps=2
	producer: [, fc-0(annId=389):OP_PROGRAMMED, , bias-2(annId=452):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=517):OP_COMPLETED, , bias-2(annId=454):OP_PROGRAMMED, , , , , , , ]
annId=454 node=bias-2.B6 deps=2
	producer: [, fc-0(annId=390):OP_PROGRAMMED, , bias-2(annId=453):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=518):OP_COMPLETED, , bias-2(annId=455):OP_PROGRAMMED, , , , , , , ]
annId=455 node=bias-2.B7 deps=2
	producer: [, fc-0(annId=391):OP_PROGRAMMED, , bias-2(annId=454):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=519):OP_COMPLETED, , bias-2(annId=456):OP_PROGRAMMED, , , , , , , ]
annId=456 node=bias-2.B8 deps=2
	producer: [, fc-0(annId=392):OP_PROGRAMMED, , bias-2(annId=455):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=520):OP_COMPLETED, , bias-2(annId=457):OP_PROGRAMMED, , , , , , , ]
annId=457 node=bias-2.B9 deps=2
	producer: [, fc-0(annId=393):OP_PROGRAMMED, , bias-2(annId=456):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=521):OP_COMPLETED, , bias-2(annId=458):OP_PROGRAMMED, , , , , , , ]
annId=458 node=bias-2.B10 deps=2
	producer: [, fc-0(annId=394):OP_PROGRAMMED, , bias-2(annId=457):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=522):OP_COMPLETED, , bias-2(annId=459):OP_PROGRAMMED, , , , , , , ]
annId=459 node=bias-2.B11 deps=2
	producer: [, fc-0(annId=395):OP_PROGRAMMED, , bias-2(annId=458):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=523):OP_COMPLETED, , bias-2(annId=460):OP_PROGRAMMED, , , , , , , ]
annId=460 node=bias-2.B12 deps=2
	producer: [, fc-0(annId=396):OP_PROGRAMMED, , bias-2(annId=459):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=524):OP_COMPLETED, , bias-2(annId=461):OP_PROGRAMMED, , , , , , , ]
annId=461 node=bias-2.B13 deps=2
	producer: [, fc-0(annId=397):OP_PROGRAMMED, , bias-2(annId=460):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=525):OP_COMPLETED, , bias-2(annId=462):OP_PROGRAMMED, , , , , , , ]
annId=462 node=bias-2.B14 deps=2
	producer: [, fc-0(annId=398):OP_PROGRAMMED, , bias-2(annId=461):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=526):OP_COMPLETED, , bias-2(annId=463):OP_PROGRAMMED, , , , , , , ]
annId=463 node=bias-2.B15 deps=2
	producer: [, fc-0(annId=399):OP_PROGRAMMED, , bias-2(annId=462):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=527):OP_COMPLETED, , bias-2(annId=464):OP_PROGRAMMED, , , , , , , ]
annId=464 node=bias-2.B16 deps=2
	producer: [, fc-0(annId=400):OP_PROGRAMMED, , bias-2(annId=463):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=528):OP_COMPLETED, , bias-2(annId=465):OP_PROGRAMMED, , , , , , , ]
annId=465 node=bias-2.B17 deps=2
	producer: [, fc-0(annId=401):OP_PROGRAMMED, , bias-2(annId=464):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=529):OP_COMPLETED, , bias-2(annId=466):OP_PROGRAMMED, , , , , , , ]
annId=466 node=bias-2.B18 deps=2
	producer: [, fc-0(annId=402):OP_PROGRAMMED, , bias-2(annId=465):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=530):OP_COMPLETED, , bias-2(annId=467):OP_PROGRAMMED, , , , , , , ]
annId=467 node=bias-2.B19 deps=2
	producer: [, fc-0(annId=403):OP_PROGRAMMED, , bias-2(annId=466):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=531):OP_COMPLETED, , bias-2(annId=468):OP_PROGRAMMED, , , , , , , ]
annId=468 node=bias-2.B20 deps=2
	producer: [, fc-0(annId=404):OP_PROGRAMMED, , bias-2(annId=467):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=532):OP_COMPLETED, , bias-2(annId=469):OP_PROGRAMMED, , , , , , , ]
annId=469 node=bias-2.B21 deps=2
	producer: [, fc-0(annId=405):OP_PROGRAMMED, , bias-2(annId=468):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=533):OP_COMPLETED, , bias-2(annId=470):OP_PROGRAMMED, , , , , , , ]
annId=470 node=bias-2.B22 deps=2
	producer: [, fc-0(annId=406):OP_PROGRAMMED, , bias-2(annId=469):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=534):OP_COMPLETED, , bias-2(annId=471):OP_PROGRAMMED, , , , , , , ]
annId=471 node=bias-2.B23 deps=2
	producer: [, fc-0(annId=407):OP_PROGRAMMED, , bias-2(annId=470):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=535):OP_COMPLETED, , bias-2(annId=472):OP_PROGRAMMED, , , , , , , ]
annId=472 node=bias-2.B24 deps=2
	producer: [, fc-0(annId=408):OP_PROGRAMMED, , bias-2(annId=471):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=536):OP_COMPLETED, , bias-2(annId=473):OP_PROGRAMMED, , , , , , , ]
annId=473 node=bias-2.B25 deps=2
	producer: [, fc-0(annId=409):OP_PROGRAMMED, , bias-2(annId=472):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=537):OP_COMPLETED, , bias-2(annId=474):OP_PROGRAMMED, , , , , , , ]
annId=474 node=bias-2.B26 deps=2
	producer: [, fc-0(annId=410):OP_PROGRAMMED, , bias-2(annId=473):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=538):OP_COMPLETED, , bias-2(annId=475):OP_PROGRAMMED, , , , , , , ]
annId=475 node=bias-2.B27 deps=2
	producer: [, fc-0(annId=411):OP_PROGRAMMED, , bias-2(annId=474):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=539):OP_COMPLETED, , bias-2(annId=476):OP_PROGRAMMED, , , , , , , ]
annId=476 node=bias-2.B28 deps=2
	producer: [, fc-0(annId=412):OP_PROGRAMMED, , bias-2(annId=475):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=540):OP_COMPLETED, , bias-2(annId=477):OP_PROGRAMMED, , , , , , , ]
annId=477 node=bias-2.B29 deps=2
	producer: [, fc-0(annId=413):OP_PROGRAMMED, , bias-2(annId=476):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=541):OP_COMPLETED, , bias-2(annId=478):OP_PROGRAMMED, , , , , , , ]
annId=478 node=bias-2.B30 deps=2
	producer: [, fc-0(annId=414):OP_PROGRAMMED, , bias-2(annId=477):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=542):OP_COMPLETED, , bias-2(annId=479):OP_PROGRAMMED, , , , , , , ]
annId=479 node=bias-2.B31 deps=2
	producer: [, fc-0(annId=415):OP_PROGRAMMED, , bias-2(annId=478):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=543):OP_COMPLETED, , bias-2(annId=480):OP_PROGRAMMED, , , , , , , ]
annId=480 node=bias-2.B32 deps=2
	producer: [, fc-0(annId=416):OP_PROGRAMMED, , bias-2(annId=479):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=544):OP_COMPLETED, , bias-2(annId=481):OP_PROGRAMMED, , , , , , , ]
annId=481 node=bias-2.B33 deps=2
	producer: [, fc-0(annId=417):OP_PROGRAMMED, , bias-2(annId=480):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=545):OP_COMPLETED, , bias-2(annId=482):OP_PROGRAMMED, , , , , , , ]
annId=482 node=bias-2.B34 deps=2
	producer: [, fc-0(annId=418):OP_PROGRAMMED, , bias-2(annId=481):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=546):OP_COMPLETED, , bias-2(annId=483):OP_PROGRAMMED, , , , , , , ]
annId=483 node=bias-2.B35 deps=2
	producer: [, fc-0(annId=419):OP_PROGRAMMED, , bias-2(annId=482):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=547):OP_COMPLETED, , bias-2(annId=484):OP_PROGRAMMED, , , , , , , ]
annId=484 node=bias-2.B36 deps=2
	producer: [, fc-0(annId=420):OP_PROGRAMMED, , bias-2(annId=483):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=548):OP_COMPLETED, , bias-2(annId=485):OP_PROGRAMMED, , , , , , , ]
annId=485 node=bias-2.B37 deps=2
	producer: [, fc-0(annId=421):OP_PROGRAMMED, , bias-2(annId=484):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=549):OP_COMPLETED, , bias-2(annId=486):OP_PROGRAMMED, , , , , , , ]
annId=486 node=bias-2.B38 deps=2
	producer: [, fc-0(annId=422):OP_PROGRAMMED, , bias-2(annId=485):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=550):OP_COMPLETED, , bias-2(annId=487):OP_PROGRAMMED, , , , , , , ]
annId=487 node=bias-2.B39 deps=2
	producer: [, fc-0(annId=423):OP_PROGRAMMED, , bias-2(annId=486):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=551):OP_COMPLETED, , bias-2(annId=488):OP_PROGRAMMED, , , , , , , ]
annId=488 node=bias-2.B40 deps=2
	producer: [, fc-0(annId=424):OP_PROGRAMMED, , bias-2(annId=487):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=552):OP_COMPLETED, , bias-2(annId=489):OP_PROGRAMMED, , , , , , , ]
annId=489 node=bias-2.B41 deps=2
	producer: [, fc-0(annId=425):OP_PROGRAMMED, , bias-2(annId=488):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=553):OP_COMPLETED, , bias-2(annId=490):OP_PROGRAMMED, , , , , , , ]
annId=490 node=bias-2.B42 deps=2
	producer: [, fc-0(annId=426):OP_PROGRAMMED, , bias-2(annId=489):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=554):OP_COMPLETED, , bias-2(annId=491):OP_PROGRAMMED, , , , , , , ]
annId=491 node=bias-2.B43 deps=2
	producer: [, fc-0(annId=427):OP_PROGRAMMED, , bias-2(annId=490):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=555):OP_COMPLETED, , bias-2(annId=492):OP_PROGRAMMED, , , , , , , ]
annId=492 node=bias-2.B44 deps=2
	producer: [, fc-0(annId=428):OP_PROGRAMMED, , bias-2(annId=491):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=556):OP_COMPLETED, , bias-2(annId=493):OP_PROGRAMMED, , , , , , , ]
annId=493 node=bias-2.B45 deps=2
	producer: [, fc-0(annId=429):OP_PROGRAMMED, , bias-2(annId=492):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=557):OP_COMPLETED, , bias-2(annId=494):OP_PROGRAMMED, , , , , , , ]
annId=494 node=bias-2.B46 deps=2
	producer: [, fc-0(annId=430):OP_PROGRAMMED, , bias-2(annId=493):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=558):OP_COMPLETED, , bias-2(annId=495):OP_PROGRAMMED, , , , , , , ]
annId=495 node=bias-2.B47 deps=2
	producer: [, fc-0(annId=431):OP_PROGRAMMED, , bias-2(annId=494):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=559):OP_COMPLETED, , bias-2(annId=496):OP_PROGRAMMED, , , , , , , ]
annId=496 node=bias-2.B48 deps=2
	producer: [, fc-0(annId=432):OP_PROGRAMMED, , bias-2(annId=495):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=560):OP_COMPLETED, , bias-2(annId=497):OP_PROGRAMMED, , , , , , , ]
annId=497 node=bias-2.B49 deps=2
	producer: [, fc-0(annId=433):OP_PROGRAMMED, , bias-2(annId=496):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=561):OP_COMPLETED, , bias-2(annId=498):OP_PROGRAMMED, , , , , , , ]
annId=498 node=bias-2.B50 deps=2
	producer: [, fc-0(annId=434):OP_PROGRAMMED, , bias-2(annId=497):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=562):OP_COMPLETED, , bias-2(annId=499):OP_PROGRAMMED, , , , , , , ]
annId=499 node=bias-2.B51 deps=2
	producer: [, fc-0(annId=435):OP_PROGRAMMED, , bias-2(annId=498):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=563):OP_COMPLETED, , bias-2(annId=500):OP_PROGRAMMED, , , , , , , ]
annId=500 node=bias-2.B52 deps=2
	producer: [, fc-0(annId=436):OP_PROGRAMMED, , bias-2(annId=499):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=564):OP_COMPLETED, , bias-2(annId=501):OP_PROGRAMMED, , , , , , , ]
annId=501 node=bias-2.B53 deps=2
	producer: [, fc-0(annId=437):OP_PROGRAMMED, , bias-2(annId=500):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=565):OP_COMPLETED, , bias-2(annId=502):OP_PROGRAMMED, , , , , , , ]
annId=502 node=bias-2.B54 deps=2
	producer: [, fc-0(annId=438):OP_PROGRAMMED, , bias-2(annId=501):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=566):OP_COMPLETED, , bias-2(annId=503):OP_PROGRAMMED, , , , , , , ]
annId=503 node=bias-2.B55 deps=2
	producer: [, fc-0(annId=439):OP_PROGRAMMED, , bias-2(annId=502):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=567):OP_COMPLETED, , bias-2(annId=504):OP_PROGRAMMED, , , , , , , ]
annId=504 node=bias-2.B56 deps=2
	producer: [, fc-0(annId=440):OP_PROGRAMMED, , bias-2(annId=503):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=568):OP_COMPLETED, , bias-2(annId=505):OP_PROGRAMMED, , , , , , , ]
annId=505 node=bias-2.B57 deps=2
	producer: [, fc-0(annId=441):OP_PROGRAMMED, , bias-2(annId=504):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=569):OP_COMPLETED, , bias-2(annId=506):OP_PROGRAMMED, , , , , , , ]
annId=506 node=bias-2.B58 deps=2
	producer: [, fc-0(annId=442):OP_PROGRAMMED, , bias-2(annId=505):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=570):OP_COMPLETED, , bias-2(annId=507):OP_PROGRAMMED, , , , , , , ]
annId=507 node=bias-2.B59 deps=2
	producer: [, fc-0(annId=443):OP_PROGRAMMED, , bias-2(annId=506):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=571):OP_COMPLETED, , bias-2(annId=508):OP_PROGRAMMED, , , , , , , ]
annId=508 node=bias-2.B60 deps=2
	producer: [, fc-0(annId=444):OP_PROGRAMMED, , bias-2(annId=507):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=572):OP_COMPLETED, , bias-2(annId=509):OP_PROGRAMMED, , , , , , , ]
annId=509 node=bias-2.B61 deps=2
	producer: [, fc-0(annId=445):OP_PROGRAMMED, , bias-2(annId=508):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=573):OP_COMPLETED, , bias-2(annId=510):OP_PROGRAMMED, , , , , , , ]
annId=510 node=bias-2.B62 deps=2
	producer: [, fc-0(annId=446):OP_PROGRAMMED, , bias-2(annId=509):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=574):OP_COMPLETED, , bias-2(annId=511):OP_PROGRAMMED, , , , , , , ]
annId=511 node=bias-2.B63 deps=2
	producer: [, fc-0(annId=447):OP_PROGRAMMED, , bias-2(annId=510):OP_PROGRAMMED, , , , , , , ]
	consumer: [, fc-1(annId=575):OP_COMPLETED, , bias-3(annId=576):OP_PROGRAMMED, , , , , , , ]
annId=512 node=fc-1.B0 deps=3
	producer: [, fc-0(annId=447):OP_PROGRAMMED, , bias-2(annId=448):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=513):OP_PROGRAMMED, , bias-3(annId=576):OP_PROGRAMMED, , , , , , , ]
annId=513 node=fc-1.B1 deps=3
	producer: [, fc-1(annId=512):OP_PROGRAMMED, , bias-2(annId=449):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=514):OP_PROGRAMMED, , bias-3(annId=577):OP_PROGRAMMED, , , , , , , ]
annId=514 node=fc-1.B2 deps=3
	producer: [, fc-1(annId=513):OP_PROGRAMMED, , bias-2(annId=450):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=515):OP_PROGRAMMED, , bias-3(annId=578):OP_PROGRAMMED, , , , , , , ]
annId=515 node=fc-1.B3 deps=3
	producer: [, fc-1(annId=514):OP_PROGRAMMED, , bias-2(annId=451):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=516):OP_PROGRAMMED, , bias-3(annId=579):OP_PROGRAMMED, , , , , , , ]
annId=516 node=fc-1.B4 deps=3
	producer: [, fc-1(annId=515):OP_PROGRAMMED, , bias-2(annId=452):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=517):OP_PROGRAMMED, , bias-3(annId=580):OP_PROGRAMMED, , , , , , , ]
annId=517 node=fc-1.B5 deps=3
	producer: [, fc-1(annId=516):OP_PROGRAMMED, , bias-2(annId=453):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=518):OP_PROGRAMMED, , bias-3(annId=581):OP_PROGRAMMED, , , , , , , ]
annId=518 node=fc-1.B6 deps=3
	producer: [, fc-1(annId=517):OP_PROGRAMMED, , bias-2(annId=454):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=519):OP_PROGRAMMED, , bias-3(annId=582):OP_PROGRAMMED, , , , , , , ]
annId=519 node=fc-1.B7 deps=3
	producer: [, fc-1(annId=518):OP_PROGRAMMED, , bias-2(annId=455):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=520):OP_PROGRAMMED, , bias-3(annId=583):OP_PROGRAMMED, , , , , , , ]
annId=520 node=fc-1.B8 deps=3
	producer: [, fc-1(annId=519):OP_PROGRAMMED, , bias-2(annId=456):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=521):OP_PROGRAMMED, , bias-3(annId=584):OP_PROGRAMMED, , , , , , , ]
annId=521 node=fc-1.B9 deps=3
	producer: [, fc-1(annId=520):OP_PROGRAMMED, , bias-2(annId=457):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=522):OP_PROGRAMMED, , bias-3(annId=585):OP_PROGRAMMED, , , , , , , ]
annId=522 node=fc-1.B10 deps=3
	producer: [, fc-1(annId=521):OP_PROGRAMMED, , bias-2(annId=458):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=523):OP_PROGRAMMED, , bias-3(annId=586):OP_PROGRAMMED, , , , , , , ]
annId=523 node=fc-1.B11 deps=3
	producer: [, fc-1(annId=522):OP_PROGRAMMED, , bias-2(annId=459):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=524):OP_PROGRAMMED, , bias-3(annId=587):OP_PROGRAMMED, , , , , , , ]
annId=524 node=fc-1.B12 deps=3
	producer: [, fc-1(annId=523):OP_PROGRAMMED, , bias-2(annId=460):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=525):OP_PROGRAMMED, , bias-3(annId=588):OP_PROGRAMMED, , , , , , , ]
annId=525 node=fc-1.B13 deps=3
	producer: [, fc-1(annId=524):OP_PROGRAMMED, , bias-2(annId=461):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=526):OP_PROGRAMMED, , bias-3(annId=589):OP_PROGRAMMED, , , , , , , ]
annId=526 node=fc-1.B14 deps=3
	producer: [, fc-1(annId=525):OP_PROGRAMMED, , bias-2(annId=462):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=527):OP_PROGRAMMED, , bias-3(annId=590):OP_PROGRAMMED, , , , , , , ]
annId=527 node=fc-1.B15 deps=3
	producer: [, fc-1(annId=526):OP_PROGRAMMED, , bias-2(annId=463):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=528):OP_PROGRAMMED, , bias-3(annId=591):OP_PROGRAMMED, , , , , , , ]
annId=528 node=fc-1.B16 deps=3
	producer: [, fc-1(annId=527):OP_PROGRAMMED, , bias-2(annId=464):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=529):OP_PROGRAMMED, , bias-3(annId=592):OP_PROGRAMMED, , , , , , , ]
annId=529 node=fc-1.B17 deps=3
	producer: [, fc-1(annId=528):OP_PROGRAMMED, , bias-2(annId=465):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=530):OP_PROGRAMMED, , bias-3(annId=593):OP_PROGRAMMED, , , , , , , ]
annId=530 node=fc-1.B18 deps=3
	producer: [, fc-1(annId=529):OP_PROGRAMMED, , bias-2(annId=466):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=531):OP_PROGRAMMED, , bias-3(annId=594):OP_PROGRAMMED, , , , , , , ]
annId=531 node=fc-1.B19 deps=3
	producer: [, fc-1(annId=530):OP_PROGRAMMED, , bias-2(annId=467):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=532):OP_PROGRAMMED, , bias-3(annId=595):OP_PROGRAMMED, , , , , , , ]
annId=532 node=fc-1.B20 deps=3
	producer: [, fc-1(annId=531):OP_PROGRAMMED, , bias-2(annId=468):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=533):OP_PROGRAMMED, , bias-3(annId=596):OP_PROGRAMMED, , , , , , , ]
annId=533 node=fc-1.B21 deps=3
	producer: [, fc-1(annId=532):OP_PROGRAMMED, , bias-2(annId=469):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=534):OP_PROGRAMMED, , bias-3(annId=597):OP_PROGRAMMED, , , , , , , ]
annId=534 node=fc-1.B22 deps=3
	producer: [, fc-1(annId=533):OP_PROGRAMMED, , bias-2(annId=470):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=535):OP_PROGRAMMED, , bias-3(annId=598):OP_PROGRAMMED, , , , , , , ]
annId=535 node=fc-1.B23 deps=3
	producer: [, fc-1(annId=534):OP_PROGRAMMED, , bias-2(annId=471):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=536):OP_PROGRAMMED, , bias-3(annId=599):OP_PROGRAMMED, , , , , , , ]
annId=536 node=fc-1.B24 deps=3
	producer: [, fc-1(annId=535):OP_PROGRAMMED, , bias-2(annId=472):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=537):OP_PROGRAMMED, , bias-3(annId=600):OP_PROGRAMMED, , , , , , , ]
annId=537 node=fc-1.B25 deps=3
	producer: [, fc-1(annId=536):OP_PROGRAMMED, , bias-2(annId=473):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=538):OP_PROGRAMMED, , bias-3(annId=601):OP_PROGRAMMED, , , , , , , ]
annId=538 node=fc-1.B26 deps=3
	producer: [, fc-1(annId=537):OP_PROGRAMMED, , bias-2(annId=474):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=539):OP_PROGRAMMED, , bias-3(annId=602):OP_PROGRAMMED, , , , , , , ]
annId=539 node=fc-1.B27 deps=3
	producer: [, fc-1(annId=538):OP_PROGRAMMED, , bias-2(annId=475):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=540):OP_PROGRAMMED, , bias-3(annId=603):OP_PROGRAMMED, , , , , , , ]
annId=540 node=fc-1.B28 deps=3
	producer: [, fc-1(annId=539):OP_PROGRAMMED, , bias-2(annId=476):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=541):OP_PROGRAMMED, , bias-3(annId=604):OP_PROGRAMMED, , , , , , , ]
annId=541 node=fc-1.B29 deps=3
	producer: [, fc-1(annId=540):OP_PROGRAMMED, , bias-2(annId=477):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=542):OP_PROGRAMMED, , bias-3(annId=605):OP_PROGRAMMED, , , , , , , ]
annId=542 node=fc-1.B30 deps=3
	producer: [, fc-1(annId=541):OP_PROGRAMMED, , bias-2(annId=478):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=543):OP_PROGRAMMED, , bias-3(annId=606):OP_PROGRAMMED, , , , , , , ]
annId=543 node=fc-1.B31 deps=3
	producer: [, fc-1(annId=542):OP_PROGRAMMED, , bias-2(annId=479):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=544):OP_PROGRAMMED, , bias-3(annId=607):OP_PROGRAMMED, , , , , , , ]
annId=544 node=fc-1.B32 deps=3
	producer: [, fc-1(annId=543):OP_PROGRAMMED, , bias-2(annId=480):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=545):OP_PROGRAMMED, , bias-3(annId=608):OP_PROGRAMMED, , , , , , , ]
annId=545 node=fc-1.B33 deps=3
	producer: [, fc-1(annId=544):OP_PROGRAMMED, , bias-2(annId=481):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=546):OP_PROGRAMMED, , bias-3(annId=609):OP_PROGRAMMED, , , , , , , ]
annId=546 node=fc-1.B34 deps=3
	producer: [, fc-1(annId=545):OP_PROGRAMMED, , bias-2(annId=482):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=547):OP_PROGRAMMED, , bias-3(annId=610):OP_PROGRAMMED, , , , , , , ]
annId=547 node=fc-1.B35 deps=3
	producer: [, fc-1(annId=546):OP_PROGRAMMED, , bias-2(annId=483):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=548):OP_PROGRAMMED, , bias-3(annId=611):OP_PROGRAMMED, , , , , , , ]
annId=548 node=fc-1.B36 deps=3
	producer: [, fc-1(annId=547):OP_PROGRAMMED, , bias-2(annId=484):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=549):OP_PROGRAMMED, , bias-3(annId=612):OP_PROGRAMMED, , , , , , , ]
annId=549 node=fc-1.B37 deps=3
	producer: [, fc-1(annId=548):OP_PROGRAMMED, , bias-2(annId=485):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=550):OP_PROGRAMMED, , bias-3(annId=613):OP_PROGRAMMED, , , , , , , ]
annId=550 node=fc-1.B38 deps=3
	producer: [, fc-1(annId=549):OP_PROGRAMMED, , bias-2(annId=486):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=551):OP_PROGRAMMED, , bias-3(annId=614):OP_PROGRAMMED, , , , , , , ]
annId=551 node=fc-1.B39 deps=3
	producer: [, fc-1(annId=550):OP_PROGRAMMED, , bias-2(annId=487):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=552):OP_PROGRAMMED, , bias-3(annId=615):OP_PROGRAMMED, , , , , , , ]
annId=552 node=fc-1.B40 deps=3
	producer: [, fc-1(annId=551):OP_PROGRAMMED, , bias-2(annId=488):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=553):OP_PROGRAMMED, , bias-3(annId=616):OP_PROGRAMMED, , , , , , , ]
annId=553 node=fc-1.B41 deps=3
	producer: [, fc-1(annId=552):OP_PROGRAMMED, , bias-2(annId=489):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=554):OP_PROGRAMMED, , bias-3(annId=617):OP_PROGRAMMED, , , , , , , ]
annId=554 node=fc-1.B42 deps=3
	producer: [, fc-1(annId=553):OP_PROGRAMMED, , bias-2(annId=490):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=555):OP_PROGRAMMED, , bias-3(annId=618):OP_PROGRAMMED, , , , , , , ]
annId=555 node=fc-1.B43 deps=3
	producer: [, fc-1(annId=554):OP_PROGRAMMED, , bias-2(annId=491):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=556):OP_PROGRAMMED, , bias-3(annId=619):OP_PROGRAMMED, , , , , , , ]
annId=556 node=fc-1.B44 deps=3
	producer: [, fc-1(annId=555):OP_PROGRAMMED, , bias-2(annId=492):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=557):OP_PROGRAMMED, , bias-3(annId=620):OP_PROGRAMMED, , , , , , , ]
annId=557 node=fc-1.B45 deps=3
	producer: [, fc-1(annId=556):OP_PROGRAMMED, , bias-2(annId=493):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=558):OP_PROGRAMMED, , bias-3(annId=621):OP_PROGRAMMED, , , , , , , ]
annId=558 node=fc-1.B46 deps=3
	producer: [, fc-1(annId=557):OP_PROGRAMMED, , bias-2(annId=494):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=559):OP_PROGRAMMED, , bias-3(annId=622):OP_PROGRAMMED, , , , , , , ]
annId=559 node=fc-1.B47 deps=3
	producer: [, fc-1(annId=558):OP_PROGRAMMED, , bias-2(annId=495):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=560):OP_PROGRAMMED, , bias-3(annId=623):OP_PROGRAMMED, , , , , , , ]
annId=560 node=fc-1.B48 deps=3
	producer: [, fc-1(annId=559):OP_PROGRAMMED, , bias-2(annId=496):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=561):OP_PROGRAMMED, , bias-3(annId=624):OP_PROGRAMMED, , , , , , , ]
annId=561 node=fc-1.B49 deps=3
	producer: [, fc-1(annId=560):OP_PROGRAMMED, , bias-2(annId=497):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=562):OP_PROGRAMMED, , bias-3(annId=625):OP_PROGRAMMED, , , , , , , ]
annId=562 node=fc-1.B50 deps=3
	producer: [, fc-1(annId=561):OP_PROGRAMMED, , bias-2(annId=498):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=563):OP_PROGRAMMED, , bias-3(annId=626):OP_PROGRAMMED, , , , , , , ]
annId=563 node=fc-1.B51 deps=3
	producer: [, fc-1(annId=562):OP_PROGRAMMED, , bias-2(annId=499):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=564):OP_PROGRAMMED, , bias-3(annId=627):OP_PROGRAMMED, , , , , , , ]
annId=564 node=fc-1.B52 deps=3
	producer: [, fc-1(annId=563):OP_PROGRAMMED, , bias-2(annId=500):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=565):OP_PROGRAMMED, , bias-3(annId=628):OP_PROGRAMMED, , , , , , , ]
annId=565 node=fc-1.B53 deps=3
	producer: [, fc-1(annId=564):OP_PROGRAMMED, , bias-2(annId=501):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=566):OP_PROGRAMMED, , bias-3(annId=629):OP_PROGRAMMED, , , , , , , ]
annId=566 node=fc-1.B54 deps=3
	producer: [, fc-1(annId=565):OP_PROGRAMMED, , bias-2(annId=502):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=567):OP_PROGRAMMED, , bias-3(annId=630):OP_PROGRAMMED, , , , , , , ]
annId=567 node=fc-1.B55 deps=3
	producer: [, fc-1(annId=566):OP_PROGRAMMED, , bias-2(annId=503):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=568):OP_PROGRAMMED, , bias-3(annId=631):OP_PROGRAMMED, , , , , , , ]
annId=568 node=fc-1.B56 deps=3
	producer: [, fc-1(annId=567):OP_PROGRAMMED, , bias-2(annId=504):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=569):OP_PROGRAMMED, , bias-3(annId=632):OP_PROGRAMMED, , , , , , , ]
annId=569 node=fc-1.B57 deps=3
	producer: [, fc-1(annId=568):OP_PROGRAMMED, , bias-2(annId=505):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=570):OP_PROGRAMMED, , bias-3(annId=633):OP_PROGRAMMED, , , , , , , ]
annId=570 node=fc-1.B58 deps=3
	producer: [, fc-1(annId=569):OP_PROGRAMMED, , bias-2(annId=506):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=571):OP_PROGRAMMED, , bias-3(annId=634):OP_PROGRAMMED, , , , , , , ]
annId=571 node=fc-1.B59 deps=3
	producer: [, fc-1(annId=570):OP_PROGRAMMED, , bias-2(annId=507):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=572):OP_PROGRAMMED, , bias-3(annId=635):OP_PROGRAMMED, , , , , , , ]
annId=572 node=fc-1.B60 deps=3
	producer: [, fc-1(annId=571):OP_PROGRAMMED, , bias-2(annId=508):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=573):OP_PROGRAMMED, , bias-3(annId=636):OP_PROGRAMMED, , , , , , , ]
annId=573 node=fc-1.B61 deps=3
	producer: [, fc-1(annId=572):OP_PROGRAMMED, , bias-2(annId=509):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=574):OP_PROGRAMMED, , bias-3(annId=637):OP_PROGRAMMED, , , , , , , ]
annId=574 node=fc-1.B62 deps=3
	producer: [, fc-1(annId=573):OP_PROGRAMMED, , bias-2(annId=510):OP_COMPLETED, , , , , , , ]
	consumer: [, fc-1(annId=575):OP_PROGRAMMED, , bias-3(annId=638):OP_PROGRAMMED, , , , , , , ]
annId=575 node=fc-1.B63 deps=3
	producer: [, fc-1(annId=574):OP_PROGRAMMED, , bias-2(annId=511):OP_COMPLETED, , , , , , , ]
	consumer: [, , , bias-3(annId=639):OP_PROGRAMMED, , , , , , , ]
annId=576 node=bias-3.B0 deps=2
	producer: [, fc-1(annId=512):OP_PROGRAMMED, , bias-2(annId=511):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=0):OP_COMPLETED, , , bias-3(annId=577):OP_PROGRAMMED, , , , , , , ]
annId=577 node=bias-3.B1 deps=2
	producer: [, fc-1(annId=513):OP_PROGRAMMED, , bias-3(annId=576):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=1):OP_COMPLETED, , , bias-3(annId=578):OP_PROGRAMMED, , , , , , , ]
annId=578 node=bias-3.B2 deps=2
	producer: [, fc-1(annId=514):OP_PROGRAMMED, , bias-3(annId=577):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=2):OP_COMPLETED, , , bias-3(annId=579):OP_PROGRAMMED, , , , , , , ]
annId=579 node=bias-3.B3 deps=2
	producer: [, fc-1(annId=515):OP_PROGRAMMED, , bias-3(annId=578):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=3):OP_COMPLETED, , , bias-3(annId=580):OP_PROGRAMMED, , , , , , , ]
annId=580 node=bias-3.B4 deps=2
	producer: [, fc-1(annId=516):OP_PROGRAMMED, , bias-3(annId=579):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=4):OP_COMPLETED, , , bias-3(annId=581):OP_PROGRAMMED, , , , , , , ]
annId=581 node=bias-3.B5 deps=2
	producer: [, fc-1(annId=517):OP_PROGRAMMED, , bias-3(annId=580):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=5):OP_COMPLETED, , , bias-3(annId=582):OP_PROGRAMMED, , , , , , , ]
annId=582 node=bias-3.B6 deps=2
	producer: [, fc-1(annId=518):OP_PROGRAMMED, , bias-3(annId=581):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=6):OP_COMPLETED, , , bias-3(annId=583):OP_PROGRAMMED, , , , , , , ]
annId=583 node=bias-3.B7 deps=2
	producer: [, fc-1(annId=519):OP_PROGRAMMED, , bias-3(annId=582):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=7):OP_COMPLETED, , , bias-3(annId=584):OP_PROGRAMMED, , , , , , , ]
annId=584 node=bias-3.B8 deps=2
	producer: [, fc-1(annId=520):OP_PROGRAMMED, , bias-3(annId=583):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=8):OP_COMPLETED, , , bias-3(annId=585):OP_PROGRAMMED, , , , , , , ]
annId=585 node=bias-3.B9 deps=2
	producer: [, fc-1(annId=521):OP_PROGRAMMED, , bias-3(annId=584):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=9):OP_COMPLETED, , , bias-3(annId=586):OP_PROGRAMMED, , , , , , , ]
annId=586 node=bias-3.B10 deps=2
	producer: [, fc-1(annId=522):OP_PROGRAMMED, , bias-3(annId=585):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=10):OP_COMPLETED, , , bias-3(annId=587):OP_PROGRAMMED, , , , , , , ]
annId=587 node=bias-3.B11 deps=2
	producer: [, fc-1(annId=523):OP_PROGRAMMED, , bias-3(annId=586):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=11):OP_COMPLETED, , , bias-3(annId=588):OP_PROGRAMMED, , , , , , , ]
annId=588 node=bias-3.B12 deps=2
	producer: [, fc-1(annId=524):OP_PROGRAMMED, , bias-3(annId=587):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=12):OP_COMPLETED, , , bias-3(annId=589):OP_PROGRAMMED, , , , , , , ]
annId=589 node=bias-3.B13 deps=2
	producer: [, fc-1(annId=525):OP_PROGRAMMED, , bias-3(annId=588):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=13):OP_COMPLETED, , , bias-3(annId=590):OP_PROGRAMMED, , , , , , , ]
annId=590 node=bias-3.B14 deps=2
	producer: [, fc-1(annId=526):OP_PROGRAMMED, , bias-3(annId=589):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=14):OP_COMPLETED, , , bias-3(annId=591):OP_PROGRAMMED, , , , , , , ]
annId=591 node=bias-3.B15 deps=2
	producer: [, fc-1(annId=527):OP_PROGRAMMED, , bias-3(annId=590):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=15):OP_COMPLETED, , , bias-3(annId=592):OP_PROGRAMMED, , , , , , , ]
annId=592 node=bias-3.B16 deps=2
	producer: [, fc-1(annId=528):OP_PROGRAMMED, , bias-3(annId=591):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=16):OP_COMPLETED, , , bias-3(annId=593):OP_PROGRAMMED, , , , , , , ]
annId=593 node=bias-3.B17 deps=2
	producer: [, fc-1(annId=529):OP_PROGRAMMED, , bias-3(annId=592):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=17):OP_COMPLETED, , , bias-3(annId=594):OP_PROGRAMMED, , , , , , , ]
annId=594 node=bias-3.B18 deps=2
	producer: [, fc-1(annId=530):OP_PROGRAMMED, , bias-3(annId=593):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=18):OP_COMPLETED, , , bias-3(annId=595):OP_PROGRAMMED, , , , , , , ]
annId=595 node=bias-3.B19 deps=2
	producer: [, fc-1(annId=531):OP_PROGRAMMED, , bias-3(annId=594):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=19):OP_COMPLETED, , , bias-3(annId=596):OP_PROGRAMMED, , , , , , , ]
annId=596 node=bias-3.B20 deps=2
	producer: [, fc-1(annId=532):OP_PROGRAMMED, , bias-3(annId=595):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=20):OP_COMPLETED, , , bias-3(annId=597):OP_PROGRAMMED, , , , , , , ]
annId=597 node=bias-3.B21 deps=2
	producer: [, fc-1(annId=533):OP_PROGRAMMED, , bias-3(annId=596):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=21):OP_COMPLETED, , , bias-3(annId=598):OP_PROGRAMMED, , , , , , , ]
annId=598 node=bias-3.B22 deps=2
	producer: [, fc-1(annId=534):OP_PROGRAMMED, , bias-3(annId=597):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=22):OP_COMPLETED, , , bias-3(annId=599):OP_PROGRAMMED, , , , , , , ]
annId=599 node=bias-3.B23 deps=2
	producer: [, fc-1(annId=535):OP_PROGRAMMED, , bias-3(annId=598):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=23):OP_COMPLETED, , , bias-3(annId=600):OP_PROGRAMMED, , , , , , , ]
annId=600 node=bias-3.B24 deps=2
	producer: [, fc-1(annId=536):OP_PROGRAMMED, , bias-3(annId=599):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=24):OP_COMPLETED, , , bias-3(annId=601):OP_PROGRAMMED, , , , , , , ]
annId=601 node=bias-3.B25 deps=2
	producer: [, fc-1(annId=537):OP_PROGRAMMED, , bias-3(annId=600):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=25):OP_COMPLETED, , , bias-3(annId=602):OP_PROGRAMMED, , , , , , , ]
annId=602 node=bias-3.B26 deps=2
	producer: [, fc-1(annId=538):OP_PROGRAMMED, , bias-3(annId=601):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=26):OP_COMPLETED, , , bias-3(annId=603):OP_PROGRAMMED, , , , , , , ]
annId=603 node=bias-3.B27 deps=2
	producer: [, fc-1(annId=539):OP_PROGRAMMED, , bias-3(annId=602):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=27):OP_COMPLETED, , , bias-3(annId=604):OP_PROGRAMMED, , , , , , , ]
annId=604 node=bias-3.B28 deps=2
	producer: [, fc-1(annId=540):OP_PROGRAMMED, , bias-3(annId=603):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=28):OP_COMPLETED, , , bias-3(annId=605):OP_PROGRAMMED, , , , , , , ]
annId=605 node=bias-3.B29 deps=2
	producer: [, fc-1(annId=541):OP_PROGRAMMED, , bias-3(annId=604):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=29):OP_COMPLETED, , , bias-3(annId=606):OP_PROGRAMMED, , , , , , , ]
annId=606 node=bias-3.B30 deps=2
	producer: [, fc-1(annId=542):OP_PROGRAMMED, , bias-3(annId=605):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=30):OP_COMPLETED, , , bias-3(annId=607):OP_PROGRAMMED, , , , , , , ]
annId=607 node=bias-3.B31 deps=2
	producer: [, fc-1(annId=543):OP_PROGRAMMED, , bias-3(annId=606):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=31):OP_COMPLETED, , , bias-3(annId=608):OP_PROGRAMMED, , , , , , , ]
annId=608 node=bias-3.B32 deps=2
	producer: [, fc-1(annId=544):OP_PROGRAMMED, , bias-3(annId=607):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=32):OP_COMPLETED, , , bias-3(annId=609):OP_PROGRAMMED, , , , , , , ]
annId=609 node=bias-3.B33 deps=2
	producer: [, fc-1(annId=545):OP_PROGRAMMED, , bias-3(annId=608):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=33):OP_COMPLETED, , , bias-3(annId=610):OP_PROGRAMMED, , , , , , , ]
annId=610 node=bias-3.B34 deps=2
	producer: [, fc-1(annId=546):OP_PROGRAMMED, , bias-3(annId=609):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=34):OP_COMPLETED, , , bias-3(annId=611):OP_PROGRAMMED, , , , , , , ]
annId=611 node=bias-3.B35 deps=2
	producer: [, fc-1(annId=547):OP_PROGRAMMED, , bias-3(annId=610):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=35):OP_COMPLETED, , , bias-3(annId=612):OP_PROGRAMMED, , , , , , , ]
annId=612 node=bias-3.B36 deps=2
	producer: [, fc-1(annId=548):OP_PROGRAMMED, , bias-3(annId=611):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=36):OP_COMPLETED, , , bias-3(annId=613):OP_PROGRAMMED, , , , , , , ]
annId=613 node=bias-3.B37 deps=2
	producer: [, fc-1(annId=549):OP_PROGRAMMED, , bias-3(annId=612):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=37):OP_COMPLETED, , , bias-3(annId=614):OP_PROGRAMMED, , , , , , , ]
annId=614 node=bias-3.B38 deps=2
	producer: [, fc-1(annId=550):OP_PROGRAMMED, , bias-3(annId=613):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=38):OP_COMPLETED, , , bias-3(annId=615):OP_PROGRAMMED, , , , , , , ]
annId=615 node=bias-3.B39 deps=2
	producer: [, fc-1(annId=551):OP_PROGRAMMED, , bias-3(annId=614):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=39):OP_COMPLETED, , , bias-3(annId=616):OP_PROGRAMMED, , , , , , , ]
annId=616 node=bias-3.B40 deps=2
	producer: [, fc-1(annId=552):OP_PROGRAMMED, , bias-3(annId=615):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=40):OP_COMPLETED, , , bias-3(annId=617):OP_PROGRAMMED, , , , , , , ]
annId=617 node=bias-3.B41 deps=2
	producer: [, fc-1(annId=553):OP_PROGRAMMED, , bias-3(annId=616):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=41):OP_COMPLETED, , , bias-3(annId=618):OP_PROGRAMMED, , , , , , , ]
annId=618 node=bias-3.B42 deps=2
	producer: [, fc-1(annId=554):OP_PROGRAMMED, , bias-3(annId=617):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=42):OP_COMPLETED, , , bias-3(annId=619):OP_PROGRAMMED, , , , , , , ]
annId=619 node=bias-3.B43 deps=2
	producer: [, fc-1(annId=555):OP_PROGRAMMED, , bias-3(annId=618):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=43):OP_COMPLETED, , , bias-3(annId=620):OP_PROGRAMMED, , , , , , , ]
annId=620 node=bias-3.B44 deps=2
	producer: [, fc-1(annId=556):OP_PROGRAMMED, , bias-3(annId=619):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=44):OP_COMPLETED, , , bias-3(annId=621):OP_PROGRAMMED, , , , , , , ]
annId=621 node=bias-3.B45 deps=2
	producer: [, fc-1(annId=557):OP_PROGRAMMED, , bias-3(annId=620):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=45):OP_COMPLETED, , , bias-3(annId=622):OP_PROGRAMMED, , , , , , , ]
annId=622 node=bias-3.B46 deps=2
	producer: [, fc-1(annId=558):OP_PROGRAMMED, , bias-3(annId=621):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=46):OP_COMPLETED, , , bias-3(annId=623):OP_PROGRAMMED, , , , , , , ]
annId=623 node=bias-3.B47 deps=2
	producer: [, fc-1(annId=559):OP_PROGRAMMED, , bias-3(annId=622):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=47):OP_COMPLETED, , , bias-3(annId=624):OP_PROGRAMMED, , , , , , , ]
annId=624 node=bias-3.B48 deps=2
	producer: [, fc-1(annId=560):OP_PROGRAMMED, , bias-3(annId=623):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=48):OP_COMPLETED, , , bias-3(annId=625):OP_PROGRAMMED, , , , , , , ]
annId=625 node=bias-3.B49 deps=2
	producer: [, fc-1(annId=561):OP_PROGRAMMED, , bias-3(annId=624):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=49):OP_COMPLETED, , , bias-3(annId=626):OP_PROGRAMMED, , , , , , , ]
annId=626 node=bias-3.B50 deps=2
	producer: [, fc-1(annId=562):OP_PROGRAMMED, , bias-3(annId=625):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=50):OP_COMPLETED, , , bias-3(annId=627):OP_PROGRAMMED, , , , , , , ]
annId=627 node=bias-3.B51 deps=2
	producer: [, fc-1(annId=563):OP_PROGRAMMED, , bias-3(annId=626):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=51):OP_COMPLETED, , , bias-3(annId=628):OP_PROGRAMMED, , , , , , , ]
annId=628 node=bias-3.B52 deps=2
	producer: [, fc-1(annId=564):OP_PROGRAMMED, , bias-3(annId=627):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=52):OP_COMPLETED, , , bias-3(annId=629):OP_PROGRAMMED, , , , , , , ]
annId=629 node=bias-3.B53 deps=2
	producer: [, fc-1(annId=565):OP_PROGRAMMED, , bias-3(annId=628):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=53):OP_COMPLETED, , , bias-3(annId=630):OP_PROGRAMMED, , , , , , , ]
annId=630 node=bias-3.B54 deps=2
	producer: [, fc-1(annId=566):OP_PROGRAMMED, , bias-3(annId=629):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=54):OP_COMPLETED, , , bias-3(annId=631):OP_PROGRAMMED, , , , , , , ]
annId=631 node=bias-3.B55 deps=2
	producer: [, fc-1(annId=567):OP_PROGRAMMED, , bias-3(annId=630):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=55):OP_COMPLETED, , , bias-3(annId=632):OP_PROGRAMMED, , , , , , , ]
annId=632 node=bias-3.B56 deps=2
	producer: [, fc-1(annId=568):OP_PROGRAMMED, , bias-3(annId=631):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=56):OP_COMPLETED, , , bias-3(annId=633):OP_PROGRAMMED, , , , , , , ]
annId=633 node=bias-3.B57 deps=2
	producer: [, fc-1(annId=569):OP_PROGRAMMED, , bias-3(annId=632):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=57):OP_COMPLETED, , , bias-3(annId=634):OP_PROGRAMMED, , , , , , , ]
annId=634 node=bias-3.B58 deps=2
	producer: [, fc-1(annId=570):OP_PROGRAMMED, , bias-3(annId=633):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=58):OP_COMPLETED, , , bias-3(annId=635):OP_PROGRAMMED, , , , , , , ]
annId=635 node=bias-3.B59 deps=2
	producer: [, fc-1(annId=571):OP_PROGRAMMED, , bias-3(annId=634):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=59):OP_COMPLETED, , , bias-3(annId=636):OP_PROGRAMMED, , , , , , , ]
annId=636 node=bias-3.B60 deps=2
	producer: [, fc-1(annId=572):OP_PROGRAMMED, , bias-3(annId=635):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=60):OP_COMPLETED, , , bias-3(annId=637):OP_PROGRAMMED, , , , , , , ]
annId=637 node=bias-3.B61 deps=2
	producer: [, fc-1(annId=573):OP_PROGRAMMED, , bias-3(annId=636):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=61):OP_COMPLETED, , , bias-3(annId=638):OP_PROGRAMMED, , , , , , , ]
annId=638 node=bias-3.B62 deps=2
	producer: [, fc-1(annId=574):OP_PROGRAMMED, , bias-3(annId=637):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=62):OP_COMPLETED, , , bias-3(annId=639):OP_PROGRAMMED, , , , , , , ]
annId=639 node=bias-3.B63 deps=2
	producer: [, fc-1(annId=575):OP_PROGRAMMED, , bias-3(annId=638):OP_PROGRAMMED, , , , , , , ]
	consumer: [cpu-sm-0(annId=63):OP_COMPLETED, , , , , , , , , , ]
annId=0 node=cpu-sm-0.B0 deps=1
	producer: [, , , bias-3(annId=576):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=1):OP_PROGRAMMED, , , , , , , , , , ]
annId=1 node=cpu-sm-0.B1 deps=1
	producer: [cpu-sm-0(annId=0):OP_PROGRAMMED, , , bias-3(annId=577):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=2):OP_PROGRAMMED, , , , , , , , , , ]
annId=2 node=cpu-sm-0.B2 deps=1
	producer: [cpu-sm-0(annId=1):OP_PROGRAMMED, , , bias-3(annId=578):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=3):OP_PROGRAMMED, , , , , , , , , , ]
annId=3 node=cpu-sm-0.B3 deps=1
	producer: [cpu-sm-0(annId=2):OP_PROGRAMMED, , , bias-3(annId=579):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=4):OP_PROGRAMMED, , , , , , , , , , ]
annId=4 node=cpu-sm-0.B4 deps=1
	producer: [cpu-sm-0(annId=3):OP_PROGRAMMED, , , bias-3(annId=580):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=5):OP_PROGRAMMED, , , , , , , , , , ]
annId=5 node=cpu-sm-0.B5 deps=1
	producer: [cpu-sm-0(annId=4):OP_PROGRAMMED, , , bias-3(annId=581):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=6):OP_PROGRAMMED, , , , , , , , , , ]
annId=6 node=cpu-sm-0.B6 deps=1
	producer: [cpu-sm-0(annId=5):OP_PROGRAMMED, , , bias-3(annId=582):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=7):OP_PROGRAMMED, , , , , , , , , , ]
annId=7 node=cpu-sm-0.B7 deps=1
	producer: [cpu-sm-0(annId=6):OP_PROGRAMMED, , , bias-3(annId=583):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=8):OP_PROGRAMMED, , , , , , , , , , ]
annId=8 node=cpu-sm-0.B8 deps=1
	producer: [cpu-sm-0(annId=7):OP_PROGRAMMED, , , bias-3(annId=584):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=9):OP_PROGRAMMED, , , , , , , , , , ]
annId=9 node=cpu-sm-0.B9 deps=1
	producer: [cpu-sm-0(annId=8):OP_PROGRAMMED, , , bias-3(annId=585):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=10):OP_PROGRAMMED, , , , , , , , , , ]
annId=10 node=cpu-sm-0.B10 deps=1
	producer: [cpu-sm-0(annId=9):OP_PROGRAMMED, , , bias-3(annId=586):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=11):OP_PROGRAMMED, , , , , , , , , , ]
annId=11 node=cpu-sm-0.B11 deps=1
	producer: [cpu-sm-0(annId=10):OP_PROGRAMMED, , , bias-3(annId=587):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=12):OP_PROGRAMMED, , , , , , , , , , ]
annId=12 node=cpu-sm-0.B12 deps=1
	producer: [cpu-sm-0(annId=11):OP_PROGRAMMED, , , bias-3(annId=588):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=13):OP_PROGRAMMED, , , , , , , , , , ]
annId=13 node=cpu-sm-0.B13 deps=1
	producer: [cpu-sm-0(annId=12):OP_PROGRAMMED, , , bias-3(annId=589):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=14):OP_PROGRAMMED, , , , , , , , , , ]
annId=14 node=cpu-sm-0.B14 deps=1
	producer: [cpu-sm-0(annId=13):OP_PROGRAMMED, , , bias-3(annId=590):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=15):OP_PROGRAMMED, , , , , , , , , , ]
annId=15 node=cpu-sm-0.B15 deps=1
	producer: [cpu-sm-0(annId=14):OP_PROGRAMMED, , , bias-3(annId=591):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=16):OP_PROGRAMMED, , , , , , , , , , ]
annId=16 node=cpu-sm-0.B16 deps=1
	producer: [cpu-sm-0(annId=15):OP_PROGRAMMED, , , bias-3(annId=592):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=17):OP_PROGRAMMED, , , , , , , , , , ]
annId=17 node=cpu-sm-0.B17 deps=1
	producer: [cpu-sm-0(annId=16):OP_PROGRAMMED, , , bias-3(annId=593):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=18):OP_PROGRAMMED, , , , , , , , , , ]
annId=18 node=cpu-sm-0.B18 deps=1
	producer: [cpu-sm-0(annId=17):OP_PROGRAMMED, , , bias-3(annId=594):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=19):OP_PROGRAMMED, , , , , , , , , , ]
annId=19 node=cpu-sm-0.B19 deps=1
	producer: [cpu-sm-0(annId=18):OP_PROGRAMMED, , , bias-3(annId=595):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=20):OP_PROGRAMMED, , , , , , , , , , ]
annId=20 node=cpu-sm-0.B20 deps=1
	producer: [cpu-sm-0(annId=19):OP_PROGRAMMED, , , bias-3(annId=596):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=21):OP_PROGRAMMED, , , , , , , , , , ]
annId=21 node=cpu-sm-0.B21 deps=1
	producer: [cpu-sm-0(annId=20):OP_PROGRAMMED, , , bias-3(annId=597):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=22):OP_PROGRAMMED, , , , , , , , , , ]
annId=22 node=cpu-sm-0.B22 deps=1
	producer: [cpu-sm-0(annId=21):OP_PROGRAMMED, , , bias-3(annId=598):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=23):OP_PROGRAMMED, , , , , , , , , , ]
annId=23 node=cpu-sm-0.B23 deps=1
	producer: [cpu-sm-0(annId=22):OP_PROGRAMMED, , , bias-3(annId=599):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=24):OP_PROGRAMMED, , , , , , , , , , ]
annId=24 node=cpu-sm-0.B24 deps=1
	producer: [cpu-sm-0(annId=23):OP_PROGRAMMED, , , bias-3(annId=600):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=25):OP_PROGRAMMED, , , , , , , , , , ]
annId=25 node=cpu-sm-0.B25 deps=1
	producer: [cpu-sm-0(annId=24):OP_PROGRAMMED, , , bias-3(annId=601):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=26):OP_PROGRAMMED, , , , , , , , , , ]
annId=26 node=cpu-sm-0.B26 deps=1
	producer: [cpu-sm-0(annId=25):OP_PROGRAMMED, , , bias-3(annId=602):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=27):OP_PROGRAMMED, , , , , , , , , , ]
annId=27 node=cpu-sm-0.B27 deps=1
	producer: [cpu-sm-0(annId=26):OP_PROGRAMMED, , , bias-3(annId=603):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=28):OP_PROGRAMMED, , , , , , , , , , ]
annId=28 node=cpu-sm-0.B28 deps=1
	producer: [cpu-sm-0(annId=27):OP_PROGRAMMED, , , bias-3(annId=604):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=29):OP_PROGRAMMED, , , , , , , , , , ]
annId=29 node=cpu-sm-0.B29 deps=1
	producer: [cpu-sm-0(annId=28):OP_PROGRAMMED, , , bias-3(annId=605):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=30):OP_PROGRAMMED, , , , , , , , , , ]
annId=30 node=cpu-sm-0.B30 deps=1
	producer: [cpu-sm-0(annId=29):OP_PROGRAMMED, , , bias-3(annId=606):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=31):OP_PROGRAMMED, , , , , , , , , , ]
annId=31 node=cpu-sm-0.B31 deps=1
	producer: [cpu-sm-0(annId=30):OP_PROGRAMMED, , , bias-3(annId=607):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=32):OP_PROGRAMMED, , , , , , , , , , ]
annId=32 node=cpu-sm-0.B32 deps=1
	producer: [cpu-sm-0(annId=31):OP_PROGRAMMED, , , bias-3(annId=608):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=33):OP_PROGRAMMED, , , , , , , , , , ]
annId=33 node=cpu-sm-0.B33 deps=1
	producer: [cpu-sm-0(annId=32):OP_PROGRAMMED, , , bias-3(annId=609):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=34):OP_PROGRAMMED, , , , , , , , , , ]
annId=34 node=cpu-sm-0.B34 deps=1
	producer: [cpu-sm-0(annId=33):OP_PROGRAMMED, , , bias-3(annId=610):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=35):OP_PROGRAMMED, , , , , , , , , , ]
annId=35 node=cpu-sm-0.B35 deps=1
	producer: [cpu-sm-0(annId=34):OP_PROGRAMMED, , , bias-3(annId=611):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=36):OP_PROGRAMMED, , , , , , , , , , ]
annId=36 node=cpu-sm-0.B36 deps=1
	producer: [cpu-sm-0(annId=35):OP_PROGRAMMED, , , bias-3(annId=612):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=37):OP_PROGRAMMED, , , , , , , , , , ]
annId=37 node=cpu-sm-0.B37 deps=1
	producer: [cpu-sm-0(annId=36):OP_PROGRAMMED, , , bias-3(annId=613):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=38):OP_PROGRAMMED, , , , , , , , , , ]
annId=38 node=cpu-sm-0.B38 deps=1
	producer: [cpu-sm-0(annId=37):OP_PROGRAMMED, , , bias-3(annId=614):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=39):OP_PROGRAMMED, , , , , , , , , , ]
annId=39 node=cpu-sm-0.B39 deps=1
	producer: [cpu-sm-0(annId=38):OP_PROGRAMMED, , , bias-3(annId=615):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=40):OP_PROGRAMMED, , , , , , , , , , ]
annId=40 node=cpu-sm-0.B40 deps=1
	producer: [cpu-sm-0(annId=39):OP_PROGRAMMED, , , bias-3(annId=616):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=41):OP_PROGRAMMED, , , , , , , , , , ]
annId=41 node=cpu-sm-0.B41 deps=1
	producer: [cpu-sm-0(annId=40):OP_PROGRAMMED, , , bias-3(annId=617):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=42):OP_PROGRAMMED, , , , , , , , , , ]
annId=42 node=cpu-sm-0.B42 deps=1
	producer: [cpu-sm-0(annId=41):OP_PROGRAMMED, , , bias-3(annId=618):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=43):OP_PROGRAMMED, , , , , , , , , , ]
annId=43 node=cpu-sm-0.B43 deps=1
	producer: [cpu-sm-0(annId=42):OP_PROGRAMMED, , , bias-3(annId=619):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=44):OP_PROGRAMMED, , , , , , , , , , ]
annId=44 node=cpu-sm-0.B44 deps=1
	producer: [cpu-sm-0(annId=43):OP_PROGRAMMED, , , bias-3(annId=620):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=45):OP_PROGRAMMED, , , , , , , , , , ]
annId=45 node=cpu-sm-0.B45 deps=1
	producer: [cpu-sm-0(annId=44):OP_PROGRAMMED, , , bias-3(annId=621):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=46):OP_PROGRAMMED, , , , , , , , , , ]
annId=46 node=cpu-sm-0.B46 deps=1
	producer: [cpu-sm-0(annId=45):OP_PROGRAMMED, , , bias-3(annId=622):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=47):OP_PROGRAMMED, , , , , , , , , , ]
annId=47 node=cpu-sm-0.B47 deps=1
	producer: [cpu-sm-0(annId=46):OP_PROGRAMMED, , , bias-3(annId=623):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=48):OP_PROGRAMMED, , , , , , , , , , ]
annId=48 node=cpu-sm-0.B48 deps=1
	producer: [cpu-sm-0(annId=47):OP_PROGRAMMED, , , bias-3(annId=624):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=49):OP_PROGRAMMED, , , , , , , , , , ]
annId=49 node=cpu-sm-0.B49 deps=1
	producer: [cpu-sm-0(annId=48):OP_PROGRAMMED, , , bias-3(annId=625):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=50):OP_PROGRAMMED, , , , , , , , , , ]
annId=50 node=cpu-sm-0.B50 deps=1
	producer: [cpu-sm-0(annId=49):OP_PROGRAMMED, , , bias-3(annId=626):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=51):OP_PROGRAMMED, , , , , , , , , , ]
annId=51 node=cpu-sm-0.B51 deps=1
	producer: [cpu-sm-0(annId=50):OP_PROGRAMMED, , , bias-3(annId=627):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=52):OP_PROGRAMMED, , , , , , , , , , ]
annId=52 node=cpu-sm-0.B52 deps=1
	producer: [cpu-sm-0(annId=51):OP_PROGRAMMED, , , bias-3(annId=628):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=53):OP_PROGRAMMED, , , , , , , , , , ]
annId=53 node=cpu-sm-0.B53 deps=1
	producer: [cpu-sm-0(annId=52):OP_PROGRAMMED, , , bias-3(annId=629):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=54):OP_PROGRAMMED, , , , , , , , , , ]
annId=54 node=cpu-sm-0.B54 deps=1
	producer: [cpu-sm-0(annId=53):OP_PROGRAMMED, , , bias-3(annId=630):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=55):OP_PROGRAMMED, , , , , , , , , , ]
annId=55 node=cpu-sm-0.B55 deps=1
	producer: [cpu-sm-0(annId=54):OP_PROGRAMMED, , , bias-3(annId=631):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=56):OP_PROGRAMMED, , , , , , , , , , ]
annId=56 node=cpu-sm-0.B56 deps=1
	producer: [cpu-sm-0(annId=55):OP_PROGRAMMED, , , bias-3(annId=632):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=57):OP_PROGRAMMED, , , , , , , , , , ]
annId=57 node=cpu-sm-0.B57 deps=1
	producer: [cpu-sm-0(annId=56):OP_PROGRAMMED, , , bias-3(annId=633):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=58):OP_PROGRAMMED, , , , , , , , , , ]
annId=58 node=cpu-sm-0.B58 deps=1
	producer: [cpu-sm-0(annId=57):OP_PROGRAMMED, , , bias-3(annId=634):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=59):OP_PROGRAMMED, , , , , , , , , , ]
annId=59 node=cpu-sm-0.B59 deps=1
	producer: [cpu-sm-0(annId=58):OP_PROGRAMMED, , , bias-3(annId=635):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=60):OP_PROGRAMMED, , , , , , , , , , ]
annId=60 node=cpu-sm-0.B60 deps=1
	producer: [cpu-sm-0(annId=59):OP_PROGRAMMED, , , bias-3(annId=636):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=61):OP_PROGRAMMED, , , , , , , , , , ]
annId=61 node=cpu-sm-0.B61 deps=1
	producer: [cpu-sm-0(annId=60):OP_PROGRAMMED, , , bias-3(annId=637):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=62):OP_PROGRAMMED, , , , , , , , , , ]
annId=62 node=cpu-sm-0.B62 deps=1
	producer: [cpu-sm-0(annId=61):OP_PROGRAMMED, , , bias-3(annId=638):OP_COMPLETED, , , , , , , ]
	consumer: [cpu-sm-0(annId=63):OP_PROGRAMMED, , , , , , , , , , ]
annId=63 node=cpu-sm-0.B63 deps=1
	producer: [cpu-sm-0(annId=62):OP_PROGRAMMED, , , bias-3(annId=639):OP_COMPLETED, , , , , , , ]
	consumer: [, , , , , , , , , , ]
	 <xxx:end>generateDependencyParams
	 <xxx:begin>resolveMemory
beginning resolveMemory phase
begin memory resolver pooling=1 reuse=1 greedy_eviction=1
	local cvsram size=0 local sdram size=1073741824 global sdram size=536870912
	node=dc-conv-0 anno=0.0 in=[tsd-1] aux=[tsd-0] io=[] out=[tsd-10]
		tsd=tsd-10 (stream tensor)
		resolve placement/alloc for tsd=tsd-1/tb-1 aux=0 pooling=0
			placed tsd-1/tb-1 batch-0 inside DRAM @0
			placed tsd-1/tb-1 batch-1 inside DRAM @0
			placed tsd-1/tb-1 batch-2 inside DRAM @0
			placed tsd-1/tb-1 batch-3 inside DRAM @0
			placed tsd-1/tb-1 batch-4 inside DRAM @0
			placed tsd-1/tb-1 batch-5 inside DRAM @0
			placed tsd-1/tb-1 batch-6 inside DRAM @0
			placed tsd-1/tb-1 batch-7 inside DRAM @0
			placed tsd-1/tb-1 batch-8 inside DRAM @0
			placed tsd-1/tb-1 batch-9 inside DRAM @0
			placed tsd-1/tb-1 batch-10 inside DRAM @0
			placed tsd-1/tb-1 batch-11 inside DRAM @0
			placed tsd-1/tb-1 batch-12 inside DRAM @0
			placed tsd-1/tb-1 batch-13 inside DRAM @0
			placed tsd-1/tb-1 batch-14 inside DRAM @0
			placed tsd-1/tb-1 batch-15 inside DRAM @0
			placed tsd-1/tb-1 batch-16 inside DRAM @0
			placed tsd-1/tb-1 batch-17 inside DRAM @0
			placed tsd-1/tb-1 batch-18 inside DRAM @0
			placed tsd-1/tb-1 batch-19 inside DRAM @0
			placed tsd-1/tb-1 batch-20 inside DRAM @0
			placed tsd-1/tb-1 batch-21 inside DRAM @0
			placed tsd-1/tb-1 batch-22 inside DRAM @0
			placed tsd-1/tb-1 batch-23 inside DRAM @0
			placed tsd-1/tb-1 batch-24 inside DRAM @0
			placed tsd-1/tb-1 batch-25 inside DRAM @0
			placed tsd-1/tb-1 batch-26 inside DRAM @0
			placed tsd-1/tb-1 batch-27 inside DRAM @0
			placed tsd-1/tb-1 batch-28 inside DRAM @0
			placed tsd-1/tb-1 batch-29 inside DRAM @0
			placed tsd-1/tb-1 batch-30 inside DRAM @0
			placed tsd-1/tb-1 batch-31 inside DRAM @0
			placed tsd-1/tb-1 batch-32 inside DRAM @0
			placed tsd-1/tb-1 batch-33 inside DRAM @0
			placed tsd-1/tb-1 batch-34 inside DRAM @0
			placed tsd-1/tb-1 batch-35 inside DRAM @0
			placed tsd-1/tb-1 batch-36 inside DRAM @0
			placed tsd-1/tb-1 batch-37 inside DRAM @0
			placed tsd-1/tb-1 batch-38 inside DRAM @0
			placed tsd-1/tb-1 batch-39 inside DRAM @0
			placed tsd-1/tb-1 batch-40 inside DRAM @0
			placed tsd-1/tb-1 batch-41 inside DRAM @0
			placed tsd-1/tb-1 batch-42 inside DRAM @0
			placed tsd-1/tb-1 batch-43 inside DRAM @0
			placed tsd-1/tb-1 batch-44 inside DRAM @0
			placed tsd-1/tb-1 batch-45 inside DRAM @0
			placed tsd-1/tb-1 batch-46 inside DRAM @0
			placed tsd-1/tb-1 batch-47 inside DRAM @0
			placed tsd-1/tb-1 batch-48 inside DRAM @0
			placed tsd-1/tb-1 batch-49 inside DRAM @0
			placed tsd-1/tb-1 batch-50 inside DRAM @0
			placed tsd-1/tb-1 batch-51 inside DRAM @0
			placed tsd-1/tb-1 batch-52 inside DRAM @0
			placed tsd-1/tb-1 batch-53 inside DRAM @0
			placed tsd-1/tb-1 batch-54 inside DRAM @0
			placed tsd-1/tb-1 batch-55 inside DRAM @0
			placed tsd-1/tb-1 batch-56 inside DRAM @0
			placed tsd-1/tb-1 batch-57 inside DRAM @0
			placed tsd-1/tb-1 batch-58 inside DRAM @0
			placed tsd-1/tb-1 batch-59 inside DRAM @0
			placed tsd-1/tb-1 batch-60 inside DRAM @0
			placed tsd-1/tb-1 batch-61 inside DRAM @0
			placed tsd-1/tb-1 batch-62 inside DRAM @0
			placed tsd-1/tb-1 batch-63 inside DRAM @0
		resolve placement/alloc for tsd=tsd-0/tb-0 aux=1 pooling=1
[MEMTOOL] t = 0	dc-conv-0's	AUX	tb-0-B ALLOC 
			placed tb-0 batch-0 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-0 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-0 set content pooled=1
	done node=dc-conv-0 rc=0
	node=bias-0 anno=0.64 in=[tsd-10] aux=[tsd-2] io=[] out=[tsd-11]
		tsd=tsd-10 (stream tensor)
		resolve placement/alloc for tsd=tsd-2/tb-2 aux=1 pooling=1
[MEMTOOL] t = 1	bias-0's	AUX	tb-2-B 	ALLOC   
			placed tb-2 batch-0 inside GLOBAL_DRAM_POOL@4096
			placed tb-2 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-2 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-2 set content pooled=1

		resolve placement/alloc for tsd=tsd-11/tb-11 aux=0 pooling=1
[MEMTOOL] t = 2		bias-0's	OUTPUT	tb-11-B0 	ALLOC   
			placed tb-11 batch-0 inside LOCAL_DRAM_POOL@0
[MEMTOOL] t = 3		bias-0's	OUTPUT	tb-11-B1  	ALLOC   
			placed tb-11 batch-1 inside LOCAL_DRAM_POOL@32768
[MEMTOOL] t = 4		bias-0's	OUTPUT	tb-11-B2  	ALLOC   
			placed tb-11 batch-2 inside LOCAL_DRAM_POOL@65536
[MEMTOOL] t = 5		bias-0's	OUTPUT	tb-11-B3  	ALLOC   
			placed tb-11 batch-3 inside LOCAL_DRAM_POOL@98304
[MEMTOOL] t = 6		bias-0's	OUTPUT	tb-11-B4  	ALLOC   
			placed tb-11 batch-4 inside LOCAL_DRAM_POOL@131072
[MEMTOOL] t = 7		bias-0's	OUTPUT	tb-11-B5  	ALLOC   
			placed tb-11 batch-5 inside LOCAL_DRAM_POOL@163840
[MEMTOOL] t = 8		bias-0's	OUTPUT	tb-11-B6  	ALLOC   
			placed tb-11 batch-6 inside LOCAL_DRAM_POOL@196608
[MEMTOOL] t = 9		bias-0's	OUTPUT	tb-11-B7  	ALLOC   
			placed tb-11 batch-7 inside LOCAL_DRAM_POOL@229376
[MEMTOOL] t = 10	bias-0's	OUTPUT	tb-11-B8  	ALLOC   
			placed tb-11 batch-8 inside LOCAL_DRAM_POOL@262144
[MEMTOOL] t = 11	bias-0's	OUTPUT	tb-11-B9  	ALLOC   
			placed tb-11 batch-9 inside LOCAL_DRAM_POOL@294912
[MEMTOOL] t = 12	bias-0's	OUTPUT	tb-11-B10 	ALLOC   
			placed tb-11 batch-10 inside LOCAL_DRAM_POOL@327680
[MEMTOOL] t = 13	bias-0's	OUTPUT	tb-11-B11  	ALLOC   
			placed tb-11 batch-11 inside LOCAL_DRAM_POOL@360448
[MEMTOOL] t = 14	bias-0's	OUTPUT	tb-11-B12  	ALLOC   
			placed tb-11 batch-12 inside LOCAL_DRAM_POOL@393216
[MEMTOOL] t = 15	bias-0's	OUTPUT	tb-11-B13  	ALLOC   
			placed tb-11 batch-13 inside LOCAL_DRAM_POOL@425984
[MEMTOOL] t = 16	bias-0's	OUTPUT	tb-11-B14  	ALLOC   
			placed tb-11 batch-14 inside LOCAL_DRAM_POOL@458752
[MEMTOOL] t = 17	bias-0's	OUTPUT	tb-11-B15  	ALLOC   
			placed tb-11 batch-15 inside LOCAL_DRAM_POOL@491520
[MEMTOOL] t = 18	bias-0's	OUTPUT	tb-11-B16  	ALLOC   
			placed tb-11 batch-16 inside LOCAL_DRAM_POOL@524288
[MEMTOOL] t = 19	bias-0's	OUTPUT	tb-11-B17  	ALLOC   
			placed tb-11 batch-17 inside LOCAL_DRAM_POOL@557056
[MEMTOOL] t = 20	bias-0's	OUTPUT	tb-11-B18  	ALLOC   
			placed tb-11 batch-18 inside LOCAL_DRAM_POOL@589824
[MEMTOOL] t = 21	bias-0's	OUTPUT	tb-11-B19  	ALLOC   
			placed tb-11 batch-19 inside LOCAL_DRAM_POOL@622592
[MEMTOOL] t = 22	bias-0's	OUTPUT	tb-11-B20 	ALLOC   
			placed tb-11 batch-20 inside LOCAL_DRAM_POOL@655360
[MEMTOOL] t = 23	bias-0's	OUTPUT	tb-11-B21  	ALLOC   
			placed tb-11 batch-21 inside LOCAL_DRAM_POOL@688128
[MEMTOOL] t = 24	bias-0's	OUTPUT	tb-11-B22  	ALLOC   
			placed tb-11 batch-22 inside LOCAL_DRAM_POOL@720896
[MEMTOOL] t = 25	bias-0's	OUTPUT	tb-11-B23  	ALLOC   
			placed tb-11 batch-23 inside LOCAL_DRAM_POOL@753664
[MEMTOOL] t = 26	bias-0's	OUTPUT	tb-11-B24  	ALLOC   
			placed tb-11 batch-24 inside LOCAL_DRAM_POOL@786432
[MEMTOOL] t = 27	bias-0's	OUTPUT	tb-11-B25  	ALLOC   
			placed tb-11 batch-25 inside LOCAL_DRAM_POOL@819200
[MEMTOOL] t = 28	bias-0's	OUTPUT	tb-11-B26  	ALLOC   
			placed tb-11 batch-26 inside LOCAL_DRAM_POOL@851968
[MEMTOOL] t = 29	bias-0's	OUTPUT	tb-11-B27  	ALLOC   
			placed tb-11 batch-27 inside LOCAL_DRAM_POOL@884736
[MEMTOOL] t = 30	bias-0's	OUTPUT	tb-11-B28  	ALLOC   
			placed tb-11 batch-28 inside LOCAL_DRAM_POOL@917504
[MEMTOOL] t = 31	bias-0's	OUTPUT	tb-11-B29  	ALLOC   
			placed tb-11 batch-29 inside LOCAL_DRAM_POOL@950272
[MEMTOOL] t = 32	bias-0's	OUTPUT	tb-11-B30 	ALLOC   
			placed tb-11 batch-30 inside LOCAL_DRAM_POOL@983040
[MEMTOOL] t = 33	bias-0's	OUTPUT	tb-11-B31  	ALLOC   
			placed tb-11 batch-31 inside LOCAL_DRAM_POOL@1015808
[MEMTOOL] t = 34	bias-0's	OUTPUT	tb-11-B32  	ALLOC   
			placed tb-11 batch-32 inside LOCAL_DRAM_POOL@1048576
[MEMTOOL] t = 35	bias-0's	OUTPUT	tb-11-B33  	ALLOC   
			placed tb-11 batch-33 inside LOCAL_DRAM_POOL@1081344
[MEMTOOL] t = 36	bias-0's	OUTPUT	tb-11-B34  	ALLOC   
			placed tb-11 batch-34 inside LOCAL_DRAM_POOL@1114112
[MEMTOOL] t = 37	bias-0's	OUTPUT	tb-11-B35  	ALLOC   
			placed tb-11 batch-35 inside LOCAL_DRAM_POOL@1146880
[MEMTOOL] t = 38	bias-0's	OUTPUT	tb-11-B36  	ALLOC   
			placed tb-11 batch-36 inside LOCAL_DRAM_POOL@1179648
[MEMTOOL] t = 39	bias-0's	OUTPUT	tb-11-B37  	ALLOC   
			placed tb-11 batch-37 inside LOCAL_DRAM_POOL@1212416
[MEMTOOL] t = 40	bias-0's	OUTPUT	tb-11-B38  	ALLOC   
			placed tb-11 batch-38 inside LOCAL_DRAM_POOL@1245184
[MEMTOOL] t = 41	bias-0's	OUTPUT	tb-11-B39  	ALLOC   
			placed tb-11 batch-39 inside LOCAL_DRAM_POOL@1277952
[MEMTOOL] t = 42	bias-0's	OUTPUT	tb-11-B40 	ALLOC   
			placed tb-11 batch-40 inside LOCAL_DRAM_POOL@1310720
[MEMTOOL] t = 43	bias-0's	OUTPUT	tb-11-B41  	ALLOC   
			placed tb-11 batch-41 inside LOCAL_DRAM_POOL@1343488
[MEMTOOL] t = 44	bias-0's	OUTPUT	tb-11-B42  	ALLOC   
			placed tb-11 batch-42 inside LOCAL_DRAM_POOL@1376256
[MEMTOOL] t = 45	bias-0's	OUTPUT	tb-11-B43  	ALLOC   
			placed tb-11 batch-43 inside LOCAL_DRAM_POOL@1409024
[MEMTOOL] t = 46	bias-0's	OUTPUT	tb-11-B44  	ALLOC   
			placed tb-11 batch-44 inside LOCAL_DRAM_POOL@1441792
[MEMTOOL] t = 47	bias-0's	OUTPUT	tb-11-B45  	ALLOC   
			placed tb-11 batch-45 inside LOCAL_DRAM_POOL@1474560
[MEMTOOL] t = 48	bias-0's	OUTPUT	tb-11-B46  	ALLOC   
			placed tb-11 batch-46 inside LOCAL_DRAM_POOL@1507328
[MEMTOOL] t = 49	bias-0's	OUTPUT	tb-11-B47  	ALLOC   
			placed tb-11 batch-47 inside LOCAL_DRAM_POOL@1540096
[MEMTOOL] t = 50	bias-0's	OUTPUT	tb-11-B48  	ALLOC   
			placed tb-11 batch-48 inside LOCAL_DRAM_POOL@1572864
[MEMTOOL] t = 51	bias-0's	OUTPUT	tb-11-B49  	ALLOC   
			placed tb-11 batch-49 inside LOCAL_DRAM_POOL@1605632
[MEMTOOL] t = 52	bias-0's	OUTPUT	tb-11-B50 	ALLOC   
			placed tb-11 batch-50 inside LOCAL_DRAM_POOL@1638400
[MEMTOOL] t = 53	bias-0's	OUTPUT	tb-11-B51  	ALLOC   
			placed tb-11 batch-51 inside LOCAL_DRAM_POOL@1671168
[MEMTOOL] t = 54	bias-0's	OUTPUT	tb-11-B52  	ALLOC   
			placed tb-11 batch-52 inside LOCAL_DRAM_POOL@1703936
[MEMTOOL] t = 55	bias-0's	OUTPUT	tb-11-B53  	ALLOC   
			placed tb-11 batch-53 inside LOCAL_DRAM_POOL@1736704
[MEMTOOL] t = 56	bias-0's	OUTPUT	tb-11-B54  	ALLOC   
			placed tb-11 batch-54 inside LOCAL_DRAM_POOL@1769472
[MEMTOOL] t = 57	bias-0's	OUTPUT	tb-11-B55  	ALLOC   
			placed tb-11 batch-55 inside LOCAL_DRAM_POOL@1802240
[MEMTOOL] t = 58	bias-0's	OUTPUT	tb-11-B56  	ALLOC   
			placed tb-11 batch-56 inside LOCAL_DRAM_POOL@1835008
[MEMTOOL] t = 59	bias-0's	OUTPUT	tb-11-B57  	ALLOC   
			placed tb-11 batch-57 inside LOCAL_DRAM_POOL@1867776
[MEMTOOL] t = 60	bias-0's	OUTPUT	tb-11-B58  	ALLOC   
			placed tb-11 batch-58 inside LOCAL_DRAM_POOL@1900544
[MEMTOOL] t = 61	bias-0's	OUTPUT	tb-11-B59  	ALLOC   
			placed tb-11 batch-59 inside LOCAL_DRAM_POOL@1933312
[MEMTOOL] t = 62	bias-0's	OUTPUT	tb-11-B60 	ALLOC   
			placed tb-11 batch-60 inside LOCAL_DRAM_POOL@1966080
[MEMTOOL] t = 63	bias-0's	OUTPUT	tb-11-B61  	ALLOC   
			placed tb-11 batch-61 inside LOCAL_DRAM_POOL@1998848
[MEMTOOL] t = 64	bias-0's	OUTPUT	tb-11-B62  	ALLOC   
			placed tb-11 batch-62 inside LOCAL_DRAM_POOL@2031616
[MEMTOOL] t = 65	bias-0's	OUTPUT	tb-11-B63  	ALLOC   
			placed tb-11 batch-63 inside LOCAL_DRAM_POOL@2064384
	done node=bias-0 rc=0

	node=pdp-0 anno=0.128 in=[tsd-11] aux=[] io=[] out=[tsd-12]
		resolve placement/alloc for tsd=tsd-12/tb-12 aux=0 pooling=1
[MEMTOOL] t = 66	pdp-0's	OUTPUT	tb-12-B0 	ALLOC   
			placed tb-12 batch-0 inside LOCAL_DRAM_POOL@2097152
[MEMTOOL] t = 67	pdp-0's	OUTPUT	tb-12-B1  	ALLOC   
			placed tb-12 batch-1 inside LOCAL_DRAM_POOL@2105344
[MEMTOOL] t = 68	pdp-0's	OUTPUT	tb-12-B2  	ALLOC   
			placed tb-12 batch-2 inside LOCAL_DRAM_POOL@2113536
[MEMTOOL] t = 69	pdp-0's	OUTPUT	tb-12-B3  	ALLOC   
			placed tb-12 batch-3 inside LOCAL_DRAM_POOL@2121728
[MEMTOOL] t = 70	pdp-0's	OUTPUT	tb-12-B4  	ALLOC   
			placed tb-12 batch-4 inside LOCAL_DRAM_POOL@2129920
[MEMTOOL] t = 71	pdp-0's	OUTPUT	tb-12-B5  	ALLOC   
			placed tb-12 batch-5 inside LOCAL_DRAM_POOL@2138112
[MEMTOOL] t = 72	pdp-0's	OUTPUT	tb-12-B6  	ALLOC   
			placed tb-12 batch-6 inside LOCAL_DRAM_POOL@2146304
[MEMTOOL] t = 73	pdp-0's	OUTPUT	tb-12-B7  	ALLOC   
			placed tb-12 batch-7 inside LOCAL_DRAM_POOL@2154496
[MEMTOOL] t = 74	pdp-0's	OUTPUT	tb-12-B8  	ALLOC   
			placed tb-12 batch-8 inside LOCAL_DRAM_POOL@2162688
[MEMTOOL] t = 75	pdp-0's	OUTPUT	tb-12-B9  	ALLOC   
			placed tb-12 batch-9 inside LOCAL_DRAM_POOL@2170880
[MEMTOOL] t = 76	pdp-0's	OUTPUT	tb-12-B10 	ALLOC   
			placed tb-12 batch-10 inside LOCAL_DRAM_POOL@2179072
[MEMTOOL] t = 77	pdp-0's	OUTPUT	tb-12-B11  	ALLOC   
			placed tb-12 batch-11 inside LOCAL_DRAM_POOL@2187264
[MEMTOOL] t = 78	pdp-0's	OUTPUT	tb-12-B12  	ALLOC   
			placed tb-12 batch-12 inside LOCAL_DRAM_POOL@2195456
[MEMTOOL] t = 79	pdp-0's	OUTPUT	tb-12-B13  	ALLOC   
			placed tb-12 batch-13 inside LOCAL_DRAM_POOL@2203648
[MEMTOOL] t = 80	pdp-0's	OUTPUT	tb-12-B14  	ALLOC   
			placed tb-12 batch-14 inside LOCAL_DRAM_POOL@2211840
[MEMTOOL] t = 81	pdp-0's	OUTPUT	tb-12-B15  	ALLOC   
			placed tb-12 batch-15 inside LOCAL_DRAM_POOL@2220032
[MEMTOOL] t = 82	pdp-0's	OUTPUT	tb-12-B16  	ALLOC   
			placed tb-12 batch-16 inside LOCAL_DRAM_POOL@2228224
[MEMTOOL] t = 83	pdp-0's	OUTPUT	tb-12-B17  	ALLOC   
			placed tb-12 batch-17 inside LOCAL_DRAM_POOL@2236416
[MEMTOOL] t = 84	pdp-0's	OUTPUT	tb-12-B18  	ALLOC   
			placed tb-12 batch-18 inside LOCAL_DRAM_POOL@2244608
[MEMTOOL] t = 85	pdp-0's	OUTPUT	tb-12-B19  	ALLOC   
			placed tb-12 batch-19 inside LOCAL_DRAM_POOL@2252800
[MEMTOOL] t = 86	pdp-0's	OUTPUT	tb-12-B2 	ALLOC   
			placed tb-12 batch-20 inside LOCAL_DRAM_POOL@2260992
[MEMTOOL] t = 87	pdp-0's	OUTPUT	tb-12-B21  	ALLOC   
			placed tb-12 batch-21 inside LOCAL_DRAM_POOL@2269184
[MEMTOOL] t = 88	pdp-0's	OUTPUT	tb-12-B22  	ALLOC   
			placed tb-12 batch-22 inside LOCAL_DRAM_POOL@2277376
[MEMTOOL] t = 89	pdp-0's	OUTPUT	tb-12-B23  	ALLOC   
			placed tb-12 batch-23 inside LOCAL_DRAM_POOL@2285568
[MEMTOOL] t = 90	pdp-0's	OUTPUT	tb-12-B24  	ALLOC   
			placed tb-12 batch-24 inside LOCAL_DRAM_POOL@2293760
[MEMTOOL] t = 91	pdp-0's	OUTPUT	tb-12-B25  	ALLOC   
			placed tb-12 batch-25 inside LOCAL_DRAM_POOL@2301952
[MEMTOOL] t = 92	pdp-0's	OUTPUT	tb-12-B26  	ALLOC   
			placed tb-12 batch-26 inside LOCAL_DRAM_POOL@2310144
[MEMTOOL] t = 93	pdp-0's	OUTPUT	tb-12-B27  	ALLOC   
			placed tb-12 batch-27 inside LOCAL_DRAM_POOL@2318336
[MEMTOOL] t = 94	pdp-0's	OUTPUT	tb-12-B28  	ALLOC   
			placed tb-12 batch-28 inside LOCAL_DRAM_POOL@2326528
[MEMTOOL] t = 95	pdp-0's	OUTPUT	tb-12-B29  	ALLOC   
			placed tb-12 batch-29 inside LOCAL_DRAM_POOL@2334720
[MEMTOOL] t = 96	pdp-0's	OUTPUT	tb-12-B3 	ALLOC   
			placed tb-12 batch-30 inside LOCAL_DRAM_POOL@2342912
[MEMTOOL] t = 97	pdp-0's	OUTPUT	tb-12-B31  	ALLOC   
			placed tb-12 batch-31 inside LOCAL_DRAM_POOL@2351104
[MEMTOOL] t = 98	pdp-0's	OUTPUT	tb-12-B32  	ALLOC   
			placed tb-12 batch-32 inside LOCAL_DRAM_POOL@2359296
[MEMTOOL] t = 99	pdp-0's	OUTPUT	tb-12-B33  	ALLOC   
			placed tb-12 batch-33 inside LOCAL_DRAM_POOL@2367488
[MEMTOOL] t = 100	pdp-0's	OUTPUT	tb-12-B34  	ALLOC   
			placed tb-12 batch-34 inside LOCAL_DRAM_POOL@2375680
[MEMTOOL] t = 101	pdp-0's	OUTPUT	tb-12-B35  	ALLOC   
			placed tb-12 batch-35 inside LOCAL_DRAM_POOL@2383872
[MEMTOOL] t = 102	pdp-0's	OUTPUT	tb-12-B36  	ALLOC   
			placed tb-12 batch-36 inside LOCAL_DRAM_POOL@2392064
[MEMTOOL] t = 103	pdp-0's	OUTPUT	tb-12-B37  	ALLOC   
			placed tb-12 batch-37 inside LOCAL_DRAM_POOL@2400256
[MEMTOOL] t = 104	pdp-0's	OUTPUT	tb-12-B38  	ALLOC   
			placed tb-12 batch-38 inside LOCAL_DRAM_POOL@2408448
[MEMTOOL] t = 105	pdp-0's	OUTPUT	tb-12-B39  	ALLOC   
			placed tb-12 batch-39 inside LOCAL_DRAM_POOL@2416640
[MEMTOOL] t = 106	pdp-0's	OUTPUT	tb-12-B4 	ALLOC   
			placed tb-12 batch-40 inside LOCAL_DRAM_POOL@2424832
[MEMTOOL] t = 107	pdp-0's	OUTPUT	tb-12-B41  	ALLOC   
			placed tb-12 batch-41 inside LOCAL_DRAM_POOL@2433024
[MEMTOOL] t = 108	pdp-0's	OUTPUT	tb-12-B42  	ALLOC   
			placed tb-12 batch-42 inside LOCAL_DRAM_POOL@2441216
[MEMTOOL] t = 109	pdp-0's	OUTPUT	tb-12-B43  	ALLOC   
			placed tb-12 batch-43 inside LOCAL_DRAM_POOL@2449408
[MEMTOOL] t = 110	pdp-0's	OUTPUT	tb-12-B44  	ALLOC   
			placed tb-12 batch-44 inside LOCAL_DRAM_POOL@2457600
[MEMTOOL] t = 111	pdp-0's	OUTPUT	tb-12-B45  	ALLOC   
			placed tb-12 batch-45 inside LOCAL_DRAM_POOL@2465792
[MEMTOOL] t = 112	pdp-0's	OUTPUT	tb-12-B46  	ALLOC   
			placed tb-12 batch-46 inside LOCAL_DRAM_POOL@2473984
[MEMTOOL] t = 113	pdp-0's	OUTPUT	tb-12-B47  	ALLOC   
			placed tb-12 batch-47 inside LOCAL_DRAM_POOL@2482176
[MEMTOOL] t = 114	pdp-0's	OUTPUT	tb-12-B48  	ALLOC   
			placed tb-12 batch-48 inside LOCAL_DRAM_POOL@2490368
[MEMTOOL] t = 115	pdp-0's	OUTPUT	tb-12-B49  	ALLOC   
			placed tb-12 batch-49 inside LOCAL_DRAM_POOL@2498560
[MEMTOOL] t = 116	pdp-0's	OUTPUT	tb-12-B5 	ALLOC   
			placed tb-12 batch-50 inside LOCAL_DRAM_POOL@2506752
[MEMTOOL] t = 117	pdp-0's	OUTPUT	tb-12-B51  	ALLOC   
			placed tb-12 batch-51 inside LOCAL_DRAM_POOL@2514944
[MEMTOOL] t = 118	pdp-0's	OUTPUT	tb-12-B52  	ALLOC   
			placed tb-12 batch-52 inside LOCAL_DRAM_POOL@2523136
[MEMTOOL] t = 119	pdp-0's	OUTPUT	tb-12-B53  	ALLOC   
			placed tb-12 batch-53 inside LOCAL_DRAM_POOL@2531328
[MEMTOOL] t = 120	pdp-0's	OUTPUT	tb-12-B54  	ALLOC   
			placed tb-12 batch-54 inside LOCAL_DRAM_POOL@2539520
[MEMTOOL] t = 121	pdp-0's	OUTPUT	tb-12-B55  	ALLOC   
			placed tb-12 batch-55 inside LOCAL_DRAM_POOL@2547712
[MEMTOOL] t = 122	pdp-0's	OUTPUT	tb-12-B56  	ALLOC   
			placed tb-12 batch-56 inside LOCAL_DRAM_POOL@2555904
[MEMTOOL] t = 123	pdp-0's	OUTPUT	tb-12-B57  	ALLOC   
			placed tb-12 batch-57 inside LOCAL_DRAM_POOL@2564096
[MEMTOOL] t = 124	pdp-0's	OUTPUT	tb-12-B58  	ALLOC   
			placed tb-12 batch-58 inside LOCAL_DRAM_POOL@2572288
[MEMTOOL] t = 125	pdp-0's	OUTPUT	tb-12-B59  	ALLOC   
			placed tb-12 batch-59 inside LOCAL_DRAM_POOL@2580480
[MEMTOOL] t = 126	pdp-0's	OUTPUT	tb-12-B6 	ALLOC   
			placed tb-12 batch-60 inside LOCAL_DRAM_POOL@2588672
[MEMTOOL] t = 127	pdp-0's	OUTPUT	tb-12-B61  	ALLOC   
			placed tb-12 batch-61 inside LOCAL_DRAM_POOL@2596864
[MEMTOOL] t = 128	pdp-0's	OUTPUT	tb-12-B62  	ALLOC   
			placed tb-12 batch-62 inside LOCAL_DRAM_POOL@2605056
[MEMTOOL] t = 129	pdp-0's	OUTPUT	tb-12-B63  	ALLOC   
			placed tb-12 batch-63 inside LOCAL_DRAM_POOL@2613248
	done node=pdp-0 rc=0

	node=dc-conv-1 anno=0.192 in=[tsd-12] aux=[tsd-3] io=[] out=[tsd-13]
		tsd=tsd-13 (stream tensor)
			deallocating tsd-11/tb-11@0x7f5a9c1f4010
[MEMTOOL] t = 130	tb-11-B0[1;32m	DEALLOC   
		resolve placement/alloc for tsd=tsd-3/tb-3 aux=1 pooling=1
[MEMTOOL] t = 131	dc-conv-1's	AUX	tb-3-B 	ALLOC   
			placed tb-3 batch-0 inside GLOBAL_DRAM_POOL@32768
			placed tb-3 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-3 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-3 set content pooled=1
	done node=dc-conv-1 rc=0
	node=bias-1 anno=0.256 in=[tsd-13] aux=[tsd-4] io=[] out=[tsd-14]
		tsd=tsd-13 (stream tensor)
		resolve placement/alloc for tsd=tsd-4/tb-4 aux=1 pooling=1
[MEMTOOL] t = 132	bias-1's	AUX	tb-4-B 	ALLOC   
			placed tb-4 batch-0 inside GLOBAL_DRAM_POOL@8192
			placed tb-4 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-4 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-4 set content pooled=1
		resolve placement/alloc for tsd=tsd-14/tb-14 aux=0 pooling=1
[MEMTOOL] t = 133	bias-1's	OUTPUT	tb-14-B 	ALLOC   
			placed tb-14 batch-0 inside LOCAL_DRAM_POOL@0
[MEMTOOL] t = 134	bias-1's	OUTPUT	tb-14-B1  	ALLOC   
			placed tb-14 batch-1 inside LOCAL_DRAM_POOL@4096
[MEMTOOL] t = 135	bias-1's	OUTPUT	tb-14-B2  	ALLOC   
			placed tb-14 batch-2 inside LOCAL_DRAM_POOL@8192
[MEMTOOL] t = 136	bias-1's	OUTPUT	tb-14-B3  	ALLOC   
			placed tb-14 batch-3 inside LOCAL_DRAM_POOL@12288
[MEMTOOL] t = 137	bias-1's	OUTPUT	tb-14-B4  	ALLOC   
			placed tb-14 batch-4 inside LOCAL_DRAM_POOL@16384
[MEMTOOL] t = 138	bias-1's	OUTPUT	tb-14-B5  	ALLOC   
			placed tb-14 batch-5 inside LOCAL_DRAM_POOL@20480
[MEMTOOL] t = 139	bias-1's	OUTPUT	tb-14-B6  	ALLOC   
			placed tb-14 batch-6 inside LOCAL_DRAM_POOL@24576
[MEMTOOL] t = 140	bias-1's	OUTPUT	tb-14-B7  	ALLOC   
			placed tb-14 batch-7 inside LOCAL_DRAM_POOL@28672
[MEMTOOL] t = 141	bias-1's	OUTPUT	tb-14-B8  	ALLOC   
			placed tb-14 batch-8 inside LOCAL_DRAM_POOL@2621440
[MEMTOOL] t = 142	bias-1's	OUTPUT	tb-14-B9  	ALLOC   
			placed tb-14 batch-9 inside LOCAL_DRAM_POOL@2625536
[MEMTOOL] t = 143	bias-1's	OUTPUT	tb-14-B1 	ALLOC   
			placed tb-14 batch-10 inside LOCAL_DRAM_POOL@2629632
[MEMTOOL] t = 144	bias-1's	OUTPUT	tb-14-B11  	ALLOC   
			placed tb-14 batch-11 inside LOCAL_DRAM_POOL@2633728
[MEMTOOL] t = 145	bias-1's	OUTPUT	tb-14-B12  	ALLOC   
			placed tb-14 batch-12 inside LOCAL_DRAM_POOL@2637824
[MEMTOOL] t = 146	bias-1's	OUTPUT	tb-14-B13  	ALLOC   
			placed tb-14 batch-13 inside LOCAL_DRAM_POOL@2641920
[MEMTOOL] t = 147	bias-1's	OUTPUT	tb-14-B14  	ALLOC   
			placed tb-14 batch-14 inside LOCAL_DRAM_POOL@2646016
[MEMTOOL] t = 148	bias-1's	OUTPUT	tb-14-B15  	ALLOC   
			placed tb-14 batch-15 inside LOCAL_DRAM_POOL@2650112
[MEMTOOL] t = 149	bias-1's	OUTPUT	tb-14-B16  	ALLOC   
			placed tb-14 batch-16 inside LOCAL_DRAM_POOL@2654208
[MEMTOOL] t = 150	bias-1's	OUTPUT	tb-14-B17  	ALLOC   
			placed tb-14 batch-17 inside LOCAL_DRAM_POOL@2658304
[MEMTOOL] t = 151	bias-1's	OUTPUT	tb-14-B18  	ALLOC   
			placed tb-14 batch-18 inside LOCAL_DRAM_POOL@2662400
[MEMTOOL] t = 152	bias-1's	OUTPUT	tb-14-B19  	ALLOC   
			placed tb-14 batch-19 inside LOCAL_DRAM_POOL@2666496
[MEMTOOL] t = 153	bias-1's	OUTPUT	tb-14-B2 	ALLOC   
			placed tb-14 batch-20 inside LOCAL_DRAM_POOL@2670592
[MEMTOOL] t = 154	bias-1's	OUTPUT	tb-14-B21  	ALLOC   
			placed tb-14 batch-21 inside LOCAL_DRAM_POOL@2674688
[MEMTOOL] t = 155	bias-1's	OUTPUT	tb-14-B22  	ALLOC   
			placed tb-14 batch-22 inside LOCAL_DRAM_POOL@2678784
[MEMTOOL] t = 156	bias-1's	OUTPUT	tb-14-B23  	ALLOC   
			placed tb-14 batch-23 inside LOCAL_DRAM_POOL@2682880
[MEMTOOL] t = 157	bias-1's	OUTPUT	tb-14-B24  	ALLOC   
			placed tb-14 batch-24 inside LOCAL_DRAM_POOL@2686976
[MEMTOOL] t = 158	bias-1's	OUTPUT	tb-14-B25  	ALLOC   
			placed tb-14 batch-25 inside LOCAL_DRAM_POOL@2691072
[MEMTOOL] t = 159	bias-1's	OUTPUT	tb-14-B26  	ALLOC   
			placed tb-14 batch-26 inside LOCAL_DRAM_POOL@2695168
[MEMTOOL] t = 160	bias-1's	OUTPUT	tb-14-B27  	ALLOC   
			placed tb-14 batch-27 inside LOCAL_DRAM_POOL@2699264
[MEMTOOL] t = 161	bias-1's	OUTPUT	tb-14-B28  	ALLOC   
			placed tb-14 batch-28 inside LOCAL_DRAM_POOL@2703360
[MEMTOOL] t = 162	bias-1's	OUTPUT	tb-14-B29  	ALLOC   
			placed tb-14 batch-29 inside LOCAL_DRAM_POOL@2707456
[MEMTOOL] t = 163	bias-1's	OUTPUT	tb-14-B3 	ALLOC   
			placed tb-14 batch-30 inside LOCAL_DRAM_POOL@2711552
[MEMTOOL] t = 164	bias-1's	OUTPUT	tb-14-B31  	ALLOC   
			placed tb-14 batch-31 inside LOCAL_DRAM_POOL@2715648
[MEMTOOL] t = 165	bias-1's	OUTPUT	tb-14-B32  	ALLOC   
			placed tb-14 batch-32 inside LOCAL_DRAM_POOL@2719744
[MEMTOOL] t = 166	bias-1's	OUTPUT	tb-14-B33  	ALLOC   
			placed tb-14 batch-33 inside LOCAL_DRAM_POOL@2723840
[MEMTOOL] t = 167	bias-1's	OUTPUT	tb-14-B34  	ALLOC   
			placed tb-14 batch-34 inside LOCAL_DRAM_POOL@2727936
[MEMTOOL] t = 168	bias-1's	OUTPUT	tb-14-B35  	ALLOC   
			placed tb-14 batch-35 inside LOCAL_DRAM_POOL@2732032
[MEMTOOL] t = 169	bias-1's	OUTPUT	tb-14-B36  	ALLOC   
			placed tb-14 batch-36 inside LOCAL_DRAM_POOL@2736128
[MEMTOOL] t = 170	bias-1's	OUTPUT	tb-14-B37  	ALLOC   
			placed tb-14 batch-37 inside LOCAL_DRAM_POOL@2740224
[MEMTOOL] t = 171	bias-1's	OUTPUT	tb-14-B38  	ALLOC   
			placed tb-14 batch-38 inside LOCAL_DRAM_POOL@2744320
[MEMTOOL] t = 172	bias-1's	OUTPUT	tb-14-B39  	ALLOC   
			placed tb-14 batch-39 inside LOCAL_DRAM_POOL@2748416
[MEMTOOL] t = 173	bias-1's	OUTPUT	tb-14-B4 	ALLOC   
			placed tb-14 batch-40 inside LOCAL_DRAM_POOL@2752512
[MEMTOOL] t = 174	bias-1's	OUTPUT	tb-14-B41  	ALLOC   
			placed tb-14 batch-41 inside LOCAL_DRAM_POOL@2756608
[MEMTOOL] t = 175	bias-1's	OUTPUT	tb-14-B42  	ALLOC   
			placed tb-14 batch-42 inside LOCAL_DRAM_POOL@2760704
[MEMTOOL] t = 176	bias-1's	OUTPUT	tb-14-B43  	ALLOC   
			placed tb-14 batch-43 inside LOCAL_DRAM_POOL@2764800
[MEMTOOL] t = 177	bias-1's	OUTPUT	tb-14-B44  	ALLOC   
			placed tb-14 batch-44 inside LOCAL_DRAM_POOL@2768896
[MEMTOOL] t = 178	bias-1's	OUTPUT	tb-14-B45  	ALLOC   
			placed tb-14 batch-45 inside LOCAL_DRAM_POOL@2772992
[MEMTOOL] t = 179	bias-1's	OUTPUT	tb-14-B46  	ALLOC   
			placed tb-14 batch-46 inside LOCAL_DRAM_POOL@2777088
[MEMTOOL] t = 180	bias-1's	OUTPUT	tb-14-B47  	ALLOC   
			placed tb-14 batch-47 inside LOCAL_DRAM_POOL@2781184
[MEMTOOL] t = 181	bias-1's	OUTPUT	tb-14-B48  	ALLOC   
			placed tb-14 batch-48 inside LOCAL_DRAM_POOL@2785280
[MEMTOOL] t = 182	bias-1's	OUTPUT	tb-14-B49  	ALLOC   
			placed tb-14 batch-49 inside LOCAL_DRAM_POOL@2789376
[MEMTOOL] t = 183	bias-1's	OUTPUT	tb-14-B5 	ALLOC   
			placed tb-14 batch-50 inside LOCAL_DRAM_POOL@2793472
[MEMTOOL] t = 184	bias-1's	OUTPUT	tb-14-B51  	ALLOC   
			placed tb-14 batch-51 inside LOCAL_DRAM_POOL@2797568
[MEMTOOL] t = 185	bias-1's	OUTPUT	tb-14-B52  	ALLOC   
			placed tb-14 batch-52 inside LOCAL_DRAM_POOL@2801664
[MEMTOOL] t = 186	bias-1's	OUTPUT	tb-14-B53  	ALLOC   
			placed tb-14 batch-53 inside LOCAL_DRAM_POOL@2805760
[MEMTOOL] t = 187	bias-1's	OUTPUT	tb-14-B54  	ALLOC   
			placed tb-14 batch-54 inside LOCAL_DRAM_POOL@2809856
[MEMTOOL] t = 188	bias-1's	OUTPUT	tb-14-B55  	ALLOC   
			placed tb-14 batch-55 inside LOCAL_DRAM_POOL@2813952
[MEMTOOL] t = 189	bias-1's	OUTPUT	tb-14-B56  	ALLOC   
			placed tb-14 batch-56 inside LOCAL_DRAM_POOL@2818048
[MEMTOOL] t = 190	bias-1's	OUTPUT	tb-14-B57  	ALLOC   
			placed tb-14 batch-57 inside LOCAL_DRAM_POOL@2822144
[MEMTOOL] t = 191	bias-1's	OUTPUT	tb-14-B58  	ALLOC   
			placed tb-14 batch-58 inside LOCAL_DRAM_POOL@2826240
[MEMTOOL] t = 192	bias-1's	OUTPUT	tb-14-B59  	ALLOC   
			placed tb-14 batch-59 inside LOCAL_DRAM_POOL@2830336
[MEMTOOL] t = 193	bias-1's	OUTPUT	tb-14-B6 	ALLOC   
			placed tb-14 batch-60 inside LOCAL_DRAM_POOL@2834432
[MEMTOOL] t = 194	bias-1's	OUTPUT	tb-14-B61  	ALLOC   
			placed tb-14 batch-61 inside LOCAL_DRAM_POOL@2838528
[MEMTOOL] t = 195	bias-1's	OUTPUT	tb-14-B62  	ALLOC   
			placed tb-14 batch-62 inside LOCAL_DRAM_POOL@2842624
[MEMTOOL] t = 196	bias-1's	OUTPUT	tb-14-B63  	ALLOC   
			placed tb-14 batch-63 inside LOCAL_DRAM_POOL@2846720
	done node=bias-1 rc=0
	node=pdp-1 anno=0.320 in=[tsd-14] aux=[] io=[] out=[tsd-15]
			deallocating tsd-12/tb-12@0x7f5a9c3f4010
[MEMTOOL] t = 197	tb-12-B0[1;32m	DEALLOC   
		resolve placement/alloc for tsd=tsd-15/tb-15 aux=0 pooling=1
[MEMTOOL] t = 198	pdp-1's	OUTPUT	tb-15-B 	ALLOC   
			placed tb-15 batch-0 inside LOCAL_DRAM_POOL@2097152
[MEMTOOL] t = 199	pdp-1's	OUTPUT	tb-15-B1  	ALLOC   
			placed tb-15 batch-1 inside LOCAL_DRAM_POOL@2101248
[MEMTOOL] t = 200	pdp-1's	OUTPUT	tb-15-B2  	ALLOC   
			placed tb-15 batch-2 inside LOCAL_DRAM_POOL@2850816
[MEMTOOL] t = 201	pdp-1's	OUTPUT	tb-15-B3  	ALLOC   
			placed tb-15 batch-3 inside LOCAL_DRAM_POOL@2854912
[MEMTOOL] t = 202	pdp-1's	OUTPUT	tb-15-B4  	ALLOC   
			placed tb-15 batch-4 inside LOCAL_DRAM_POOL@2859008
[MEMTOOL] t = 203	pdp-1's	OUTPUT	tb-15-B5  	ALLOC   
			placed tb-15 batch-5 inside LOCAL_DRAM_POOL@2863104
[MEMTOOL] t = 204	pdp-1's	OUTPUT	tb-15-B6  	ALLOC   
			placed tb-15 batch-6 inside LOCAL_DRAM_POOL@2867200
[MEMTOOL] t = 205	pdp-1's	OUTPUT	tb-15-B7  	ALLOC   
			placed tb-15 batch-7 inside LOCAL_DRAM_POOL@2871296
[MEMTOOL] t = 206	pdp-1's	OUTPUT	tb-15-B8  	ALLOC   
			placed tb-15 batch-8 inside LOCAL_DRAM_POOL@2875392
[MEMTOOL] t = 207	pdp-1's	OUTPUT	tb-15-B9  	ALLOC   
			placed tb-15 batch-9 inside LOCAL_DRAM_POOL@2879488
[MEMTOOL] t = 208	pdp-1's	OUTPUT	tb-15-B1 	ALLOC   
			placed tb-15 batch-10 inside LOCAL_DRAM_POOL@2883584
[MEMTOOL] t = 209	pdp-1's	OUTPUT	tb-15-B11  	ALLOC   
			placed tb-15 batch-11 inside LOCAL_DRAM_POOL@2887680
[MEMTOOL] t = 210	pdp-1's	OUTPUT	tb-15-B12  	ALLOC   
			placed tb-15 batch-12 inside LOCAL_DRAM_POOL@2891776
[MEMTOOL] t = 211	pdp-1's	OUTPUT	tb-15-B13  	ALLOC   
			placed tb-15 batch-13 inside LOCAL_DRAM_POOL@2895872
[MEMTOOL] t = 212	pdp-1's	OUTPUT	tb-15-B14  	ALLOC   
			placed tb-15 batch-14 inside LOCAL_DRAM_POOL@2899968
[MEMTOOL] t = 213	pdp-1's	OUTPUT	tb-15-B15  	ALLOC   
			placed tb-15 batch-15 inside LOCAL_DRAM_POOL@2904064
[MEMTOOL] t = 214	pdp-1's	OUTPUT	tb-15-B16  	ALLOC   
			placed tb-15 batch-16 inside LOCAL_DRAM_POOL@2908160
[MEMTOOL] t = 215	pdp-1's	OUTPUT	tb-15-B17  	ALLOC   
			placed tb-15 batch-17 inside LOCAL_DRAM_POOL@2912256
[MEMTOOL] t = 216	pdp-1's	OUTPUT	tb-15-B18  	ALLOC   
			placed tb-15 batch-18 inside LOCAL_DRAM_POOL@2916352
[MEMTOOL] t = 217	pdp-1's	OUTPUT	tb-15-B19  	ALLOC   
			placed tb-15 batch-19 inside LOCAL_DRAM_POOL@2920448
[MEMTOOL] t = 218	pdp-1's	OUTPUT	tb-15-B2 	ALLOC   
			placed tb-15 batch-20 inside LOCAL_DRAM_POOL@2924544
[MEMTOOL] t = 219	pdp-1's	OUTPUT	tb-15-B21  	ALLOC   
			placed tb-15 batch-21 inside LOCAL_DRAM_POOL@2928640
[MEMTOOL] t = 220	pdp-1's	OUTPUT	tb-15-B22  	ALLOC   
			placed tb-15 batch-22 inside LOCAL_DRAM_POOL@2932736
[MEMTOOL] t = 221	pdp-1's	OUTPUT	tb-15-B23  	ALLOC   
			placed tb-15 batch-23 inside LOCAL_DRAM_POOL@2936832
[MEMTOOL] t = 222	pdp-1's	OUTPUT	tb-15-B24  	ALLOC   
			placed tb-15 batch-24 inside LOCAL_DRAM_POOL@2940928
[MEMTOOL] t = 223	pdp-1's	OUTPUT	tb-15-B25  	ALLOC   
			placed tb-15 batch-25 inside LOCAL_DRAM_POOL@2945024
[MEMTOOL] t = 224	pdp-1's	OUTPUT	tb-15-B26  	ALLOC   
			placed tb-15 batch-26 inside LOCAL_DRAM_POOL@2949120
[MEMTOOL] t = 225	pdp-1's	OUTPUT	tb-15-B27  	ALLOC   
			placed tb-15 batch-27 inside LOCAL_DRAM_POOL@2953216
[MEMTOOL] t = 226	pdp-1's	OUTPUT	tb-15-B28  	ALLOC   
			placed tb-15 batch-28 inside LOCAL_DRAM_POOL@2957312
[MEMTOOL] t = 227	pdp-1's	OUTPUT	tb-15-B29  	ALLOC   
			placed tb-15 batch-29 inside LOCAL_DRAM_POOL@2961408
[MEMTOOL] t = 228	pdp-1's	OUTPUT	tb-15-B3 	ALLOC   
			placed tb-15 batch-30 inside LOCAL_DRAM_POOL@2965504
[MEMTOOL] t = 229	pdp-1's	OUTPUT	tb-15-B31  	ALLOC   
			placed tb-15 batch-31 inside LOCAL_DRAM_POOL@2969600
[MEMTOOL] t = 230	pdp-1's	OUTPUT	tb-15-B32  	ALLOC   
			placed tb-15 batch-32 inside LOCAL_DRAM_POOL@2973696
[MEMTOOL] t = 231	pdp-1's	OUTPUT	tb-15-B33  	ALLOC   
			placed tb-15 batch-33 inside LOCAL_DRAM_POOL@2977792
[MEMTOOL] t = 232	pdp-1's	OUTPUT	tb-15-B34  	ALLOC   
			placed tb-15 batch-34 inside LOCAL_DRAM_POOL@2981888
[MEMTOOL] t = 233	pdp-1's	OUTPUT	tb-15-B35  	ALLOC   
			placed tb-15 batch-35 inside LOCAL_DRAM_POOL@2985984
[MEMTOOL] t = 234	pdp-1's	OUTPUT	tb-15-B36  	ALLOC   
			placed tb-15 batch-36 inside LOCAL_DRAM_POOL@2990080
[MEMTOOL] t = 235	pdp-1's	OUTPUT	tb-15-B37  	ALLOC   
			placed tb-15 batch-37 inside LOCAL_DRAM_POOL@2994176
[MEMTOOL] t = 236	pdp-1's	OUTPUT	tb-15-B38  	ALLOC   
			placed tb-15 batch-38 inside LOCAL_DRAM_POOL@2998272
[MEMTOOL] t = 237	pdp-1's	OUTPUT	tb-15-B39  	ALLOC   
			placed tb-15 batch-39 inside LOCAL_DRAM_POOL@3002368
[MEMTOOL] t = 238	pdp-1's	OUTPUT	tb-15-B4 	ALLOC   
			placed tb-15 batch-40 inside LOCAL_DRAM_POOL@3006464
[MEMTOOL] t = 239	pdp-1's	OUTPUT	tb-15-B41  	ALLOC   
			placed tb-15 batch-41 inside LOCAL_DRAM_POOL@3010560
[MEMTOOL] t = 240	pdp-1's	OUTPUT	tb-15-B42  	ALLOC   
			placed tb-15 batch-42 inside LOCAL_DRAM_POOL@3014656
[MEMTOOL] t = 241	pdp-1's	OUTPUT	tb-15-B43  	ALLOC   
			placed tb-15 batch-43 inside LOCAL_DRAM_POOL@3018752
[MEMTOOL] t = 242	pdp-1's	OUTPUT	tb-15-B44  	ALLOC   
			placed tb-15 batch-44 inside LOCAL_DRAM_POOL@3022848
[MEMTOOL] t = 243	pdp-1's	OUTPUT	tb-15-B45  	ALLOC   
			placed tb-15 batch-45 inside LOCAL_DRAM_POOL@3026944
[MEMTOOL] t = 244	pdp-1's	OUTPUT	tb-15-B46  	ALLOC   
			placed tb-15 batch-46 inside LOCAL_DRAM_POOL@3031040
[MEMTOOL] t = 245	pdp-1's	OUTPUT	tb-15-B47  	ALLOC   
			placed tb-15 batch-47 inside LOCAL_DRAM_POOL@3035136
[MEMTOOL] t = 246	pdp-1's	OUTPUT	tb-15-B48  	ALLOC   
			placed tb-15 batch-48 inside LOCAL_DRAM_POOL@3039232
[MEMTOOL] t = 247	pdp-1's	OUTPUT	tb-15-B49  	ALLOC   
			placed tb-15 batch-49 inside LOCAL_DRAM_POOL@3043328
[MEMTOOL] t = 248	pdp-1's	OUTPUT	tb-15-B5 	ALLOC   
			placed tb-15 batch-50 inside LOCAL_DRAM_POOL@3047424
[MEMTOOL] t = 249	pdp-1's	OUTPUT	tb-15-B51  	ALLOC   
			placed tb-15 batch-51 inside LOCAL_DRAM_POOL@3051520
[MEMTOOL] t = 250	pdp-1's	OUTPUT	tb-15-B52  	ALLOC   
			placed tb-15 batch-52 inside LOCAL_DRAM_POOL@3055616
[MEMTOOL] t = 251	pdp-1's	OUTPUT	tb-15-B53  	ALLOC   
			placed tb-15 batch-53 inside LOCAL_DRAM_POOL@3059712
[MEMTOOL] t = 252	pdp-1's	OUTPUT	tb-15-B54  	ALLOC   
			placed tb-15 batch-54 inside LOCAL_DRAM_POOL@3063808
[MEMTOOL] t = 253	pdp-1's	OUTPUT	tb-15-B55  	ALLOC   
			placed tb-15 batch-55 inside LOCAL_DRAM_POOL@3067904
[MEMTOOL] t = 254	pdp-1's	OUTPUT	tb-15-B56  	ALLOC   
			placed tb-15 batch-56 inside LOCAL_DRAM_POOL@3072000
[MEMTOOL] t = 255	pdp-1's	OUTPUT	tb-15-B57  	ALLOC   
			placed tb-15 batch-57 inside LOCAL_DRAM_POOL@3076096
[MEMTOOL] t = 256	pdp-1's	OUTPUT	tb-15-B58  	ALLOC   
			placed tb-15 batch-58 inside LOCAL_DRAM_POOL@3080192
[MEMTOOL] t = 257	pdp-1's	OUTPUT	tb-15-B59  	ALLOC   
			placed tb-15 batch-59 inside LOCAL_DRAM_POOL@3084288
[MEMTOOL] t = 258	pdp-1's	OUTPUT	tb-15-B6 	ALLOC   
			placed tb-15 batch-60 inside LOCAL_DRAM_POOL@3088384
[MEMTOOL] t = 259	pdp-1's	OUTPUT	tb-15-B61  	ALLOC   
			placed tb-15 batch-61 inside LOCAL_DRAM_POOL@3092480
[MEMTOOL] t = 260	pdp-1's	OUTPUT	tb-15-B62  	ALLOC   
			placed tb-15 batch-62 inside LOCAL_DRAM_POOL@3096576
[MEMTOOL] t = 261	pdp-1's	OUTPUT	tb-15-B63  	ALLOC   
			placed tb-15 batch-63 inside LOCAL_DRAM_POOL@3100672
	done node=pdp-1 rc=0
	node=fc-0 anno=0.384 in=[tsd-15] aux=[tsd-5] io=[] out=[tsd-16]
		tsd=tsd-16 (stream tensor)
			deallocating tsd-14/tb-14@0x7f5a9c1f4010
[MEMTOOL] t = 262	tb-14-B0[1;32m	DEALLOC   
		resolve placement/alloc for tsd=tsd-5/tb-5 aux=1 pooling=1
[MEMTOOL] t = 263	fc-0's	AUX	tb-5-B 	ALLOC   
			placed tb-5 batch-0 inside GLOBAL_DRAM_POOL@524288
			placed tb-5 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-5 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-5 set content pooled=1
	done node=fc-0 rc=0
	node=bias-2 anno=0.448 in=[tsd-16] aux=[tsd-6] io=[] out=[tsd-19]
		tsd=tsd-16 (stream tensor)
		resolve placement/alloc for tsd=tsd-6/tb-6 aux=1 pooling=1
[MEMTOOL] t = 264	bias-2's	AUX	tb-6-B 	ALLOC   
			placed tb-6 batch-0 inside GLOBAL_DRAM_POOL@12288
			placed tb-6 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-6 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-6 set content pooled=1
		resolve placement/alloc for tsd=tsd-19/tb-19 aux=0 pooling=1
[MEMTOOL] t = 265	bias-2's	OUTPUT	tb-19-B 	ALLOC   
			placed tb-19 batch-0 inside LOCAL_DRAM_POOL@0
[MEMTOOL] t = 266	bias-2's	OUTPUT	tb-19-B1  	ALLOC   
			placed tb-19 batch-1 inside LOCAL_DRAM_POOL@3104768
[MEMTOOL] t = 267	bias-2's	OUTPUT	tb-19-B2  	ALLOC   
			placed tb-19 batch-2 inside LOCAL_DRAM_POOL@3108864
[MEMTOOL] t = 268	bias-2's	OUTPUT	tb-19-B3  	ALLOC   
			placed tb-19 batch-3 inside LOCAL_DRAM_POOL@3112960
[MEMTOOL] t = 269	bias-2's	OUTPUT	tb-19-B4  	ALLOC   
			placed tb-19 batch-4 inside LOCAL_DRAM_POOL@3117056
[MEMTOOL] t = 270	bias-2's	OUTPUT	tb-19-B5  	ALLOC   
			placed tb-19 batch-5 inside LOCAL_DRAM_POOL@3121152
[MEMTOOL] t = 271	bias-2's	OUTPUT	tb-19-B6  	ALLOC   
			placed tb-19 batch-6 inside LOCAL_DRAM_POOL@3125248
[MEMTOOL] t = 272	bias-2's	OUTPUT	tb-19-B7  	ALLOC   
			placed tb-19 batch-7 inside LOCAL_DRAM_POOL@3129344
[MEMTOOL] t = 273	bias-2's	OUTPUT	tb-19-B8  	ALLOC   
			placed tb-19 batch-8 inside LOCAL_DRAM_POOL@3133440
[MEMTOOL] t = 274	bias-2's	OUTPUT	tb-19-B9  	ALLOC   
			placed tb-19 batch-9 inside LOCAL_DRAM_POOL@3137536
[MEMTOOL] t = 275	bias-2's	OUTPUT	tb-19-B1 	ALLOC   
			placed tb-19 batch-10 inside LOCAL_DRAM_POOL@3141632
[MEMTOOL] t = 276	bias-2's	OUTPUT	tb-19-B11  	ALLOC   
			placed tb-19 batch-11 inside LOCAL_DRAM_POOL@3145728
[MEMTOOL] t = 277	bias-2's	OUTPUT	tb-19-B12  	ALLOC   
			placed tb-19 batch-12 inside LOCAL_DRAM_POOL@3149824
[MEMTOOL] t = 278	bias-2's	OUTPUT	tb-19-B13  	ALLOC   
			placed tb-19 batch-13 inside LOCAL_DRAM_POOL@3153920
[MEMTOOL] t = 279	bias-2's	OUTPUT	tb-19-B14  	ALLOC   
			placed tb-19 batch-14 inside LOCAL_DRAM_POOL@3158016
[MEMTOOL] t = 280	bias-2's	OUTPUT	tb-19-B15  	ALLOC   
			placed tb-19 batch-15 inside LOCAL_DRAM_POOL@3162112
[MEMTOOL] t = 281	bias-2's	OUTPUT	tb-19-B16  	ALLOC   
			placed tb-19 batch-16 inside LOCAL_DRAM_POOL@3166208
[MEMTOOL] t = 282	bias-2's	OUTPUT	tb-19-B17  	ALLOC   
			placed tb-19 batch-17 inside LOCAL_DRAM_POOL@3170304
[MEMTOOL] t = 283	bias-2's	OUTPUT	tb-19-B18  	ALLOC   
			placed tb-19 batch-18 inside LOCAL_DRAM_POOL@3174400
[MEMTOOL] t = 284	bias-2's	OUTPUT	tb-19-B19  	ALLOC   
			placed tb-19 batch-19 inside LOCAL_DRAM_POOL@3178496
[MEMTOOL] t = 285	bias-2's	OUTPUT	tb-19-B2 	ALLOC   
			placed tb-19 batch-20 inside LOCAL_DRAM_POOL@3182592
[MEMTOOL] t = 286	bias-2's	OUTPUT	tb-19-B21  	ALLOC   
			placed tb-19 batch-21 inside LOCAL_DRAM_POOL@3186688
[MEMTOOL] t = 287	bias-2's	OUTPUT	tb-19-B22  	ALLOC   
			placed tb-19 batch-22 inside LOCAL_DRAM_POOL@3190784
[MEMTOOL] t = 288	bias-2's	OUTPUT	tb-19-B23  	ALLOC   
			placed tb-19 batch-23 inside LOCAL_DRAM_POOL@3194880
[MEMTOOL] t = 289	bias-2's	OUTPUT	tb-19-B24  	ALLOC   
			placed tb-19 batch-24 inside LOCAL_DRAM_POOL@3198976
[MEMTOOL] t = 290	bias-2's	OUTPUT	tb-19-B25  	ALLOC   
			placed tb-19 batch-25 inside LOCAL_DRAM_POOL@3203072
[MEMTOOL] t = 291	bias-2's	OUTPUT	tb-19-B26  	ALLOC   
			placed tb-19 batch-26 inside LOCAL_DRAM_POOL@3207168
[MEMTOOL] t = 292	bias-2's	OUTPUT	tb-19-B27  	ALLOC   
			placed tb-19 batch-27 inside LOCAL_DRAM_POOL@3211264
[MEMTOOL] t = 293	bias-2's	OUTPUT	tb-19-B28  	ALLOC   
			placed tb-19 batch-28 inside LOCAL_DRAM_POOL@3215360
[MEMTOOL] t = 294	bias-2's	OUTPUT	tb-19-B29  	ALLOC   
			placed tb-19 batch-29 inside LOCAL_DRAM_POOL@3219456
[MEMTOOL] t = 295	bias-2's	OUTPUT	tb-19-B3 	ALLOC   
			placed tb-19 batch-30 inside LOCAL_DRAM_POOL@3223552
[MEMTOOL] t = 296	bias-2's	OUTPUT	tb-19-B31  	ALLOC   
			placed tb-19 batch-31 inside LOCAL_DRAM_POOL@3227648
[MEMTOOL] t = 297	bias-2's	OUTPUT	tb-19-B32  	ALLOC   
			placed tb-19 batch-32 inside LOCAL_DRAM_POOL@3231744
[MEMTOOL] t = 298	bias-2's	OUTPUT	tb-19-B33  	ALLOC   
			placed tb-19 batch-33 inside LOCAL_DRAM_POOL@3235840
[MEMTOOL] t = 299	bias-2's	OUTPUT	tb-19-B34  	ALLOC   
			placed tb-19 batch-34 inside LOCAL_DRAM_POOL@3239936
[MEMTOOL] t = 300	bias-2's	OUTPUT	tb-19-B35  	ALLOC   
			placed tb-19 batch-35 inside LOCAL_DRAM_POOL@3244032
[MEMTOOL] t = 301	bias-2's	OUTPUT	tb-19-B36  	ALLOC   
			placed tb-19 batch-36 inside LOCAL_DRAM_POOL@3248128
[MEMTOOL] t = 302	bias-2's	OUTPUT	tb-19-B37  	ALLOC   
			placed tb-19 batch-37 inside LOCAL_DRAM_POOL@3252224
[MEMTOOL] t = 303	bias-2's	OUTPUT	tb-19-B38  	ALLOC   
			placed tb-19 batch-38 inside LOCAL_DRAM_POOL@3256320
[MEMTOOL] t = 304	bias-2's	OUTPUT	tb-19-B39  	ALLOC   
			placed tb-19 batch-39 inside LOCAL_DRAM_POOL@3260416
[MEMTOOL] t = 305	bias-2's	OUTPUT	tb-19-B4 	ALLOC   
			placed tb-19 batch-40 inside LOCAL_DRAM_POOL@3264512
[MEMTOOL] t = 306	bias-2's	OUTPUT	tb-19-B41  	ALLOC   
			placed tb-19 batch-41 inside LOCAL_DRAM_POOL@3268608
[MEMTOOL] t = 307	bias-2's	OUTPUT	tb-19-B42  	ALLOC   
			placed tb-19 batch-42 inside LOCAL_DRAM_POOL@3272704
[MEMTOOL] t = 308	bias-2's	OUTPUT	tb-19-B43  	ALLOC   
			placed tb-19 batch-43 inside LOCAL_DRAM_POOL@3276800
[MEMTOOL] t = 309	bias-2's	OUTPUT	tb-19-B44  	ALLOC   
			placed tb-19 batch-44 inside LOCAL_DRAM_POOL@3280896
[MEMTOOL] t = 310	bias-2's	OUTPUT	tb-19-B45  	ALLOC   
			placed tb-19 batch-45 inside LOCAL_DRAM_POOL@3284992
[MEMTOOL] t = 311	bias-2's	OUTPUT	tb-19-B46  	ALLOC   
			placed tb-19 batch-46 inside LOCAL_DRAM_POOL@3289088
[MEMTOOL] t = 312	bias-2's	OUTPUT	tb-19-B47  	ALLOC   
			placed tb-19 batch-47 inside LOCAL_DRAM_POOL@3293184
[MEMTOOL] t = 313	bias-2's	OUTPUT	tb-19-B48  	ALLOC   
			placed tb-19 batch-48 inside LOCAL_DRAM_POOL@3297280
[MEMTOOL] t = 314	bias-2's	OUTPUT	tb-19-B49  	ALLOC   
			placed tb-19 batch-49 inside LOCAL_DRAM_POOL@3301376
[MEMTOOL] t = 315	bias-2's	OUTPUT	tb-19-B5 	ALLOC   
			placed tb-19 batch-50 inside LOCAL_DRAM_POOL@3305472
[MEMTOOL] t = 316	bias-2's	OUTPUT	tb-19-B51  	ALLOC   
			placed tb-19 batch-51 inside LOCAL_DRAM_POOL@3309568
[MEMTOOL] t = 317	bias-2's	OUTPUT	tb-19-B52  	ALLOC   
			placed tb-19 batch-52 inside LOCAL_DRAM_POOL@3313664
[MEMTOOL] t = 318	bias-2's	OUTPUT	tb-19-B53  	ALLOC   
			placed tb-19 batch-53 inside LOCAL_DRAM_POOL@3317760
[MEMTOOL] t = 319	bias-2's	OUTPUT	tb-19-B54  	ALLOC   
			placed tb-19 batch-54 inside LOCAL_DRAM_POOL@3321856
[MEMTOOL] t = 320	bias-2's	OUTPUT	tb-19-B55  	ALLOC   
			placed tb-19 batch-55 inside LOCAL_DRAM_POOL@3325952
[MEMTOOL] t = 321	bias-2's	OUTPUT	tb-19-B56  	ALLOC   
			placed tb-19 batch-56 inside LOCAL_DRAM_POOL@3330048
[MEMTOOL] t = 322	bias-2's	OUTPUT	tb-19-B57  	ALLOC   
			placed tb-19 batch-57 inside LOCAL_DRAM_POOL@3334144
[MEMTOOL] t = 323	bias-2's	OUTPUT	tb-19-B58  	ALLOC   
			placed tb-19 batch-58 inside LOCAL_DRAM_POOL@3338240
[MEMTOOL] t = 324	bias-2's	OUTPUT	tb-19-B59  	ALLOC   
			placed tb-19 batch-59 inside LOCAL_DRAM_POOL@3342336
[MEMTOOL] t = 325	bias-2's	OUTPUT	tb-19-B6 	ALLOC   
			placed tb-19 batch-60 inside LOCAL_DRAM_POOL@3346432
[MEMTOOL] t = 326	bias-2's	OUTPUT	tb-19-B61  	ALLOC   
			placed tb-19 batch-61 inside LOCAL_DRAM_POOL@3350528
[MEMTOOL] t = 327	bias-2's	OUTPUT	tb-19-B62  	ALLOC   
			placed tb-19 batch-62 inside LOCAL_DRAM_POOL@3354624
[MEMTOOL] t = 328	bias-2's	OUTPUT	tb-19-B63  	ALLOC   
			placed tb-19 batch-63 inside LOCAL_DRAM_POOL@3358720
	done node=bias-2 rc=0
	node=fc-1 anno=0.512 in=[tsd-19] aux=[tsd-8] io=[] out=[tsd-20]
		tsd=tsd-20 (stream tensor)
			deallocating tsd-15/tb-15@0x7f5a9c3f4010
[MEMTOOL] t = 329	tb-15-B0[1;32m	DEALLOC   
		resolve placement/alloc for tsd=tsd-8/tb-8 aux=1 pooling=1
[MEMTOOL] t = 330	fc-1's	AUX	tb-8-B 	ALLOC   
			placed tb-8 batch-0 inside GLOBAL_DRAM_POOL@16384
			placed tb-8 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-8 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-8 set content pooled=1
	done node=fc-1 rc=0
	node=bias-3 anno=0.576 in=[tsd-20] aux=[tsd-9] io=[] out=[tsd-21]
		tsd=tsd-20 (stream tensor)
		resolve placement/alloc for tsd=tsd-9/tb-9 aux=1 pooling=1
[MEMTOOL] t = 331	bias-3's	AUX	tb-9-B 	ALLOC   
			placed tb-9 batch-0 inside GLOBAL_DRAM_POOL@24576
			placed tb-9 batch-1 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-2 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-3 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-4 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-5 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-6 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-7 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-8 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-9 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-10 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-11 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-12 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-13 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-14 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-15 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-16 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-17 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-18 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-19 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-20 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-21 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-22 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-23 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-24 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-25 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-26 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-27 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-28 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-29 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-30 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-31 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-32 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-33 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-34 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-35 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-36 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-37 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-38 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-39 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-40 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-41 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-42 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-43 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-44 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-45 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-46 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-47 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-48 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-49 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-50 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-51 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-52 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-53 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-54 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-55 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-56 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-57 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-58 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-59 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-60 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-61 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-62 inside GLOBAL_DRAM_POOL@0
			placed tb-9 batch-63 inside GLOBAL_DRAM_POOL@0
			tsd=tsd-9 set content pooled=1
		resolve placement/alloc for tsd=tsd-21/tb-21 aux=0 pooling=1
[MEMTOOL] t = 332	bias-3's	OUTPUT	tb-21-B 	ALLOC   
			placed tb-21 batch-0 inside LOCAL_DRAM_POOL@2097152
[MEMTOOL] t = 333	bias-3's	OUTPUT	tb-21-B1  	ALLOC   
			placed tb-21 batch-1 inside LOCAL_DRAM_POOL@3362816
[MEMTOOL] t = 334	bias-3's	OUTPUT	tb-21-B2  	ALLOC   
			placed tb-21 batch-2 inside LOCAL_DRAM_POOL@3366912
[MEMTOOL] t = 335	bias-3's	OUTPUT	tb-21-B3  	ALLOC   
			placed tb-21 batch-3 inside LOCAL_DRAM_POOL@3371008
[MEMTOOL] t = 336	bias-3's	OUTPUT	tb-21-B4  	ALLOC   
			placed tb-21 batch-4 inside LOCAL_DRAM_POOL@3375104
[MEMTOOL] t = 337	bias-3's	OUTPUT	tb-21-B5  	ALLOC   
			placed tb-21 batch-5 inside LOCAL_DRAM_POOL@3379200
[MEMTOOL] t = 338	bias-3's	OUTPUT	tb-21-B6  	ALLOC   
			placed tb-21 batch-6 inside LOCAL_DRAM_POOL@3383296
[MEMTOOL] t = 339	bias-3's	OUTPUT	tb-21-B7  	ALLOC   
			placed tb-21 batch-7 inside LOCAL_DRAM_POOL@3387392
[MEMTOOL] t = 340	bias-3's	OUTPUT	tb-21-B8  	ALLOC   
			placed tb-21 batch-8 inside LOCAL_DRAM_POOL@3391488
[MEMTOOL] t = 341	bias-3's	OUTPUT	tb-21-B9  	ALLOC   
			placed tb-21 batch-9 inside LOCAL_DRAM_POOL@3395584
[MEMTOOL] t = 342	bias-3's	OUTPUT	tb-21-B1 	ALLOC   
			placed tb-21 batch-10 inside LOCAL_DRAM_POOL@3399680
[MEMTOOL] t = 343	bias-3's	OUTPUT	tb-21-B11  	ALLOC   
			placed tb-21 batch-11 inside LOCAL_DRAM_POOL@3403776
[MEMTOOL] t = 344	bias-3's	OUTPUT	tb-21-B12  	ALLOC   
			placed tb-21 batch-12 inside LOCAL_DRAM_POOL@3407872
[MEMTOOL] t = 345	bias-3's	OUTPUT	tb-21-B13  	ALLOC   
			placed tb-21 batch-13 inside LOCAL_DRAM_POOL@3411968
[MEMTOOL] t = 346	bias-3's	OUTPUT	tb-21-B14  	ALLOC   
			placed tb-21 batch-14 inside LOCAL_DRAM_POOL@3416064
[MEMTOOL] t = 347	bias-3's	OUTPUT	tb-21-B15  	ALLOC   
			placed tb-21 batch-15 inside LOCAL_DRAM_POOL@3420160
[MEMTOOL] t = 348	bias-3's	OUTPUT	tb-21-B16  	ALLOC   
			placed tb-21 batch-16 inside LOCAL_DRAM_POOL@3424256
[MEMTOOL] t = 349	bias-3's	OUTPUT	tb-21-B17  	ALLOC   
			placed tb-21 batch-17 inside LOCAL_DRAM_POOL@3428352
[MEMTOOL] t = 350	bias-3's	OUTPUT	tb-21-B18  	ALLOC   
			placed tb-21 batch-18 inside LOCAL_DRAM_POOL@3432448
[MEMTOOL] t = 351	bias-3's	OUTPUT	tb-21-B19  	ALLOC   
			placed tb-21 batch-19 inside LOCAL_DRAM_POOL@3436544
[MEMTOOL] t = 352	bias-3's	OUTPUT	tb-21-B2 	ALLOC   
			placed tb-21 batch-20 inside LOCAL_DRAM_POOL@3440640
[MEMTOOL] t = 353	bias-3's	OUTPUT	tb-21-B21  	ALLOC   
			placed tb-21 batch-21 inside LOCAL_DRAM_POOL@3444736
[MEMTOOL] t = 354	bias-3's	OUTPUT	tb-21-B22  	ALLOC   
			placed tb-21 batch-22 inside LOCAL_DRAM_POOL@3448832
[MEMTOOL] t = 355	bias-3's	OUTPUT	tb-21-B23  	ALLOC   
			placed tb-21 batch-23 inside LOCAL_DRAM_POOL@3452928
[MEMTOOL] t = 356	bias-3's	OUTPUT	tb-21-B24  	ALLOC   
			placed tb-21 batch-24 inside LOCAL_DRAM_POOL@3457024
[MEMTOOL] t = 357	bias-3's	OUTPUT	tb-21-B25  	ALLOC   
			placed tb-21 batch-25 inside LOCAL_DRAM_POOL@3461120
[MEMTOOL] t = 358	bias-3's	OUTPUT	tb-21-B26  	ALLOC   
			placed tb-21 batch-26 inside LOCAL_DRAM_POOL@3465216
[MEMTOOL] t = 359	bias-3's	OUTPUT	tb-21-B27  	ALLOC   
			placed tb-21 batch-27 inside LOCAL_DRAM_POOL@3469312
[MEMTOOL] t = 360	bias-3's	OUTPUT	tb-21-B28  	ALLOC   
			placed tb-21 batch-28 inside LOCAL_DRAM_POOL@3473408
[MEMTOOL] t = 361	bias-3's	OUTPUT	tb-21-B29  	ALLOC   
			placed tb-21 batch-29 inside LOCAL_DRAM_POOL@3477504
[MEMTOOL] t = 362	bias-3's	OUTPUT	tb-21-B3 	ALLOC   
			placed tb-21 batch-30 inside LOCAL_DRAM_POOL@3481600
[MEMTOOL] t = 363	bias-3's	OUTPUT	tb-21-B31  	ALLOC   
			placed tb-21 batch-31 inside LOCAL_DRAM_POOL@3485696
[MEMTOOL] t = 364	bias-3's	OUTPUT	tb-21-B32  	ALLOC   
			placed tb-21 batch-32 inside LOCAL_DRAM_POOL@3489792
[MEMTOOL] t = 365	bias-3's	OUTPUT	tb-21-B33  	ALLOC   
			placed tb-21 batch-33 inside LOCAL_DRAM_POOL@3493888
[MEMTOOL] t = 366	bias-3's	OUTPUT	tb-21-B34  	ALLOC   
			placed tb-21 batch-34 inside LOCAL_DRAM_POOL@3497984
[MEMTOOL] t = 367	bias-3's	OUTPUT	tb-21-B35  	ALLOC   
			placed tb-21 batch-35 inside LOCAL_DRAM_POOL@3502080
[MEMTOOL] t = 368	bias-3's	OUTPUT	tb-21-B36  	ALLOC   
			placed tb-21 batch-36 inside LOCAL_DRAM_POOL@3506176
[MEMTOOL] t = 369	bias-3's	OUTPUT	tb-21-B37  	ALLOC   
			placed tb-21 batch-37 inside LOCAL_DRAM_POOL@3510272
[MEMTOOL] t = 370	bias-3's	OUTPUT	tb-21-B38  	ALLOC   
			placed tb-21 batch-38 inside LOCAL_DRAM_POOL@3514368
[MEMTOOL] t = 371	bias-3's	OUTPUT	tb-21-B39  	ALLOC   
			placed tb-21 batch-39 inside LOCAL_DRAM_POOL@3518464
[MEMTOOL] t = 372	bias-3's	OUTPUT	tb-21-B4 	ALLOC   
			placed tb-21 batch-40 inside LOCAL_DRAM_POOL@3522560
[MEMTOOL] t = 373	bias-3's	OUTPUT	tb-21-B41  	ALLOC   
			placed tb-21 batch-41 inside LOCAL_DRAM_POOL@3526656
[MEMTOOL] t = 374	bias-3's	OUTPUT	tb-21-B42  	ALLOC   
			placed tb-21 batch-42 inside LOCAL_DRAM_POOL@3530752
[MEMTOOL] t = 375	bias-3's	OUTPUT	tb-21-B43  	ALLOC   
			placed tb-21 batch-43 inside LOCAL_DRAM_POOL@3534848
[MEMTOOL] t = 376	bias-3's	OUTPUT	tb-21-B44  	ALLOC   
			placed tb-21 batch-44 inside LOCAL_DRAM_POOL@3538944
[MEMTOOL] t = 377	bias-3's	OUTPUT	tb-21-B45  	ALLOC   
			placed tb-21 batch-45 inside LOCAL_DRAM_POOL@3543040
[MEMTOOL] t = 378	bias-3's	OUTPUT	tb-21-B46  	ALLOC   
			placed tb-21 batch-46 inside LOCAL_DRAM_POOL@3547136
[MEMTOOL] t = 379	bias-3's	OUTPUT	tb-21-B47  	ALLOC   
			placed tb-21 batch-47 inside LOCAL_DRAM_POOL@3551232
[MEMTOOL] t = 380	bias-3's	OUTPUT	tb-21-B48  	ALLOC   
			placed tb-21 batch-48 inside LOCAL_DRAM_POOL@3555328
[MEMTOOL] t = 381	bias-3's	OUTPUT	tb-21-B49  	ALLOC   
			placed tb-21 batch-49 inside LOCAL_DRAM_POOL@3559424
[MEMTOOL] t = 382	bias-3's	OUTPUT	tb-21-B5 	ALLOC   
			placed tb-21 batch-50 inside LOCAL_DRAM_POOL@3563520
[MEMTOOL] t = 383	bias-3's	OUTPUT	tb-21-B51  	ALLOC   
			placed tb-21 batch-51 inside LOCAL_DRAM_POOL@3567616
[MEMTOOL] t = 384	bias-3's	OUTPUT	tb-21-B52  	ALLOC   
			placed tb-21 batch-52 inside LOCAL_DRAM_POOL@3571712
[MEMTOOL] t = 385	bias-3's	OUTPUT	tb-21-B53  	ALLOC   
			placed tb-21 batch-53 inside LOCAL_DRAM_POOL@3575808
[MEMTOOL] t = 386	bias-3's	OUTPUT	tb-21-B54  	ALLOC   
			placed tb-21 batch-54 inside LOCAL_DRAM_POOL@3579904
[MEMTOOL] t = 387	bias-3's	OUTPUT	tb-21-B55  	ALLOC   
			placed tb-21 batch-55 inside LOCAL_DRAM_POOL@3584000
[MEMTOOL] t = 388	bias-3's	OUTPUT	tb-21-B56  	ALLOC   
			placed tb-21 batch-56 inside LOCAL_DRAM_POOL@3588096
[MEMTOOL] t = 389	bias-3's	OUTPUT	tb-21-B57  	ALLOC   
			placed tb-21 batch-57 inside LOCAL_DRAM_POOL@3592192
[MEMTOOL] t = 390	bias-3's	OUTPUT	tb-21-B58  	ALLOC   
			placed tb-21 batch-58 inside LOCAL_DRAM_POOL@3596288
[MEMTOOL] t = 391	bias-3's	OUTPUT	tb-21-B59  	ALLOC   
			placed tb-21 batch-59 inside LOCAL_DRAM_POOL@3600384
[MEMTOOL] t = 392	bias-3's	OUTPUT	tb-21-B6 	ALLOC   
			placed tb-21 batch-60 inside LOCAL_DRAM_POOL@3604480
[MEMTOOL] t = 393	bias-3's	OUTPUT	tb-21-B61  	ALLOC   
			placed tb-21 batch-61 inside LOCAL_DRAM_POOL@3608576
[MEMTOOL] t = 394	bias-3's	OUTPUT	tb-21-B62  	ALLOC   
			placed tb-21 batch-62 inside LOCAL_DRAM_POOL@3612672
[MEMTOOL] t = 395	bias-3's	OUTPUT	tb-21-B63  	ALLOC   
			placed tb-21 batch-63 inside LOCAL_DRAM_POOL@3616768
	done node=bias-3 rc=0
	node=cpu-sm-0 anno=1.0 in=[tsd-21] aux=[] io=[] out=[tsd-22]
		resolve placement/alloc for tsd=tsd-22/tb-22 aux=0 pooling=0
			placed tsd-22/tb-22 batch-0 inside DRAM @0
			placed tsd-22/tb-22 batch-1 inside DRAM @0
			placed tsd-22/tb-22 batch-2 inside DRAM @0
			placed tsd-22/tb-22 batch-3 inside DRAM @0
			placed tsd-22/tb-22 batch-4 inside DRAM @0
			placed tsd-22/tb-22 batch-5 inside DRAM @0
			placed tsd-22/tb-22 batch-6 inside DRAM @0
			placed tsd-22/tb-22 batch-7 inside DRAM @0
			placed tsd-22/tb-22 batch-8 inside DRAM @0
			placed tsd-22/tb-22 batch-9 inside DRAM @0
			placed tsd-22/tb-22 batch-10 inside DRAM @0
			placed tsd-22/tb-22 batch-11 inside DRAM @0
			placed tsd-22/tb-22 batch-12 inside DRAM @0
			placed tsd-22/tb-22 batch-13 inside DRAM @0
			placed tsd-22/tb-22 batch-14 inside DRAM @0
			placed tsd-22/tb-22 batch-15 inside DRAM @0
			placed tsd-22/tb-22 batch-16 inside DRAM @0
			placed tsd-22/tb-22 batch-17 inside DRAM @0
			placed tsd-22/tb-22 batch-18 inside DRAM @0
			placed tsd-22/tb-22 batch-19 inside DRAM @0
			placed tsd-22/tb-22 batch-20 inside DRAM @0
			placed tsd-22/tb-22 batch-21 inside DRAM @0
			placed tsd-22/tb-22 batch-22 inside DRAM @0
			placed tsd-22/tb-22 batch-23 inside DRAM @0
			placed tsd-22/tb-22 batch-24 inside DRAM @0
			placed tsd-22/tb-22 batch-25 inside DRAM @0
			placed tsd-22/tb-22 batch-26 inside DRAM @0
			placed tsd-22/tb-22 batch-27 inside DRAM @0
			placed tsd-22/tb-22 batch-28 inside DRAM @0
			placed tsd-22/tb-22 batch-29 inside DRAM @0
			placed tsd-22/tb-22 batch-30 inside DRAM @0
			placed tsd-22/tb-22 batch-31 inside DRAM @0
			placed tsd-22/tb-22 batch-32 inside DRAM @0
			placed tsd-22/tb-22 batch-33 inside DRAM @0
			placed tsd-22/tb-22 batch-34 inside DRAM @0
			placed tsd-22/tb-22 batch-35 inside DRAM @0
			placed tsd-22/tb-22 batch-36 inside DRAM @0
			placed tsd-22/tb-22 batch-37 inside DRAM @0
			placed tsd-22/tb-22 batch-38 inside DRAM @0
			placed tsd-22/tb-22 batch-39 inside DRAM @0
			placed tsd-22/tb-22 batch-40 inside DRAM @0
			placed tsd-22/tb-22 batch-41 inside DRAM @0
			placed tsd-22/tb-22 batch-42 inside DRAM @0
			placed tsd-22/tb-22 batch-43 inside DRAM @0
			placed tsd-22/tb-22 batch-44 inside DRAM @0
			placed tsd-22/tb-22 batch-45 inside DRAM @0
			placed tsd-22/tb-22 batch-46 inside DRAM @0
			placed tsd-22/tb-22 batch-47 inside DRAM @0
			placed tsd-22/tb-22 batch-48 inside DRAM @0
			placed tsd-22/tb-22 batch-49 inside DRAM @0
			placed tsd-22/tb-22 batch-50 inside DRAM @0
			placed tsd-22/tb-22 batch-51 inside DRAM @0
			placed tsd-22/tb-22 batch-52 inside DRAM @0
			placed tsd-22/tb-22 batch-53 inside DRAM @0
			placed tsd-22/tb-22 batch-54 inside DRAM @0
			placed tsd-22/tb-22 batch-55 inside DRAM @0
			placed tsd-22/tb-22 batch-56 inside DRAM @0
			placed tsd-22/tb-22 batch-57 inside DRAM @0
			placed tsd-22/tb-22 batch-58 inside DRAM @0
			placed tsd-22/tb-22 batch-59 inside DRAM @0
			placed tsd-22/tb-22 batch-60 inside DRAM @0
			placed tsd-22/tb-22 batch-61 inside DRAM @0
			placed tsd-22/tb-22 batch-62 inside DRAM @0
			placed tsd-22/tb-22 batch-63 inside DRAM @0
	done node=cpu-sm-0 rc=0
end memory resolver
	 <xxx:end>resolveMemory
	 <xxx:begin>dumpEmittedGraph
printGraph: Final
		n-0:dc-conv-0/conv1:	(in)e-0[64x4x28x28][tsd-1][tt-1], 	(Aux)e-9[20x20x5x1][tsd-0][tt-4], 	(out)e-11[1x20x24x24][tsd-10][tt-8], 
		n-1:bias-0/conv1:	(Aux)e-10[1x20x1x1][tsd-2][tt-5], 	(in)e-11[1x20x24x24][tsd-10][tt-8], 	(out)e-1[1x20x24x24][tsd-11][tt-3], 
		n-2:pdp-0/pool1:	(in)e-1[1x20x24x24][tsd-11][tt-3], 	(out)e-2[1x20x12x12][tsd-12][tt-3], 
		n-3:dc-conv-1/conv2:	(in)e-2[1x20x12x12][tsd-12][tt-3], 	(Aux)e-12[50x20x5x5][tsd-3][tt-4], 	(out)e-14[1x50x8x8][tsd-13][tt-8], 
		n-4:bias-1/conv2:	(Aux)e-13[1x50x1x1][tsd-4][tt-5], 	(in)e-14[1x50x8x8][tsd-13][tt-8], 	(out)e-3[1x50x8x8][tsd-14][tt-3], 
		n-5:pdp-1/pool2:	(in)e-3[1x50x8x8][tsd-14][tt-3], 	(out)e-4[1x50x4x4][tsd-15][tt-3], 
		n-6:fc-0/ip1:	(in)e-4[1x50x4x4][tsd-15][tt-3], 	(Aux)e-15[500x50x4x4][tsd-5][tt-4], 	(out)e-17[1x500x1x1][tsd-16][tt-8], 
		n-7:bias-2/ip1:	(Aux)e-16[1x500x1x1][tsd-6][tt-5], 	(in)e-17[1x500x1x1][tsd-16][tt-8], 	(out)e-6[1x500x1x1][tsd-19][tt-3], 
		n-10:fc-1/ip2:	(in)e-6[1x500x1x1][tsd-19][tt-3], 	(Aux)e-20[10x500x1x1][tsd-8][tt-4], 	(out)e-22[1x10x1x1][tsd-20][tt-8], 
		n-11:bias-3/ip2:	(Aux)e-21[1x10x1x1][tsd-9][tt-5], 	(in)e-22[1x10x1x1][tsd-20][tt-8], 	(out)e-7[1x10x1x1][tsd-21][tt-3], 
		n-12:cpu-sm-0/prob:	(in)e-7[1x10x1x1][tsd-21][tt-3], 	(out)e-8[64x10x1x1][tsd-22][tt-2], 
	 <xxx:end>dumpEmittedGraph
	 <xxx:begin>emit

compiler targeting dla (fw) interface 0.12
compiler targeting emu (cpu) interface 0.0

(Pool) Memory list entry=1 size=925696 used=924288 domain=0 flags=3
	content: tb-2 @ 4096
	content: tb-3 @ 32768
	content: tb-0 @ 0
	content: tb-4 @ 8192
	content: tb-5 @ 524288
	content: tb-6 @ 12288
	content: tb-8 @ 16384
	content: tb-9 @ 24576
(Pool) Memory list entry=2 size=3620864 used=3616800 domain=0 flags=1

create tensor desc precision=1 category=1 sf=12
	name         : data
	n,c,h,w      : 64,4,28,28
	data format  : 2
	data type    : 4
	data category: 0
	pixel format : 12
	pixel mapping: 0
	strides  : 1 128 0 0 0 0 0 0
(Bindable)(Buffer) Memory list entry for tbd=tb-1:0 : 0 size=229376 domain=0 flags=5

create tensor desc precision=1 category=3 sf=63
	name         : prob
	n,c,h,w      : 64,10,1,1
	data format  : 3
	data type    : 4
	data category: 2
	pixel format : 36
	pixel mapping: 0
	strides  : 1 32 32 0 0 0 0 0
(Bindable)(Buffer) Memory list entry for tbd=tb-22:0 : 0 size=2048 domain=0 flags=9

(Surface) Address list entry for tsd=tsd-0/tb-0:0 -> 1 offset=0 size=2048
(Surface) Address list entry for tsd=tsd-1/tb-1:0 -> 3 offset=0 size=229376
(Surface) Address list entry for tsd=tsd-1/tb-1:63 -> 3 offset=0 size=229376
(Surface) Address list entry for tsd=tsd-11/tb-11:0 -> 2 offset=0 size=18432
(Surface) Address list entry for tsd=tsd-11/tb-11:63 -> 2 offset=0 size=18432
(Surface) Address list entry for tsd=tsd-12/tb-12:0 -> 2 offset=2097152 size=4608
(Surface) Address list entry for tsd=tsd-12/tb-12:63 -> 2 offset=2097152 size=4608
(Surface) Address list entry for tsd=tsd-14/tb-14:0 -> 2 offset=0 size=4096
(Surface) Address list entry for tsd=tsd-14/tb-14:63 -> 2 offset=0 size=4096
(Surface) Address list entry for tsd=tsd-15/tb-15:0 -> 2 offset=2097152 size=1024
(Surface) Address list entry for tsd=tsd-15/tb-15:63 -> 2 offset=2097152 size=1024
(Surface) Address list entry for tsd=tsd-19/tb-19:0 -> 2 offset=0 size=512
(Surface) Address list entry for tsd=tsd-19/tb-19:63 -> 2 offset=0 size=512
(Surface) Address list entry for tsd=tsd-2/tb-2:0 -> 1 offset=4096 size=40
(Surface) Address list entry for tsd=tsd-21/tb-21:0 -> 2 offset=2097152 size=32
(Surface) Address list entry for tsd=tsd-21/tb-21:63 -> 2 offset=2097152 size=32
(Surface) Address list entry for tsd=tsd-22/tb-22:0 -> 67 offset=0 size=2048
(Surface) Address list entry for tsd=tsd-22/tb-22:63 -> 67 offset=0 size=2048
(Surface) Address list entry for tsd=tsd-3/tb-3:0 -> 1 offset=32768 size=25088
(Surface) Address list entry for tsd=tsd-4/tb-4:0 -> 1 offset=8192 size=100
(Surface) Address list entry for tsd=tsd-5/tb-5:0 -> 1 offset=524288 size=400000
(Surface) Address list entry for tsd=tsd-6/tb-6:0 -> 1 offset=12288 size=1000
(Surface) Address list entry for tsd=tsd-8/tb-8:0 -> 1 offset=16384 size=5120
(Surface) Address list entry for tsd=tsd-9/tb-9:0 -> 1 offset=24576 size=20

emit discovered 2 tasks
the initial mem list size is  4 entries
the initial addr list size is 130 entries
task_id=0 has 10 op slots and 64 batches 
	address list task context at [131, 137)
data cube access by tsd:batch=tsd-1:0 id[offs]=3
data cube access by tsd:batch=tsd-0:0 id[offs]=1
Convolution node @ op_slot = 0 batch_id = 0
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 1
	src tsd:tsd-1
	src addr=3
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:1 id[offs]=4
data cube access by tsd:batch=tsd-0:1 id[offs]=1
Convolution node @ op_slot = 1 batch_id = 1
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=4
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:2 id[offs]=5
data cube access by tsd:batch=tsd-0:2 id[offs]=1
Convolution node @ op_slot = 2 batch_id = 2
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=5
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:3 id[offs]=6
data cube access by tsd:batch=tsd-0:3 id[offs]=1
Convolution node @ op_slot = 3 batch_id = 3
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=6
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:4 id[offs]=7
data cube access by tsd:batch=tsd-0:4 id[offs]=1
Convolution node @ op_slot = 4 batch_id = 4
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=7
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:5 id[offs]=8
data cube access by tsd:batch=tsd-0:5 id[offs]=1
Convolution node @ op_slot = 5 batch_id = 5
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=8
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:6 id[offs]=9
data cube access by tsd:batch=tsd-0:6 id[offs]=1
Convolution node @ op_slot = 6 batch_id = 6
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=9
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:7 id[offs]=10
data cube access by tsd:batch=tsd-0:7 id[offs]=1
Convolution node @ op_slot = 7 batch_id = 7
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=10
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:8 id[offs]=11
data cube access by tsd:batch=tsd-0:8 id[offs]=1
Convolution node @ op_slot = 8 batch_id = 8
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=11
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:9 id[offs]=12
data cube access by tsd:batch=tsd-0:9 id[offs]=1
Convolution node @ op_slot = 9 batch_id = 9
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=12
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:10 id[offs]=13
data cube access by tsd:batch=tsd-0:10 id[offs]=1
Convolution node @ op_slot = 10 batch_id = 10
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=13
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:11 id[offs]=14
data cube access by tsd:batch=tsd-0:11 id[offs]=1
Convolution node @ op_slot = 11 batch_id = 11
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=14
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:12 id[offs]=15
data cube access by tsd:batch=tsd-0:12 id[offs]=1
Convolution node @ op_slot = 12 batch_id = 12
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=15
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:13 id[offs]=16
data cube access by tsd:batch=tsd-0:13 id[offs]=1
Convolution node @ op_slot = 13 batch_id = 13
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=16
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:14 id[offs]=17
data cube access by tsd:batch=tsd-0:14 id[offs]=1
Convolution node @ op_slot = 14 batch_id = 14
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=17
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:15 id[offs]=18
data cube access by tsd:batch=tsd-0:15 id[offs]=1
Convolution node @ op_slot = 15 batch_id = 15
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=18
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:16 id[offs]=19
data cube access by tsd:batch=tsd-0:16 id[offs]=1
Convolution node @ op_slot = 16 batch_id = 16
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=19
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:17 id[offs]=20
data cube access by tsd:batch=tsd-0:17 id[offs]=1
Convolution node @ op_slot = 17 batch_id = 17
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=20
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:18 id[offs]=21
data cube access by tsd:batch=tsd-0:18 id[offs]=1
Convolution node @ op_slot = 18 batch_id = 18
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=21
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:19 id[offs]=22
data cube access by tsd:batch=tsd-0:19 id[offs]=1
Convolution node @ op_slot = 19 batch_id = 19
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=22
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:20 id[offs]=23
data cube access by tsd:batch=tsd-0:20 id[offs]=1
Convolution node @ op_slot = 20 batch_id = 20
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=23
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:21 id[offs]=24
data cube access by tsd:batch=tsd-0:21 id[offs]=1
Convolution node @ op_slot = 21 batch_id = 21
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=24
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:22 id[offs]=25
data cube access by tsd:batch=tsd-0:22 id[offs]=1
Convolution node @ op_slot = 22 batch_id = 22
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=25
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:23 id[offs]=26
data cube access by tsd:batch=tsd-0:23 id[offs]=1
Convolution node @ op_slot = 23 batch_id = 23
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=26
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:24 id[offs]=27
data cube access by tsd:batch=tsd-0:24 id[offs]=1
Convolution node @ op_slot = 24 batch_id = 24
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=27
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:25 id[offs]=28
data cube access by tsd:batch=tsd-0:25 id[offs]=1
Convolution node @ op_slot = 25 batch_id = 25
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=28
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:26 id[offs]=29
data cube access by tsd:batch=tsd-0:26 id[offs]=1
Convolution node @ op_slot = 26 batch_id = 26
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=29
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:27 id[offs]=30
data cube access by tsd:batch=tsd-0:27 id[offs]=1
Convolution node @ op_slot = 27 batch_id = 27
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=30
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:28 id[offs]=31
data cube access by tsd:batch=tsd-0:28 id[offs]=1
Convolution node @ op_slot = 28 batch_id = 28
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=31
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:29 id[offs]=32
data cube access by tsd:batch=tsd-0:29 id[offs]=1
Convolution node @ op_slot = 29 batch_id = 29
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=32
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:30 id[offs]=33
data cube access by tsd:batch=tsd-0:30 id[offs]=1
Convolution node @ op_slot = 30 batch_id = 30
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=33
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:31 id[offs]=34
data cube access by tsd:batch=tsd-0:31 id[offs]=1
Convolution node @ op_slot = 31 batch_id = 31
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=34
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:32 id[offs]=35
data cube access by tsd:batch=tsd-0:32 id[offs]=1
Convolution node @ op_slot = 32 batch_id = 32
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=35
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:33 id[offs]=36
data cube access by tsd:batch=tsd-0:33 id[offs]=1
Convolution node @ op_slot = 33 batch_id = 33
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=36
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:34 id[offs]=37
data cube access by tsd:batch=tsd-0:34 id[offs]=1
Convolution node @ op_slot = 34 batch_id = 34
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=37
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:35 id[offs]=38
data cube access by tsd:batch=tsd-0:35 id[offs]=1
Convolution node @ op_slot = 35 batch_id = 35
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=38
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:36 id[offs]=39
data cube access by tsd:batch=tsd-0:36 id[offs]=1
Convolution node @ op_slot = 36 batch_id = 36
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=39
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:37 id[offs]=40
data cube access by tsd:batch=tsd-0:37 id[offs]=1
Convolution node @ op_slot = 37 batch_id = 37
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=40
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:38 id[offs]=41
data cube access by tsd:batch=tsd-0:38 id[offs]=1
Convolution node @ op_slot = 38 batch_id = 38
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=41
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:39 id[offs]=42
data cube access by tsd:batch=tsd-0:39 id[offs]=1
Convolution node @ op_slot = 39 batch_id = 39
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=42
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:40 id[offs]=43
data cube access by tsd:batch=tsd-0:40 id[offs]=1
Convolution node @ op_slot = 40 batch_id = 40
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=43
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:41 id[offs]=44
data cube access by tsd:batch=tsd-0:41 id[offs]=1
Convolution node @ op_slot = 41 batch_id = 41
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=44
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:42 id[offs]=45
data cube access by tsd:batch=tsd-0:42 id[offs]=1
Convolution node @ op_slot = 42 batch_id = 42
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=45
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:43 id[offs]=46
data cube access by tsd:batch=tsd-0:43 id[offs]=1
Convolution node @ op_slot = 43 batch_id = 43
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=46
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:44 id[offs]=47
data cube access by tsd:batch=tsd-0:44 id[offs]=1
Convolution node @ op_slot = 44 batch_id = 44
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=47
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:45 id[offs]=48
data cube access by tsd:batch=tsd-0:45 id[offs]=1
Convolution node @ op_slot = 45 batch_id = 45
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=48
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:46 id[offs]=49
data cube access by tsd:batch=tsd-0:46 id[offs]=1
Convolution node @ op_slot = 46 batch_id = 46
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=49
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:47 id[offs]=50
data cube access by tsd:batch=tsd-0:47 id[offs]=1
Convolution node @ op_slot = 47 batch_id = 47
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=50
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:48 id[offs]=51
data cube access by tsd:batch=tsd-0:48 id[offs]=1
Convolution node @ op_slot = 48 batch_id = 48
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=51
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:49 id[offs]=52
data cube access by tsd:batch=tsd-0:49 id[offs]=1
Convolution node @ op_slot = 49 batch_id = 49
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=52
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:50 id[offs]=53
data cube access by tsd:batch=tsd-0:50 id[offs]=1
Convolution node @ op_slot = 50 batch_id = 50
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=53
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:51 id[offs]=54
data cube access by tsd:batch=tsd-0:51 id[offs]=1
Convolution node @ op_slot = 51 batch_id = 51
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=54
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:52 id[offs]=55
data cube access by tsd:batch=tsd-0:52 id[offs]=1
Convolution node @ op_slot = 52 batch_id = 52
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=55
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:53 id[offs]=56
data cube access by tsd:batch=tsd-0:53 id[offs]=1
Convolution node @ op_slot = 53 batch_id = 53
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=56
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:54 id[offs]=57
data cube access by tsd:batch=tsd-0:54 id[offs]=1
Convolution node @ op_slot = 54 batch_id = 54
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=57
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:55 id[offs]=58
data cube access by tsd:batch=tsd-0:55 id[offs]=1
Convolution node @ op_slot = 55 batch_id = 55
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=58
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:56 id[offs]=59
data cube access by tsd:batch=tsd-0:56 id[offs]=1
Convolution node @ op_slot = 56 batch_id = 56
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=59
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:57 id[offs]=60
data cube access by tsd:batch=tsd-0:57 id[offs]=1
Convolution node @ op_slot = 57 batch_id = 57
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=60
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:58 id[offs]=61
data cube access by tsd:batch=tsd-0:58 id[offs]=1
Convolution node @ op_slot = 58 batch_id = 58
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=61
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:59 id[offs]=62
data cube access by tsd:batch=tsd-0:59 id[offs]=1
Convolution node @ op_slot = 59 batch_id = 59
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=62
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:60 id[offs]=63
data cube access by tsd:batch=tsd-0:60 id[offs]=1
Convolution node @ op_slot = 60 batch_id = 60
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=63
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:61 id[offs]=64
data cube access by tsd:batch=tsd-0:61 id[offs]=1
Convolution node @ op_slot = 61 batch_id = 61
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=64
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:62 id[offs]=65
data cube access by tsd:batch=tsd-0:62 id[offs]=1
Convolution node @ op_slot = 62 batch_id = 62
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=65
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-1:63 id[offs]=66
data cube access by tsd:batch=tsd-0:63 id[offs]=1
Convolution node @ op_slot = 63 batch_id = 63
	src data loc: 0
	dst data loc: 2
	post y extension: 1
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 0
	eps 1
	fetch_grain 1
	data_format 12
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 28
	post_extension 1
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 28
	inputheightcsc 28
	inputchannelcsc 4
	kernelwidthcsc 1
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 24
	inputheightcmac 24
	bytesperkernel 100
	offsetU 0
	dependencyCount 2
	src tsd:tsd-1
	src addr=66
	src size 3584
	src width 28
	src height 28
	src channel 4
	src linestride 128
	src surfstride 0
	dst tsd:tsd-10
	dst addr=-1
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	wt  tsd:tsd-0
	weight addr=1
	wt size 2048
	wt width 1
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-11:0 id[offs]=2
data cube access by tsd:batch=tsd-2:0 id[offs]=1
SDP bias node @ op_slot = 64 batch_id = 0
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount1
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:1 id[offs]=2
data cube access by tsd:batch=tsd-2:1 id[offs]=1
SDP bias node @ op_slot = 65 batch_id = 1
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:2 id[offs]=2
data cube access by tsd:batch=tsd-2:2 id[offs]=1
SDP bias node @ op_slot = 66 batch_id = 2
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:3 id[offs]=2
data cube access by tsd:batch=tsd-2:3 id[offs]=1
SDP bias node @ op_slot = 67 batch_id = 3
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:4 id[offs]=2
data cube access by tsd:batch=tsd-2:4 id[offs]=1
SDP bias node @ op_slot = 68 batch_id = 4
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:5 id[offs]=2
data cube access by tsd:batch=tsd-2:5 id[offs]=1
SDP bias node @ op_slot = 69 batch_id = 5
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:6 id[offs]=2
data cube access by tsd:batch=tsd-2:6 id[offs]=1
SDP bias node @ op_slot = 70 batch_id = 6
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:7 id[offs]=2
data cube access by tsd:batch=tsd-2:7 id[offs]=1
SDP bias node @ op_slot = 71 batch_id = 7
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:8 id[offs]=2
data cube access by tsd:batch=tsd-2:8 id[offs]=1
SDP bias node @ op_slot = 72 batch_id = 8
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:9 id[offs]=2
data cube access by tsd:batch=tsd-2:9 id[offs]=1
SDP bias node @ op_slot = 73 batch_id = 9
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:10 id[offs]=2
data cube access by tsd:batch=tsd-2:10 id[offs]=1
SDP bias node @ op_slot = 74 batch_id = 10
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:11 id[offs]=2
data cube access by tsd:batch=tsd-2:11 id[offs]=1
SDP bias node @ op_slot = 75 batch_id = 11
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:12 id[offs]=2
data cube access by tsd:batch=tsd-2:12 id[offs]=1
SDP bias node @ op_slot = 76 batch_id = 12
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:13 id[offs]=2
data cube access by tsd:batch=tsd-2:13 id[offs]=1
SDP bias node @ op_slot = 77 batch_id = 13
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:14 id[offs]=2
data cube access by tsd:batch=tsd-2:14 id[offs]=1
SDP bias node @ op_slot = 78 batch_id = 14
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:15 id[offs]=2
data cube access by tsd:batch=tsd-2:15 id[offs]=1
SDP bias node @ op_slot = 79 batch_id = 15
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:16 id[offs]=2
data cube access by tsd:batch=tsd-2:16 id[offs]=1
SDP bias node @ op_slot = 80 batch_id = 16
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:17 id[offs]=2
data cube access by tsd:batch=tsd-2:17 id[offs]=1
SDP bias node @ op_slot = 81 batch_id = 17
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:18 id[offs]=2
data cube access by tsd:batch=tsd-2:18 id[offs]=1
SDP bias node @ op_slot = 82 batch_id = 18
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:19 id[offs]=2
data cube access by tsd:batch=tsd-2:19 id[offs]=1
SDP bias node @ op_slot = 83 batch_id = 19
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:20 id[offs]=2
data cube access by tsd:batch=tsd-2:20 id[offs]=1
SDP bias node @ op_slot = 84 batch_id = 20
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:21 id[offs]=2
data cube access by tsd:batch=tsd-2:21 id[offs]=1
SDP bias node @ op_slot = 85 batch_id = 21
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:22 id[offs]=2
data cube access by tsd:batch=tsd-2:22 id[offs]=1
SDP bias node @ op_slot = 86 batch_id = 22
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:23 id[offs]=2
data cube access by tsd:batch=tsd-2:23 id[offs]=1
SDP bias node @ op_slot = 87 batch_id = 23
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:24 id[offs]=2
data cube access by tsd:batch=tsd-2:24 id[offs]=1
SDP bias node @ op_slot = 88 batch_id = 24
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:25 id[offs]=2
data cube access by tsd:batch=tsd-2:25 id[offs]=1
SDP bias node @ op_slot = 89 batch_id = 25
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:26 id[offs]=2
data cube access by tsd:batch=tsd-2:26 id[offs]=1
SDP bias node @ op_slot = 90 batch_id = 26
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:27 id[offs]=2
data cube access by tsd:batch=tsd-2:27 id[offs]=1
SDP bias node @ op_slot = 91 batch_id = 27
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:28 id[offs]=2
data cube access by tsd:batch=tsd-2:28 id[offs]=1
SDP bias node @ op_slot = 92 batch_id = 28
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:29 id[offs]=2
data cube access by tsd:batch=tsd-2:29 id[offs]=1
SDP bias node @ op_slot = 93 batch_id = 29
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:30 id[offs]=2
data cube access by tsd:batch=tsd-2:30 id[offs]=1
SDP bias node @ op_slot = 94 batch_id = 30
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:31 id[offs]=2
data cube access by tsd:batch=tsd-2:31 id[offs]=1
SDP bias node @ op_slot = 95 batch_id = 31
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:32 id[offs]=2
data cube access by tsd:batch=tsd-2:32 id[offs]=1
SDP bias node @ op_slot = 96 batch_id = 32
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:33 id[offs]=2
data cube access by tsd:batch=tsd-2:33 id[offs]=1
SDP bias node @ op_slot = 97 batch_id = 33
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:34 id[offs]=2
data cube access by tsd:batch=tsd-2:34 id[offs]=1
SDP bias node @ op_slot = 98 batch_id = 34
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:35 id[offs]=2
data cube access by tsd:batch=tsd-2:35 id[offs]=1
SDP bias node @ op_slot = 99 batch_id = 35
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:36 id[offs]=2
data cube access by tsd:batch=tsd-2:36 id[offs]=1
SDP bias node @ op_slot = 100 batch_id = 36
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:37 id[offs]=2
data cube access by tsd:batch=tsd-2:37 id[offs]=1
SDP bias node @ op_slot = 101 batch_id = 37
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:38 id[offs]=2
data cube access by tsd:batch=tsd-2:38 id[offs]=1
SDP bias node @ op_slot = 102 batch_id = 38
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:39 id[offs]=2
data cube access by tsd:batch=tsd-2:39 id[offs]=1
SDP bias node @ op_slot = 103 batch_id = 39
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:40 id[offs]=2
data cube access by tsd:batch=tsd-2:40 id[offs]=1
SDP bias node @ op_slot = 104 batch_id = 40
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:41 id[offs]=2
data cube access by tsd:batch=tsd-2:41 id[offs]=1
SDP bias node @ op_slot = 105 batch_id = 41
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:42 id[offs]=2
data cube access by tsd:batch=tsd-2:42 id[offs]=1
SDP bias node @ op_slot = 106 batch_id = 42
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:43 id[offs]=2
data cube access by tsd:batch=tsd-2:43 id[offs]=1
SDP bias node @ op_slot = 107 batch_id = 43
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:44 id[offs]=2
data cube access by tsd:batch=tsd-2:44 id[offs]=1
SDP bias node @ op_slot = 108 batch_id = 44
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:45 id[offs]=2
data cube access by tsd:batch=tsd-2:45 id[offs]=1
SDP bias node @ op_slot = 109 batch_id = 45
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:46 id[offs]=2
data cube access by tsd:batch=tsd-2:46 id[offs]=1
SDP bias node @ op_slot = 110 batch_id = 46
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:47 id[offs]=2
data cube access by tsd:batch=tsd-2:47 id[offs]=1
SDP bias node @ op_slot = 111 batch_id = 47
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:48 id[offs]=2
data cube access by tsd:batch=tsd-2:48 id[offs]=1
SDP bias node @ op_slot = 112 batch_id = 48
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:49 id[offs]=2
data cube access by tsd:batch=tsd-2:49 id[offs]=1
SDP bias node @ op_slot = 113 batch_id = 49
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:50 id[offs]=2
data cube access by tsd:batch=tsd-2:50 id[offs]=1
SDP bias node @ op_slot = 114 batch_id = 50
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:51 id[offs]=2
data cube access by tsd:batch=tsd-2:51 id[offs]=1
SDP bias node @ op_slot = 115 batch_id = 51
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:52 id[offs]=2
data cube access by tsd:batch=tsd-2:52 id[offs]=1
SDP bias node @ op_slot = 116 batch_id = 52
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:53 id[offs]=2
data cube access by tsd:batch=tsd-2:53 id[offs]=1
SDP bias node @ op_slot = 117 batch_id = 53
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:54 id[offs]=2
data cube access by tsd:batch=tsd-2:54 id[offs]=1
SDP bias node @ op_slot = 118 batch_id = 54
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:55 id[offs]=2
data cube access by tsd:batch=tsd-2:55 id[offs]=1
SDP bias node @ op_slot = 119 batch_id = 55
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:56 id[offs]=2
data cube access by tsd:batch=tsd-2:56 id[offs]=1
SDP bias node @ op_slot = 120 batch_id = 56
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:57 id[offs]=2
data cube access by tsd:batch=tsd-2:57 id[offs]=1
SDP bias node @ op_slot = 121 batch_id = 57
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:58 id[offs]=2
data cube access by tsd:batch=tsd-2:58 id[offs]=1
SDP bias node @ op_slot = 122 batch_id = 58
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:59 id[offs]=2
data cube access by tsd:batch=tsd-2:59 id[offs]=1
SDP bias node @ op_slot = 123 batch_id = 59
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:60 id[offs]=2
data cube access by tsd:batch=tsd-2:60 id[offs]=1
SDP bias node @ op_slot = 124 batch_id = 60
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:61 id[offs]=2
data cube access by tsd:batch=tsd-2:61 id[offs]=1
SDP bias node @ op_slot = 125 batch_id = 61
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:62 id[offs]=2
data cube access by tsd:batch=tsd-2:62 id[offs]=1
SDP bias node @ op_slot = 126 batch_id = 62
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:63 id[offs]=2
data cube access by tsd:batch=tsd-2:63 id[offs]=1
SDP bias node @ op_slot = 127 batch_id = 63
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 0
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-10
	dst tsd:tsd-11/tb-11:off= 0
	bias tsd:tsd-2
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	bias addr=1
	bias type=0
	bias size 40
	bias width 1
	bias height 1
	bias channel 20
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 18432
	dst width 24
	dst height 24
	dst channel 20
	dst linestride 768
	dst surfstride 18432
	out_cvt enable 1
	out_cvt scale 19669
	out_cvt offset 0
	out_cvt truncate 29
data cube access by tsd:batch=tsd-11:0 id[offs]=2
data cube access by tsd:batch=tsd-12:0 id[offs]=2
PDP node @ op_slot = 128 batch_id = 0
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount1
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:1 id[offs]=2
data cube access by tsd:batch=tsd-12:1 id[offs]=2
PDP node @ op_slot = 129 batch_id = 1
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:2 id[offs]=2
data cube access by tsd:batch=tsd-12:2 id[offs]=2
PDP node @ op_slot = 130 batch_id = 2
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:3 id[offs]=2
data cube access by tsd:batch=tsd-12:3 id[offs]=2
PDP node @ op_slot = 131 batch_id = 3
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:4 id[offs]=2
data cube access by tsd:batch=tsd-12:4 id[offs]=2
PDP node @ op_slot = 132 batch_id = 4
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:5 id[offs]=2
data cube access by tsd:batch=tsd-12:5 id[offs]=2
PDP node @ op_slot = 133 batch_id = 5
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:6 id[offs]=2
data cube access by tsd:batch=tsd-12:6 id[offs]=2
PDP node @ op_slot = 134 batch_id = 6
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:7 id[offs]=2
data cube access by tsd:batch=tsd-12:7 id[offs]=2
PDP node @ op_slot = 135 batch_id = 7
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:8 id[offs]=2
data cube access by tsd:batch=tsd-12:8 id[offs]=2
PDP node @ op_slot = 136 batch_id = 8
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:9 id[offs]=2
data cube access by tsd:batch=tsd-12:9 id[offs]=2
PDP node @ op_slot = 137 batch_id = 9
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:10 id[offs]=2
data cube access by tsd:batch=tsd-12:10 id[offs]=2
PDP node @ op_slot = 138 batch_id = 10
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:11 id[offs]=2
data cube access by tsd:batch=tsd-12:11 id[offs]=2
PDP node @ op_slot = 139 batch_id = 11
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:12 id[offs]=2
data cube access by tsd:batch=tsd-12:12 id[offs]=2
PDP node @ op_slot = 140 batch_id = 12
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:13 id[offs]=2
data cube access by tsd:batch=tsd-12:13 id[offs]=2
PDP node @ op_slot = 141 batch_id = 13
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:14 id[offs]=2
data cube access by tsd:batch=tsd-12:14 id[offs]=2
PDP node @ op_slot = 142 batch_id = 14
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:15 id[offs]=2
data cube access by tsd:batch=tsd-12:15 id[offs]=2
PDP node @ op_slot = 143 batch_id = 15
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:16 id[offs]=2
data cube access by tsd:batch=tsd-12:16 id[offs]=2
PDP node @ op_slot = 144 batch_id = 16
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:17 id[offs]=2
data cube access by tsd:batch=tsd-12:17 id[offs]=2
PDP node @ op_slot = 145 batch_id = 17
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:18 id[offs]=2
data cube access by tsd:batch=tsd-12:18 id[offs]=2
PDP node @ op_slot = 146 batch_id = 18
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:19 id[offs]=2
data cube access by tsd:batch=tsd-12:19 id[offs]=2
PDP node @ op_slot = 147 batch_id = 19
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:20 id[offs]=2
data cube access by tsd:batch=tsd-12:20 id[offs]=2
PDP node @ op_slot = 148 batch_id = 20
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:21 id[offs]=2
data cube access by tsd:batch=tsd-12:21 id[offs]=2
PDP node @ op_slot = 149 batch_id = 21
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:22 id[offs]=2
data cube access by tsd:batch=tsd-12:22 id[offs]=2
PDP node @ op_slot = 150 batch_id = 22
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:23 id[offs]=2
data cube access by tsd:batch=tsd-12:23 id[offs]=2
PDP node @ op_slot = 151 batch_id = 23
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:24 id[offs]=2
data cube access by tsd:batch=tsd-12:24 id[offs]=2
PDP node @ op_slot = 152 batch_id = 24
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:25 id[offs]=2
data cube access by tsd:batch=tsd-12:25 id[offs]=2
PDP node @ op_slot = 153 batch_id = 25
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:26 id[offs]=2
data cube access by tsd:batch=tsd-12:26 id[offs]=2
PDP node @ op_slot = 154 batch_id = 26
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:27 id[offs]=2
data cube access by tsd:batch=tsd-12:27 id[offs]=2
PDP node @ op_slot = 155 batch_id = 27
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:28 id[offs]=2
data cube access by tsd:batch=tsd-12:28 id[offs]=2
PDP node @ op_slot = 156 batch_id = 28
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:29 id[offs]=2
data cube access by tsd:batch=tsd-12:29 id[offs]=2
PDP node @ op_slot = 157 batch_id = 29
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:30 id[offs]=2
data cube access by tsd:batch=tsd-12:30 id[offs]=2
PDP node @ op_slot = 158 batch_id = 30
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:31 id[offs]=2
data cube access by tsd:batch=tsd-12:31 id[offs]=2
PDP node @ op_slot = 159 batch_id = 31
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:32 id[offs]=2
data cube access by tsd:batch=tsd-12:32 id[offs]=2
PDP node @ op_slot = 160 batch_id = 32
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:33 id[offs]=2
data cube access by tsd:batch=tsd-12:33 id[offs]=2
PDP node @ op_slot = 161 batch_id = 33
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:34 id[offs]=2
data cube access by tsd:batch=tsd-12:34 id[offs]=2
PDP node @ op_slot = 162 batch_id = 34
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:35 id[offs]=2
data cube access by tsd:batch=tsd-12:35 id[offs]=2
PDP node @ op_slot = 163 batch_id = 35
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:36 id[offs]=2
data cube access by tsd:batch=tsd-12:36 id[offs]=2
PDP node @ op_slot = 164 batch_id = 36
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:37 id[offs]=2
data cube access by tsd:batch=tsd-12:37 id[offs]=2
PDP node @ op_slot = 165 batch_id = 37
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:38 id[offs]=2
data cube access by tsd:batch=tsd-12:38 id[offs]=2
PDP node @ op_slot = 166 batch_id = 38
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:39 id[offs]=2
data cube access by tsd:batch=tsd-12:39 id[offs]=2
PDP node @ op_slot = 167 batch_id = 39
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:40 id[offs]=2
data cube access by tsd:batch=tsd-12:40 id[offs]=2
PDP node @ op_slot = 168 batch_id = 40
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:41 id[offs]=2
data cube access by tsd:batch=tsd-12:41 id[offs]=2
PDP node @ op_slot = 169 batch_id = 41
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:42 id[offs]=2
data cube access by tsd:batch=tsd-12:42 id[offs]=2
PDP node @ op_slot = 170 batch_id = 42
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:43 id[offs]=2
data cube access by tsd:batch=tsd-12:43 id[offs]=2
PDP node @ op_slot = 171 batch_id = 43
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:44 id[offs]=2
data cube access by tsd:batch=tsd-12:44 id[offs]=2
PDP node @ op_slot = 172 batch_id = 44
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:45 id[offs]=2
data cube access by tsd:batch=tsd-12:45 id[offs]=2
PDP node @ op_slot = 173 batch_id = 45
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:46 id[offs]=2
data cube access by tsd:batch=tsd-12:46 id[offs]=2
PDP node @ op_slot = 174 batch_id = 46
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:47 id[offs]=2
data cube access by tsd:batch=tsd-12:47 id[offs]=2
PDP node @ op_slot = 175 batch_id = 47
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:48 id[offs]=2
data cube access by tsd:batch=tsd-12:48 id[offs]=2
PDP node @ op_slot = 176 batch_id = 48
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:49 id[offs]=2
data cube access by tsd:batch=tsd-12:49 id[offs]=2
PDP node @ op_slot = 177 batch_id = 49
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:50 id[offs]=2
data cube access by tsd:batch=tsd-12:50 id[offs]=2
PDP node @ op_slot = 178 batch_id = 50
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:51 id[offs]=2
data cube access by tsd:batch=tsd-12:51 id[offs]=2
PDP node @ op_slot = 179 batch_id = 51
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:52 id[offs]=2
data cube access by tsd:batch=tsd-12:52 id[offs]=2
PDP node @ op_slot = 180 batch_id = 52
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:53 id[offs]=2
data cube access by tsd:batch=tsd-12:53 id[offs]=2
PDP node @ op_slot = 181 batch_id = 53
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:54 id[offs]=2
data cube access by tsd:batch=tsd-12:54 id[offs]=2
PDP node @ op_slot = 182 batch_id = 54
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:55 id[offs]=2
data cube access by tsd:batch=tsd-12:55 id[offs]=2
PDP node @ op_slot = 183 batch_id = 55
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:56 id[offs]=2
data cube access by tsd:batch=tsd-12:56 id[offs]=2
PDP node @ op_slot = 184 batch_id = 56
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:57 id[offs]=2
data cube access by tsd:batch=tsd-12:57 id[offs]=2
PDP node @ op_slot = 185 batch_id = 57
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:58 id[offs]=2
data cube access by tsd:batch=tsd-12:58 id[offs]=2
PDP node @ op_slot = 186 batch_id = 58
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:59 id[offs]=2
data cube access by tsd:batch=tsd-12:59 id[offs]=2
PDP node @ op_slot = 187 batch_id = 59
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:60 id[offs]=2
data cube access by tsd:batch=tsd-12:60 id[offs]=2
PDP node @ op_slot = 188 batch_id = 60
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:61 id[offs]=2
data cube access by tsd:batch=tsd-12:61 id[offs]=2
PDP node @ op_slot = 189 batch_id = 61
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:62 id[offs]=2
data cube access by tsd:batch=tsd-12:62 id[offs]=2
PDP node @ op_slot = 190 batch_id = 62
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-11:63 id[offs]=2
data cube access by tsd:batch=tsd-12:63 id[offs]=2
PDP node @ op_slot = 191 batch_id = 63
	pdp precision0
	pdp pool mode1
	src tsd:tsd-11
	dst tsd:tsd-12
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 18432
	src width 24
	src height 24
	src channel 20
	src linestride 768
	src surfstride 18432
	dst addr=2
	dst type=0
	dst size 4608
	dst width 12
	dst height 12
	dst channel 20
	dst linestride 384
	dst surfstride 4608
data cube access by tsd:batch=tsd-12:0 id[offs]=2
data cube access by tsd:batch=tsd-3:0 id[offs]=1
Convolution node @ op_slot = 192 batch_id = 0
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:1 id[offs]=2
data cube access by tsd:batch=tsd-3:1 id[offs]=1
Convolution node @ op_slot = 193 batch_id = 1
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:2 id[offs]=2
data cube access by tsd:batch=tsd-3:2 id[offs]=1
Convolution node @ op_slot = 194 batch_id = 2
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:3 id[offs]=2
data cube access by tsd:batch=tsd-3:3 id[offs]=1
Convolution node @ op_slot = 195 batch_id = 3
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:4 id[offs]=2
data cube access by tsd:batch=tsd-3:4 id[offs]=1
Convolution node @ op_slot = 196 batch_id = 4
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:5 id[offs]=2
data cube access by tsd:batch=tsd-3:5 id[offs]=1
Convolution node @ op_slot = 197 batch_id = 5
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:6 id[offs]=2
data cube access by tsd:batch=tsd-3:6 id[offs]=1
Convolution node @ op_slot = 198 batch_id = 6
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:7 id[offs]=2
data cube access by tsd:batch=tsd-3:7 id[offs]=1
Convolution node @ op_slot = 199 batch_id = 7
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:8 id[offs]=2
data cube access by tsd:batch=tsd-3:8 id[offs]=1
Convolution node @ op_slot = 200 batch_id = 8
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:9 id[offs]=2
data cube access by tsd:batch=tsd-3:9 id[offs]=1
Convolution node @ op_slot = 201 batch_id = 9
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:10 id[offs]=2
data cube access by tsd:batch=tsd-3:10 id[offs]=1
Convolution node @ op_slot = 202 batch_id = 10
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:11 id[offs]=2
data cube access by tsd:batch=tsd-3:11 id[offs]=1
Convolution node @ op_slot = 203 batch_id = 11
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:12 id[offs]=2
data cube access by tsd:batch=tsd-3:12 id[offs]=1
Convolution node @ op_slot = 204 batch_id = 12
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:13 id[offs]=2
data cube access by tsd:batch=tsd-3:13 id[offs]=1
Convolution node @ op_slot = 205 batch_id = 13
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:14 id[offs]=2
data cube access by tsd:batch=tsd-3:14 id[offs]=1
Convolution node @ op_slot = 206 batch_id = 14
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:15 id[offs]=2
data cube access by tsd:batch=tsd-3:15 id[offs]=1
Convolution node @ op_slot = 207 batch_id = 15
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:16 id[offs]=2
data cube access by tsd:batch=tsd-3:16 id[offs]=1
Convolution node @ op_slot = 208 batch_id = 16
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:17 id[offs]=2
data cube access by tsd:batch=tsd-3:17 id[offs]=1
Convolution node @ op_slot = 209 batch_id = 17
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:18 id[offs]=2
data cube access by tsd:batch=tsd-3:18 id[offs]=1
Convolution node @ op_slot = 210 batch_id = 18
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:19 id[offs]=2
data cube access by tsd:batch=tsd-3:19 id[offs]=1
Convolution node @ op_slot = 211 batch_id = 19
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:20 id[offs]=2
data cube access by tsd:batch=tsd-3:20 id[offs]=1
Convolution node @ op_slot = 212 batch_id = 20
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:21 id[offs]=2
data cube access by tsd:batch=tsd-3:21 id[offs]=1
Convolution node @ op_slot = 213 batch_id = 21
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:22 id[offs]=2
data cube access by tsd:batch=tsd-3:22 id[offs]=1
Convolution node @ op_slot = 214 batch_id = 22
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:23 id[offs]=2
data cube access by tsd:batch=tsd-3:23 id[offs]=1
Convolution node @ op_slot = 215 batch_id = 23
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:24 id[offs]=2
data cube access by tsd:batch=tsd-3:24 id[offs]=1
Convolution node @ op_slot = 216 batch_id = 24
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:25 id[offs]=2
data cube access by tsd:batch=tsd-3:25 id[offs]=1
Convolution node @ op_slot = 217 batch_id = 25
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:26 id[offs]=2
data cube access by tsd:batch=tsd-3:26 id[offs]=1
Convolution node @ op_slot = 218 batch_id = 26
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:27 id[offs]=2
data cube access by tsd:batch=tsd-3:27 id[offs]=1
Convolution node @ op_slot = 219 batch_id = 27
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:28 id[offs]=2
data cube access by tsd:batch=tsd-3:28 id[offs]=1
Convolution node @ op_slot = 220 batch_id = 28
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:29 id[offs]=2
data cube access by tsd:batch=tsd-3:29 id[offs]=1
Convolution node @ op_slot = 221 batch_id = 29
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:30 id[offs]=2
data cube access by tsd:batch=tsd-3:30 id[offs]=1
Convolution node @ op_slot = 222 batch_id = 30
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:31 id[offs]=2
data cube access by tsd:batch=tsd-3:31 id[offs]=1
Convolution node @ op_slot = 223 batch_id = 31
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:32 id[offs]=2
data cube access by tsd:batch=tsd-3:32 id[offs]=1
Convolution node @ op_slot = 224 batch_id = 32
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:33 id[offs]=2
data cube access by tsd:batch=tsd-3:33 id[offs]=1
Convolution node @ op_slot = 225 batch_id = 33
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:34 id[offs]=2
data cube access by tsd:batch=tsd-3:34 id[offs]=1
Convolution node @ op_slot = 226 batch_id = 34
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:35 id[offs]=2
data cube access by tsd:batch=tsd-3:35 id[offs]=1
Convolution node @ op_slot = 227 batch_id = 35
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:36 id[offs]=2
data cube access by tsd:batch=tsd-3:36 id[offs]=1
Convolution node @ op_slot = 228 batch_id = 36
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:37 id[offs]=2
data cube access by tsd:batch=tsd-3:37 id[offs]=1
Convolution node @ op_slot = 229 batch_id = 37
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:38 id[offs]=2
data cube access by tsd:batch=tsd-3:38 id[offs]=1
Convolution node @ op_slot = 230 batch_id = 38
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:39 id[offs]=2
data cube access by tsd:batch=tsd-3:39 id[offs]=1
Convolution node @ op_slot = 231 batch_id = 39
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:40 id[offs]=2
data cube access by tsd:batch=tsd-3:40 id[offs]=1
Convolution node @ op_slot = 232 batch_id = 40
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:41 id[offs]=2
data cube access by tsd:batch=tsd-3:41 id[offs]=1
Convolution node @ op_slot = 233 batch_id = 41
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:42 id[offs]=2
data cube access by tsd:batch=tsd-3:42 id[offs]=1
Convolution node @ op_slot = 234 batch_id = 42
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:43 id[offs]=2
data cube access by tsd:batch=tsd-3:43 id[offs]=1
Convolution node @ op_slot = 235 batch_id = 43
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:44 id[offs]=2
data cube access by tsd:batch=tsd-3:44 id[offs]=1
Convolution node @ op_slot = 236 batch_id = 44
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:45 id[offs]=2
data cube access by tsd:batch=tsd-3:45 id[offs]=1
Convolution node @ op_slot = 237 batch_id = 45
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:46 id[offs]=2
data cube access by tsd:batch=tsd-3:46 id[offs]=1
Convolution node @ op_slot = 238 batch_id = 46
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:47 id[offs]=2
data cube access by tsd:batch=tsd-3:47 id[offs]=1
Convolution node @ op_slot = 239 batch_id = 47
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:48 id[offs]=2
data cube access by tsd:batch=tsd-3:48 id[offs]=1
Convolution node @ op_slot = 240 batch_id = 48
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:49 id[offs]=2
data cube access by tsd:batch=tsd-3:49 id[offs]=1
Convolution node @ op_slot = 241 batch_id = 49
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:50 id[offs]=2
data cube access by tsd:batch=tsd-3:50 id[offs]=1
Convolution node @ op_slot = 242 batch_id = 50
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:51 id[offs]=2
data cube access by tsd:batch=tsd-3:51 id[offs]=1
Convolution node @ op_slot = 243 batch_id = 51
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:52 id[offs]=2
data cube access by tsd:batch=tsd-3:52 id[offs]=1
Convolution node @ op_slot = 244 batch_id = 52
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:53 id[offs]=2
data cube access by tsd:batch=tsd-3:53 id[offs]=1
Convolution node @ op_slot = 245 batch_id = 53
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:54 id[offs]=2
data cube access by tsd:batch=tsd-3:54 id[offs]=1
Convolution node @ op_slot = 246 batch_id = 54
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:55 id[offs]=2
data cube access by tsd:batch=tsd-3:55 id[offs]=1
Convolution node @ op_slot = 247 batch_id = 55
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:56 id[offs]=2
data cube access by tsd:batch=tsd-3:56 id[offs]=1
Convolution node @ op_slot = 248 batch_id = 56
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:57 id[offs]=2
data cube access by tsd:batch=tsd-3:57 id[offs]=1
Convolution node @ op_slot = 249 batch_id = 57
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:58 id[offs]=2
data cube access by tsd:batch=tsd-3:58 id[offs]=1
Convolution node @ op_slot = 250 batch_id = 58
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:59 id[offs]=2
data cube access by tsd:batch=tsd-3:59 id[offs]=1
Convolution node @ op_slot = 251 batch_id = 59
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:60 id[offs]=2
data cube access by tsd:batch=tsd-3:60 id[offs]=1
Convolution node @ op_slot = 252 batch_id = 60
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:61 id[offs]=2
data cube access by tsd:batch=tsd-3:61 id[offs]=1
Convolution node @ op_slot = 253 batch_id = 61
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:62 id[offs]=2
data cube access by tsd:batch=tsd-3:62 id[offs]=1
Convolution node @ op_slot = 254 batch_id = 62
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 1
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-12:63 id[offs]=2
data cube access by tsd:batch=tsd-3:63 id[offs]=1
Convolution node @ op_slot = 255 batch_id = 63
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 1
	skip_data_rls 0
	skip_wt_rls 0
	eps 3
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 12
	post_extension 0
	pixel_override 1
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 12
	inputheightcsc 12
	inputchannelcsc 20
	kernelwidthcsc 5
	kernelheightcsc 5
	kernelchannelcsc 20
	inputwidthcmac 8
	inputheightcmac 8
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-12
	src addr=2
	src size 4608
	src width 12
	src height 12
	src channel 20
	src linestride 384
	src surfstride 4608
	dst tsd:tsd-13
	dst addr=-1
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	wt  tsd:tsd-3
	weight addr=1
	wt size 25088
	wt width 5
	wt height 5
	wt channel 20
data cube access by tsd:batch=tsd-14:0 id[offs]=2
data cube access by tsd:batch=tsd-4:0 id[offs]=1
SDP bias node @ op_slot = 256 batch_id = 0
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:1 id[offs]=2
data cube access by tsd:batch=tsd-4:1 id[offs]=1
SDP bias node @ op_slot = 257 batch_id = 1
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:2 id[offs]=2
data cube access by tsd:batch=tsd-4:2 id[offs]=1
SDP bias node @ op_slot = 258 batch_id = 2
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:3 id[offs]=2
data cube access by tsd:batch=tsd-4:3 id[offs]=1
SDP bias node @ op_slot = 259 batch_id = 3
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:4 id[offs]=2
data cube access by tsd:batch=tsd-4:4 id[offs]=1
SDP bias node @ op_slot = 260 batch_id = 4
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:5 id[offs]=2
data cube access by tsd:batch=tsd-4:5 id[offs]=1
SDP bias node @ op_slot = 261 batch_id = 5
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:6 id[offs]=2
data cube access by tsd:batch=tsd-4:6 id[offs]=1
SDP bias node @ op_slot = 262 batch_id = 6
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:7 id[offs]=2
data cube access by tsd:batch=tsd-4:7 id[offs]=1
SDP bias node @ op_slot = 263 batch_id = 7
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:8 id[offs]=2
data cube access by tsd:batch=tsd-4:8 id[offs]=1
SDP bias node @ op_slot = 264 batch_id = 8
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:9 id[offs]=2
data cube access by tsd:batch=tsd-4:9 id[offs]=1
SDP bias node @ op_slot = 265 batch_id = 9
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:10 id[offs]=2
data cube access by tsd:batch=tsd-4:10 id[offs]=1
SDP bias node @ op_slot = 266 batch_id = 10
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:11 id[offs]=2
data cube access by tsd:batch=tsd-4:11 id[offs]=1
SDP bias node @ op_slot = 267 batch_id = 11
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:12 id[offs]=2
data cube access by tsd:batch=tsd-4:12 id[offs]=1
SDP bias node @ op_slot = 268 batch_id = 12
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:13 id[offs]=2
data cube access by tsd:batch=tsd-4:13 id[offs]=1
SDP bias node @ op_slot = 269 batch_id = 13
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:14 id[offs]=2
data cube access by tsd:batch=tsd-4:14 id[offs]=1
SDP bias node @ op_slot = 270 batch_id = 14
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:15 id[offs]=2
data cube access by tsd:batch=tsd-4:15 id[offs]=1
SDP bias node @ op_slot = 271 batch_id = 15
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:16 id[offs]=2
data cube access by tsd:batch=tsd-4:16 id[offs]=1
SDP bias node @ op_slot = 272 batch_id = 16
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:17 id[offs]=2
data cube access by tsd:batch=tsd-4:17 id[offs]=1
SDP bias node @ op_slot = 273 batch_id = 17
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:18 id[offs]=2
data cube access by tsd:batch=tsd-4:18 id[offs]=1
SDP bias node @ op_slot = 274 batch_id = 18
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:19 id[offs]=2
data cube access by tsd:batch=tsd-4:19 id[offs]=1
SDP bias node @ op_slot = 275 batch_id = 19
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:20 id[offs]=2
data cube access by tsd:batch=tsd-4:20 id[offs]=1
SDP bias node @ op_slot = 276 batch_id = 20
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:21 id[offs]=2
data cube access by tsd:batch=tsd-4:21 id[offs]=1
SDP bias node @ op_slot = 277 batch_id = 21
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:22 id[offs]=2
data cube access by tsd:batch=tsd-4:22 id[offs]=1
SDP bias node @ op_slot = 278 batch_id = 22
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:23 id[offs]=2
data cube access by tsd:batch=tsd-4:23 id[offs]=1
SDP bias node @ op_slot = 279 batch_id = 23
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:24 id[offs]=2
data cube access by tsd:batch=tsd-4:24 id[offs]=1
SDP bias node @ op_slot = 280 batch_id = 24
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:25 id[offs]=2
data cube access by tsd:batch=tsd-4:25 id[offs]=1
SDP bias node @ op_slot = 281 batch_id = 25
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:26 id[offs]=2
data cube access by tsd:batch=tsd-4:26 id[offs]=1
SDP bias node @ op_slot = 282 batch_id = 26
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:27 id[offs]=2
data cube access by tsd:batch=tsd-4:27 id[offs]=1
SDP bias node @ op_slot = 283 batch_id = 27
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:28 id[offs]=2
data cube access by tsd:batch=tsd-4:28 id[offs]=1
SDP bias node @ op_slot = 284 batch_id = 28
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:29 id[offs]=2
data cube access by tsd:batch=tsd-4:29 id[offs]=1
SDP bias node @ op_slot = 285 batch_id = 29
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:30 id[offs]=2
data cube access by tsd:batch=tsd-4:30 id[offs]=1
SDP bias node @ op_slot = 286 batch_id = 30
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:31 id[offs]=2
data cube access by tsd:batch=tsd-4:31 id[offs]=1
SDP bias node @ op_slot = 287 batch_id = 31
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:32 id[offs]=2
data cube access by tsd:batch=tsd-4:32 id[offs]=1
SDP bias node @ op_slot = 288 batch_id = 32
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:33 id[offs]=2
data cube access by tsd:batch=tsd-4:33 id[offs]=1
SDP bias node @ op_slot = 289 batch_id = 33
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:34 id[offs]=2
data cube access by tsd:batch=tsd-4:34 id[offs]=1
SDP bias node @ op_slot = 290 batch_id = 34
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:35 id[offs]=2
data cube access by tsd:batch=tsd-4:35 id[offs]=1
SDP bias node @ op_slot = 291 batch_id = 35
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:36 id[offs]=2
data cube access by tsd:batch=tsd-4:36 id[offs]=1
SDP bias node @ op_slot = 292 batch_id = 36
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:37 id[offs]=2
data cube access by tsd:batch=tsd-4:37 id[offs]=1
SDP bias node @ op_slot = 293 batch_id = 37
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:38 id[offs]=2
data cube access by tsd:batch=tsd-4:38 id[offs]=1
SDP bias node @ op_slot = 294 batch_id = 38
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:39 id[offs]=2
data cube access by tsd:batch=tsd-4:39 id[offs]=1
SDP bias node @ op_slot = 295 batch_id = 39
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:40 id[offs]=2
data cube access by tsd:batch=tsd-4:40 id[offs]=1
SDP bias node @ op_slot = 296 batch_id = 40
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:41 id[offs]=2
data cube access by tsd:batch=tsd-4:41 id[offs]=1
SDP bias node @ op_slot = 297 batch_id = 41
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:42 id[offs]=2
data cube access by tsd:batch=tsd-4:42 id[offs]=1
SDP bias node @ op_slot = 298 batch_id = 42
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:43 id[offs]=2
data cube access by tsd:batch=tsd-4:43 id[offs]=1
SDP bias node @ op_slot = 299 batch_id = 43
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:44 id[offs]=2
data cube access by tsd:batch=tsd-4:44 id[offs]=1
SDP bias node @ op_slot = 300 batch_id = 44
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:45 id[offs]=2
data cube access by tsd:batch=tsd-4:45 id[offs]=1
SDP bias node @ op_slot = 301 batch_id = 45
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:46 id[offs]=2
data cube access by tsd:batch=tsd-4:46 id[offs]=1
SDP bias node @ op_slot = 302 batch_id = 46
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:47 id[offs]=2
data cube access by tsd:batch=tsd-4:47 id[offs]=1
SDP bias node @ op_slot = 303 batch_id = 47
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:48 id[offs]=2
data cube access by tsd:batch=tsd-4:48 id[offs]=1
SDP bias node @ op_slot = 304 batch_id = 48
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:49 id[offs]=2
data cube access by tsd:batch=tsd-4:49 id[offs]=1
SDP bias node @ op_slot = 305 batch_id = 49
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:50 id[offs]=2
data cube access by tsd:batch=tsd-4:50 id[offs]=1
SDP bias node @ op_slot = 306 batch_id = 50
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:51 id[offs]=2
data cube access by tsd:batch=tsd-4:51 id[offs]=1
SDP bias node @ op_slot = 307 batch_id = 51
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:52 id[offs]=2
data cube access by tsd:batch=tsd-4:52 id[offs]=1
SDP bias node @ op_slot = 308 batch_id = 52
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:53 id[offs]=2
data cube access by tsd:batch=tsd-4:53 id[offs]=1
SDP bias node @ op_slot = 309 batch_id = 53
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:54 id[offs]=2
data cube access by tsd:batch=tsd-4:54 id[offs]=1
SDP bias node @ op_slot = 310 batch_id = 54
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:55 id[offs]=2
data cube access by tsd:batch=tsd-4:55 id[offs]=1
SDP bias node @ op_slot = 311 batch_id = 55
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:56 id[offs]=2
data cube access by tsd:batch=tsd-4:56 id[offs]=1
SDP bias node @ op_slot = 312 batch_id = 56
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:57 id[offs]=2
data cube access by tsd:batch=tsd-4:57 id[offs]=1
SDP bias node @ op_slot = 313 batch_id = 57
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:58 id[offs]=2
data cube access by tsd:batch=tsd-4:58 id[offs]=1
SDP bias node @ op_slot = 314 batch_id = 58
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:59 id[offs]=2
data cube access by tsd:batch=tsd-4:59 id[offs]=1
SDP bias node @ op_slot = 315 batch_id = 59
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:60 id[offs]=2
data cube access by tsd:batch=tsd-4:60 id[offs]=1
SDP bias node @ op_slot = 316 batch_id = 60
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:61 id[offs]=2
data cube access by tsd:batch=tsd-4:61 id[offs]=1
SDP bias node @ op_slot = 317 batch_id = 61
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:62 id[offs]=2
data cube access by tsd:batch=tsd-4:62 id[offs]=1
SDP bias node @ op_slot = 318 batch_id = 62
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:63 id[offs]=2
data cube access by tsd:batch=tsd-4:63 id[offs]=1
SDP bias node @ op_slot = 319 batch_id = 63
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-13
	dst tsd:tsd-14/tb-14:off= 0
	bias tsd:tsd-4
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	bias addr=1
	bias type=0
	bias size 100
	bias width 1
	bias height 1
	bias channel 50
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 4096
	dst width 8
	dst height 8
	dst channel 50
	dst linestride 256
	dst surfstride 2048
	out_cvt enable 1
	out_cvt scale 31258
	out_cvt offset 0
	out_cvt truncate 24
data cube access by tsd:batch=tsd-14:0 id[offs]=2
data cube access by tsd:batch=tsd-15:0 id[offs]=2
PDP node @ op_slot = 320 batch_id = 0
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:1 id[offs]=2
data cube access by tsd:batch=tsd-15:1 id[offs]=2
PDP node @ op_slot = 321 batch_id = 1
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:2 id[offs]=2
data cube access by tsd:batch=tsd-15:2 id[offs]=2
PDP node @ op_slot = 322 batch_id = 2
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:3 id[offs]=2
data cube access by tsd:batch=tsd-15:3 id[offs]=2
PDP node @ op_slot = 323 batch_id = 3
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:4 id[offs]=2
data cube access by tsd:batch=tsd-15:4 id[offs]=2
PDP node @ op_slot = 324 batch_id = 4
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:5 id[offs]=2
data cube access by tsd:batch=tsd-15:5 id[offs]=2
PDP node @ op_slot = 325 batch_id = 5
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:6 id[offs]=2
data cube access by tsd:batch=tsd-15:6 id[offs]=2
PDP node @ op_slot = 326 batch_id = 6
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:7 id[offs]=2
data cube access by tsd:batch=tsd-15:7 id[offs]=2
PDP node @ op_slot = 327 batch_id = 7
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:8 id[offs]=2
data cube access by tsd:batch=tsd-15:8 id[offs]=2
PDP node @ op_slot = 328 batch_id = 8
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:9 id[offs]=2
data cube access by tsd:batch=tsd-15:9 id[offs]=2
PDP node @ op_slot = 329 batch_id = 9
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:10 id[offs]=2
data cube access by tsd:batch=tsd-15:10 id[offs]=2
PDP node @ op_slot = 330 batch_id = 10
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:11 id[offs]=2
data cube access by tsd:batch=tsd-15:11 id[offs]=2
PDP node @ op_slot = 331 batch_id = 11
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:12 id[offs]=2
data cube access by tsd:batch=tsd-15:12 id[offs]=2
PDP node @ op_slot = 332 batch_id = 12
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:13 id[offs]=2
data cube access by tsd:batch=tsd-15:13 id[offs]=2
PDP node @ op_slot = 333 batch_id = 13
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:14 id[offs]=2
data cube access by tsd:batch=tsd-15:14 id[offs]=2
PDP node @ op_slot = 334 batch_id = 14
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:15 id[offs]=2
data cube access by tsd:batch=tsd-15:15 id[offs]=2
PDP node @ op_slot = 335 batch_id = 15
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:16 id[offs]=2
data cube access by tsd:batch=tsd-15:16 id[offs]=2
PDP node @ op_slot = 336 batch_id = 16
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:17 id[offs]=2
data cube access by tsd:batch=tsd-15:17 id[offs]=2
PDP node @ op_slot = 337 batch_id = 17
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:18 id[offs]=2
data cube access by tsd:batch=tsd-15:18 id[offs]=2
PDP node @ op_slot = 338 batch_id = 18
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:19 id[offs]=2
data cube access by tsd:batch=tsd-15:19 id[offs]=2
PDP node @ op_slot = 339 batch_id = 19
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:20 id[offs]=2
data cube access by tsd:batch=tsd-15:20 id[offs]=2
PDP node @ op_slot = 340 batch_id = 20
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:21 id[offs]=2
data cube access by tsd:batch=tsd-15:21 id[offs]=2
PDP node @ op_slot = 341 batch_id = 21
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:22 id[offs]=2
data cube access by tsd:batch=tsd-15:22 id[offs]=2
PDP node @ op_slot = 342 batch_id = 22
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:23 id[offs]=2
data cube access by tsd:batch=tsd-15:23 id[offs]=2
PDP node @ op_slot = 343 batch_id = 23
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:24 id[offs]=2
data cube access by tsd:batch=tsd-15:24 id[offs]=2
PDP node @ op_slot = 344 batch_id = 24
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:25 id[offs]=2
data cube access by tsd:batch=tsd-15:25 id[offs]=2
PDP node @ op_slot = 345 batch_id = 25
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:26 id[offs]=2
data cube access by tsd:batch=tsd-15:26 id[offs]=2
PDP node @ op_slot = 346 batch_id = 26
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:27 id[offs]=2
data cube access by tsd:batch=tsd-15:27 id[offs]=2
PDP node @ op_slot = 347 batch_id = 27
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:28 id[offs]=2
data cube access by tsd:batch=tsd-15:28 id[offs]=2
PDP node @ op_slot = 348 batch_id = 28
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:29 id[offs]=2
data cube access by tsd:batch=tsd-15:29 id[offs]=2
PDP node @ op_slot = 349 batch_id = 29
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:30 id[offs]=2
data cube access by tsd:batch=tsd-15:30 id[offs]=2
PDP node @ op_slot = 350 batch_id = 30
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:31 id[offs]=2
data cube access by tsd:batch=tsd-15:31 id[offs]=2
PDP node @ op_slot = 351 batch_id = 31
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:32 id[offs]=2
data cube access by tsd:batch=tsd-15:32 id[offs]=2
PDP node @ op_slot = 352 batch_id = 32
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:33 id[offs]=2
data cube access by tsd:batch=tsd-15:33 id[offs]=2
PDP node @ op_slot = 353 batch_id = 33
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:34 id[offs]=2
data cube access by tsd:batch=tsd-15:34 id[offs]=2
PDP node @ op_slot = 354 batch_id = 34
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:35 id[offs]=2
data cube access by tsd:batch=tsd-15:35 id[offs]=2
PDP node @ op_slot = 355 batch_id = 35
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:36 id[offs]=2
data cube access by tsd:batch=tsd-15:36 id[offs]=2
PDP node @ op_slot = 356 batch_id = 36
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:37 id[offs]=2
data cube access by tsd:batch=tsd-15:37 id[offs]=2
PDP node @ op_slot = 357 batch_id = 37
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:38 id[offs]=2
data cube access by tsd:batch=tsd-15:38 id[offs]=2
PDP node @ op_slot = 358 batch_id = 38
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:39 id[offs]=2
data cube access by tsd:batch=tsd-15:39 id[offs]=2
PDP node @ op_slot = 359 batch_id = 39
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:40 id[offs]=2
data cube access by tsd:batch=tsd-15:40 id[offs]=2
PDP node @ op_slot = 360 batch_id = 40
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:41 id[offs]=2
data cube access by tsd:batch=tsd-15:41 id[offs]=2
PDP node @ op_slot = 361 batch_id = 41
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:42 id[offs]=2
data cube access by tsd:batch=tsd-15:42 id[offs]=2
PDP node @ op_slot = 362 batch_id = 42
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:43 id[offs]=2
data cube access by tsd:batch=tsd-15:43 id[offs]=2
PDP node @ op_slot = 363 batch_id = 43
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:44 id[offs]=2
data cube access by tsd:batch=tsd-15:44 id[offs]=2
PDP node @ op_slot = 364 batch_id = 44
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:45 id[offs]=2
data cube access by tsd:batch=tsd-15:45 id[offs]=2
PDP node @ op_slot = 365 batch_id = 45
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:46 id[offs]=2
data cube access by tsd:batch=tsd-15:46 id[offs]=2
PDP node @ op_slot = 366 batch_id = 46
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:47 id[offs]=2
data cube access by tsd:batch=tsd-15:47 id[offs]=2
PDP node @ op_slot = 367 batch_id = 47
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:48 id[offs]=2
data cube access by tsd:batch=tsd-15:48 id[offs]=2
PDP node @ op_slot = 368 batch_id = 48
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:49 id[offs]=2
data cube access by tsd:batch=tsd-15:49 id[offs]=2
PDP node @ op_slot = 369 batch_id = 49
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:50 id[offs]=2
data cube access by tsd:batch=tsd-15:50 id[offs]=2
PDP node @ op_slot = 370 batch_id = 50
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:51 id[offs]=2
data cube access by tsd:batch=tsd-15:51 id[offs]=2
PDP node @ op_slot = 371 batch_id = 51
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:52 id[offs]=2
data cube access by tsd:batch=tsd-15:52 id[offs]=2
PDP node @ op_slot = 372 batch_id = 52
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:53 id[offs]=2
data cube access by tsd:batch=tsd-15:53 id[offs]=2
PDP node @ op_slot = 373 batch_id = 53
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:54 id[offs]=2
data cube access by tsd:batch=tsd-15:54 id[offs]=2
PDP node @ op_slot = 374 batch_id = 54
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:55 id[offs]=2
data cube access by tsd:batch=tsd-15:55 id[offs]=2
PDP node @ op_slot = 375 batch_id = 55
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:56 id[offs]=2
data cube access by tsd:batch=tsd-15:56 id[offs]=2
PDP node @ op_slot = 376 batch_id = 56
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:57 id[offs]=2
data cube access by tsd:batch=tsd-15:57 id[offs]=2
PDP node @ op_slot = 377 batch_id = 57
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:58 id[offs]=2
data cube access by tsd:batch=tsd-15:58 id[offs]=2
PDP node @ op_slot = 378 batch_id = 58
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:59 id[offs]=2
data cube access by tsd:batch=tsd-15:59 id[offs]=2
PDP node @ op_slot = 379 batch_id = 59
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:60 id[offs]=2
data cube access by tsd:batch=tsd-15:60 id[offs]=2
PDP node @ op_slot = 380 batch_id = 60
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:61 id[offs]=2
data cube access by tsd:batch=tsd-15:61 id[offs]=2
PDP node @ op_slot = 381 batch_id = 61
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:62 id[offs]=2
data cube access by tsd:batch=tsd-15:62 id[offs]=2
PDP node @ op_slot = 382 batch_id = 62
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-14:63 id[offs]=2
data cube access by tsd:batch=tsd-15:63 id[offs]=2
PDP node @ op_slot = 383 batch_id = 63
	pdp precision0
	pdp pool mode1
	src tsd:tsd-14
	dst tsd:tsd-15
	src addr=2
	src type=0
	dependencyCount2
	splitNum 1
	padLeft 0
	padTop 0
	padRight 0
	padBottom 0
	pool height 1
	pool width 1
	stride x 2
	stride y 2
	src size 4096
	src width 8
	src height 8
	src channel 50
	src linestride 256
	src surfstride 2048
	dst addr=2
	dst type=0
	dst size 1024
	dst width 4
	dst height 4
	dst channel 50
	dst linestride 128
	dst surfstride 512
data cube access by tsd:batch=tsd-15:0 id[offs]=2
data cube access by tsd:batch=tsd-5:0 id[offs]=1
FullyConnected node @ op_slot = 384 batch_id = 0
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:1 id[offs]=2
data cube access by tsd:batch=tsd-5:1 id[offs]=1
FullyConnected node @ op_slot = 385 batch_id = 1
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:2 id[offs]=2
data cube access by tsd:batch=tsd-5:2 id[offs]=1
FullyConnected node @ op_slot = 386 batch_id = 2
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:3 id[offs]=2
data cube access by tsd:batch=tsd-5:3 id[offs]=1
FullyConnected node @ op_slot = 387 batch_id = 3
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:4 id[offs]=2
data cube access by tsd:batch=tsd-5:4 id[offs]=1
FullyConnected node @ op_slot = 388 batch_id = 4
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:5 id[offs]=2
data cube access by tsd:batch=tsd-5:5 id[offs]=1
FullyConnected node @ op_slot = 389 batch_id = 5
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:6 id[offs]=2
data cube access by tsd:batch=tsd-5:6 id[offs]=1
FullyConnected node @ op_slot = 390 batch_id = 6
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:7 id[offs]=2
data cube access by tsd:batch=tsd-5:7 id[offs]=1
FullyConnected node @ op_slot = 391 batch_id = 7
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:8 id[offs]=2
data cube access by tsd:batch=tsd-5:8 id[offs]=1
FullyConnected node @ op_slot = 392 batch_id = 8
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:9 id[offs]=2
data cube access by tsd:batch=tsd-5:9 id[offs]=1
FullyConnected node @ op_slot = 393 batch_id = 9
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:10 id[offs]=2
data cube access by tsd:batch=tsd-5:10 id[offs]=1
FullyConnected node @ op_slot = 394 batch_id = 10
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:11 id[offs]=2
data cube access by tsd:batch=tsd-5:11 id[offs]=1
FullyConnected node @ op_slot = 395 batch_id = 11
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:12 id[offs]=2
data cube access by tsd:batch=tsd-5:12 id[offs]=1
FullyConnected node @ op_slot = 396 batch_id = 12
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:13 id[offs]=2
data cube access by tsd:batch=tsd-5:13 id[offs]=1
FullyConnected node @ op_slot = 397 batch_id = 13
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:14 id[offs]=2
data cube access by tsd:batch=tsd-5:14 id[offs]=1
FullyConnected node @ op_slot = 398 batch_id = 14
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:15 id[offs]=2
data cube access by tsd:batch=tsd-5:15 id[offs]=1
FullyConnected node @ op_slot = 399 batch_id = 15
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:16 id[offs]=2
data cube access by tsd:batch=tsd-5:16 id[offs]=1
FullyConnected node @ op_slot = 400 batch_id = 16
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:17 id[offs]=2
data cube access by tsd:batch=tsd-5:17 id[offs]=1
FullyConnected node @ op_slot = 401 batch_id = 17
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:18 id[offs]=2
data cube access by tsd:batch=tsd-5:18 id[offs]=1
FullyConnected node @ op_slot = 402 batch_id = 18
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:19 id[offs]=2
data cube access by tsd:batch=tsd-5:19 id[offs]=1
FullyConnected node @ op_slot = 403 batch_id = 19
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:20 id[offs]=2
data cube access by tsd:batch=tsd-5:20 id[offs]=1
FullyConnected node @ op_slot = 404 batch_id = 20
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:21 id[offs]=2
data cube access by tsd:batch=tsd-5:21 id[offs]=1
FullyConnected node @ op_slot = 405 batch_id = 21
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:22 id[offs]=2
data cube access by tsd:batch=tsd-5:22 id[offs]=1
FullyConnected node @ op_slot = 406 batch_id = 22
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:23 id[offs]=2
data cube access by tsd:batch=tsd-5:23 id[offs]=1
FullyConnected node @ op_slot = 407 batch_id = 23
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:24 id[offs]=2
data cube access by tsd:batch=tsd-5:24 id[offs]=1
FullyConnected node @ op_slot = 408 batch_id = 24
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:25 id[offs]=2
data cube access by tsd:batch=tsd-5:25 id[offs]=1
FullyConnected node @ op_slot = 409 batch_id = 25
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:26 id[offs]=2
data cube access by tsd:batch=tsd-5:26 id[offs]=1
FullyConnected node @ op_slot = 410 batch_id = 26
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:27 id[offs]=2
data cube access by tsd:batch=tsd-5:27 id[offs]=1
FullyConnected node @ op_slot = 411 batch_id = 27
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:28 id[offs]=2
data cube access by tsd:batch=tsd-5:28 id[offs]=1
FullyConnected node @ op_slot = 412 batch_id = 28
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:29 id[offs]=2
data cube access by tsd:batch=tsd-5:29 id[offs]=1
FullyConnected node @ op_slot = 413 batch_id = 29
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:30 id[offs]=2
data cube access by tsd:batch=tsd-5:30 id[offs]=1
FullyConnected node @ op_slot = 414 batch_id = 30
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:31 id[offs]=2
data cube access by tsd:batch=tsd-5:31 id[offs]=1
FullyConnected node @ op_slot = 415 batch_id = 31
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:32 id[offs]=2
data cube access by tsd:batch=tsd-5:32 id[offs]=1
FullyConnected node @ op_slot = 416 batch_id = 32
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:33 id[offs]=2
data cube access by tsd:batch=tsd-5:33 id[offs]=1
FullyConnected node @ op_slot = 417 batch_id = 33
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:34 id[offs]=2
data cube access by tsd:batch=tsd-5:34 id[offs]=1
FullyConnected node @ op_slot = 418 batch_id = 34
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:35 id[offs]=2
data cube access by tsd:batch=tsd-5:35 id[offs]=1
FullyConnected node @ op_slot = 419 batch_id = 35
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:36 id[offs]=2
data cube access by tsd:batch=tsd-5:36 id[offs]=1
FullyConnected node @ op_slot = 420 batch_id = 36
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:37 id[offs]=2
data cube access by tsd:batch=tsd-5:37 id[offs]=1
FullyConnected node @ op_slot = 421 batch_id = 37
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:38 id[offs]=2
data cube access by tsd:batch=tsd-5:38 id[offs]=1
FullyConnected node @ op_slot = 422 batch_id = 38
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:39 id[offs]=2
data cube access by tsd:batch=tsd-5:39 id[offs]=1
FullyConnected node @ op_slot = 423 batch_id = 39
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:40 id[offs]=2
data cube access by tsd:batch=tsd-5:40 id[offs]=1
FullyConnected node @ op_slot = 424 batch_id = 40
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:41 id[offs]=2
data cube access by tsd:batch=tsd-5:41 id[offs]=1
FullyConnected node @ op_slot = 425 batch_id = 41
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:42 id[offs]=2
data cube access by tsd:batch=tsd-5:42 id[offs]=1
FullyConnected node @ op_slot = 426 batch_id = 42
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:43 id[offs]=2
data cube access by tsd:batch=tsd-5:43 id[offs]=1
FullyConnected node @ op_slot = 427 batch_id = 43
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:44 id[offs]=2
data cube access by tsd:batch=tsd-5:44 id[offs]=1
FullyConnected node @ op_slot = 428 batch_id = 44
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:45 id[offs]=2
data cube access by tsd:batch=tsd-5:45 id[offs]=1
FullyConnected node @ op_slot = 429 batch_id = 45
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:46 id[offs]=2
data cube access by tsd:batch=tsd-5:46 id[offs]=1
FullyConnected node @ op_slot = 430 batch_id = 46
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:47 id[offs]=2
data cube access by tsd:batch=tsd-5:47 id[offs]=1
FullyConnected node @ op_slot = 431 batch_id = 47
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:48 id[offs]=2
data cube access by tsd:batch=tsd-5:48 id[offs]=1
FullyConnected node @ op_slot = 432 batch_id = 48
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:49 id[offs]=2
data cube access by tsd:batch=tsd-5:49 id[offs]=1
FullyConnected node @ op_slot = 433 batch_id = 49
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:50 id[offs]=2
data cube access by tsd:batch=tsd-5:50 id[offs]=1
FullyConnected node @ op_slot = 434 batch_id = 50
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:51 id[offs]=2
data cube access by tsd:batch=tsd-5:51 id[offs]=1
FullyConnected node @ op_slot = 435 batch_id = 51
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:52 id[offs]=2
data cube access by tsd:batch=tsd-5:52 id[offs]=1
FullyConnected node @ op_slot = 436 batch_id = 52
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:53 id[offs]=2
data cube access by tsd:batch=tsd-5:53 id[offs]=1
FullyConnected node @ op_slot = 437 batch_id = 53
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:54 id[offs]=2
data cube access by tsd:batch=tsd-5:54 id[offs]=1
FullyConnected node @ op_slot = 438 batch_id = 54
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:55 id[offs]=2
data cube access by tsd:batch=tsd-5:55 id[offs]=1
FullyConnected node @ op_slot = 439 batch_id = 55
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:56 id[offs]=2
data cube access by tsd:batch=tsd-5:56 id[offs]=1
FullyConnected node @ op_slot = 440 batch_id = 56
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:57 id[offs]=2
data cube access by tsd:batch=tsd-5:57 id[offs]=1
FullyConnected node @ op_slot = 441 batch_id = 57
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:58 id[offs]=2
data cube access by tsd:batch=tsd-5:58 id[offs]=1
FullyConnected node @ op_slot = 442 batch_id = 58
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:59 id[offs]=2
data cube access by tsd:batch=tsd-5:59 id[offs]=1
FullyConnected node @ op_slot = 443 batch_id = 59
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:60 id[offs]=2
data cube access by tsd:batch=tsd-5:60 id[offs]=1
FullyConnected node @ op_slot = 444 batch_id = 60
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:61 id[offs]=2
data cube access by tsd:batch=tsd-5:61 id[offs]=1
FullyConnected node @ op_slot = 445 batch_id = 61
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:62 id[offs]=2
data cube access by tsd:batch=tsd-5:62 id[offs]=1
FullyConnected node @ op_slot = 446 batch_id = 62
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-15:63 id[offs]=2
data cube access by tsd:batch=tsd-5:63 id[offs]=1
FullyConnected node @ op_slot = 447 batch_id = 63
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 2
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 13
	batch_stride 0
	release 4
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 4
	inputheightcsc 4
	inputchannelcsc 50
	kernelwidthcsc 4
	kernelheightcsc 4
	kernelchannelcsc 50
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 800
	offsetU 0
	dependencyCount 3
	src tsd:tsd-15
	src addr=2
	src size 1024
	src width 4
	src height 4
	src channel 50
	src linestride 128
	src surfstride 512
	dst tsd:tsd-16
	dst addr=-1
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-5
	weight addr=1
	wt size 400000
	wt width 4
	wt height 4
	wt channel 50
data cube access by tsd:batch=tsd-19:0 id[offs]=2
data cube access by tsd:batch=tsd-6:0 id[offs]=1
SDP bias node @ op_slot = 448 batch_id = 0
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:1 id[offs]=2
data cube access by tsd:batch=tsd-6:1 id[offs]=1
SDP bias node @ op_slot = 449 batch_id = 1
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:2 id[offs]=2
data cube access by tsd:batch=tsd-6:2 id[offs]=1
SDP bias node @ op_slot = 450 batch_id = 2
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:3 id[offs]=2
data cube access by tsd:batch=tsd-6:3 id[offs]=1
SDP bias node @ op_slot = 451 batch_id = 3
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:4 id[offs]=2
data cube access by tsd:batch=tsd-6:4 id[offs]=1
SDP bias node @ op_slot = 452 batch_id = 4
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:5 id[offs]=2
data cube access by tsd:batch=tsd-6:5 id[offs]=1
SDP bias node @ op_slot = 453 batch_id = 5
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:6 id[offs]=2
data cube access by tsd:batch=tsd-6:6 id[offs]=1
SDP bias node @ op_slot = 454 batch_id = 6
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:7 id[offs]=2
data cube access by tsd:batch=tsd-6:7 id[offs]=1
SDP bias node @ op_slot = 455 batch_id = 7
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:8 id[offs]=2
data cube access by tsd:batch=tsd-6:8 id[offs]=1
SDP bias node @ op_slot = 456 batch_id = 8
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:9 id[offs]=2
data cube access by tsd:batch=tsd-6:9 id[offs]=1
SDP bias node @ op_slot = 457 batch_id = 9
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:10 id[offs]=2
data cube access by tsd:batch=tsd-6:10 id[offs]=1
SDP bias node @ op_slot = 458 batch_id = 10
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:11 id[offs]=2
data cube access by tsd:batch=tsd-6:11 id[offs]=1
SDP bias node @ op_slot = 459 batch_id = 11
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:12 id[offs]=2
data cube access by tsd:batch=tsd-6:12 id[offs]=1
SDP bias node @ op_slot = 460 batch_id = 12
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:13 id[offs]=2
data cube access by tsd:batch=tsd-6:13 id[offs]=1
SDP bias node @ op_slot = 461 batch_id = 13
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:14 id[offs]=2
data cube access by tsd:batch=tsd-6:14 id[offs]=1
SDP bias node @ op_slot = 462 batch_id = 14
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:15 id[offs]=2
data cube access by tsd:batch=tsd-6:15 id[offs]=1
SDP bias node @ op_slot = 463 batch_id = 15
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:16 id[offs]=2
data cube access by tsd:batch=tsd-6:16 id[offs]=1
SDP bias node @ op_slot = 464 batch_id = 16
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:17 id[offs]=2
data cube access by tsd:batch=tsd-6:17 id[offs]=1
SDP bias node @ op_slot = 465 batch_id = 17
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:18 id[offs]=2
data cube access by tsd:batch=tsd-6:18 id[offs]=1
SDP bias node @ op_slot = 466 batch_id = 18
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:19 id[offs]=2
data cube access by tsd:batch=tsd-6:19 id[offs]=1
SDP bias node @ op_slot = 467 batch_id = 19
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:20 id[offs]=2
data cube access by tsd:batch=tsd-6:20 id[offs]=1
SDP bias node @ op_slot = 468 batch_id = 20
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:21 id[offs]=2
data cube access by tsd:batch=tsd-6:21 id[offs]=1
SDP bias node @ op_slot = 469 batch_id = 21
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:22 id[offs]=2
data cube access by tsd:batch=tsd-6:22 id[offs]=1
SDP bias node @ op_slot = 470 batch_id = 22
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:23 id[offs]=2
data cube access by tsd:batch=tsd-6:23 id[offs]=1
SDP bias node @ op_slot = 471 batch_id = 23
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:24 id[offs]=2
data cube access by tsd:batch=tsd-6:24 id[offs]=1
SDP bias node @ op_slot = 472 batch_id = 24
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:25 id[offs]=2
data cube access by tsd:batch=tsd-6:25 id[offs]=1
SDP bias node @ op_slot = 473 batch_id = 25
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:26 id[offs]=2
data cube access by tsd:batch=tsd-6:26 id[offs]=1
SDP bias node @ op_slot = 474 batch_id = 26
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:27 id[offs]=2
data cube access by tsd:batch=tsd-6:27 id[offs]=1
SDP bias node @ op_slot = 475 batch_id = 27
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:28 id[offs]=2
data cube access by tsd:batch=tsd-6:28 id[offs]=1
SDP bias node @ op_slot = 476 batch_id = 28
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:29 id[offs]=2
data cube access by tsd:batch=tsd-6:29 id[offs]=1
SDP bias node @ op_slot = 477 batch_id = 29
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:30 id[offs]=2
data cube access by tsd:batch=tsd-6:30 id[offs]=1
SDP bias node @ op_slot = 478 batch_id = 30
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:31 id[offs]=2
data cube access by tsd:batch=tsd-6:31 id[offs]=1
SDP bias node @ op_slot = 479 batch_id = 31
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:32 id[offs]=2
data cube access by tsd:batch=tsd-6:32 id[offs]=1
SDP bias node @ op_slot = 480 batch_id = 32
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:33 id[offs]=2
data cube access by tsd:batch=tsd-6:33 id[offs]=1
SDP bias node @ op_slot = 481 batch_id = 33
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:34 id[offs]=2
data cube access by tsd:batch=tsd-6:34 id[offs]=1
SDP bias node @ op_slot = 482 batch_id = 34
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:35 id[offs]=2
data cube access by tsd:batch=tsd-6:35 id[offs]=1
SDP bias node @ op_slot = 483 batch_id = 35
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:36 id[offs]=2
data cube access by tsd:batch=tsd-6:36 id[offs]=1
SDP bias node @ op_slot = 484 batch_id = 36
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:37 id[offs]=2
data cube access by tsd:batch=tsd-6:37 id[offs]=1
SDP bias node @ op_slot = 485 batch_id = 37
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:38 id[offs]=2
data cube access by tsd:batch=tsd-6:38 id[offs]=1
SDP bias node @ op_slot = 486 batch_id = 38
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:39 id[offs]=2
data cube access by tsd:batch=tsd-6:39 id[offs]=1
SDP bias node @ op_slot = 487 batch_id = 39
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:40 id[offs]=2
data cube access by tsd:batch=tsd-6:40 id[offs]=1
SDP bias node @ op_slot = 488 batch_id = 40
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:41 id[offs]=2
data cube access by tsd:batch=tsd-6:41 id[offs]=1
SDP bias node @ op_slot = 489 batch_id = 41
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:42 id[offs]=2
data cube access by tsd:batch=tsd-6:42 id[offs]=1
SDP bias node @ op_slot = 490 batch_id = 42
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:43 id[offs]=2
data cube access by tsd:batch=tsd-6:43 id[offs]=1
SDP bias node @ op_slot = 491 batch_id = 43
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:44 id[offs]=2
data cube access by tsd:batch=tsd-6:44 id[offs]=1
SDP bias node @ op_slot = 492 batch_id = 44
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:45 id[offs]=2
data cube access by tsd:batch=tsd-6:45 id[offs]=1
SDP bias node @ op_slot = 493 batch_id = 45
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:46 id[offs]=2
data cube access by tsd:batch=tsd-6:46 id[offs]=1
SDP bias node @ op_slot = 494 batch_id = 46
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:47 id[offs]=2
data cube access by tsd:batch=tsd-6:47 id[offs]=1
SDP bias node @ op_slot = 495 batch_id = 47
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:48 id[offs]=2
data cube access by tsd:batch=tsd-6:48 id[offs]=1
SDP bias node @ op_slot = 496 batch_id = 48
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:49 id[offs]=2
data cube access by tsd:batch=tsd-6:49 id[offs]=1
SDP bias node @ op_slot = 497 batch_id = 49
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:50 id[offs]=2
data cube access by tsd:batch=tsd-6:50 id[offs]=1
SDP bias node @ op_slot = 498 batch_id = 50
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:51 id[offs]=2
data cube access by tsd:batch=tsd-6:51 id[offs]=1
SDP bias node @ op_slot = 499 batch_id = 51
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:52 id[offs]=2
data cube access by tsd:batch=tsd-6:52 id[offs]=1
SDP bias node @ op_slot = 500 batch_id = 52
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:53 id[offs]=2
data cube access by tsd:batch=tsd-6:53 id[offs]=1
SDP bias node @ op_slot = 501 batch_id = 53
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:54 id[offs]=2
data cube access by tsd:batch=tsd-6:54 id[offs]=1
SDP bias node @ op_slot = 502 batch_id = 54
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:55 id[offs]=2
data cube access by tsd:batch=tsd-6:55 id[offs]=1
SDP bias node @ op_slot = 503 batch_id = 55
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:56 id[offs]=2
data cube access by tsd:batch=tsd-6:56 id[offs]=1
SDP bias node @ op_slot = 504 batch_id = 56
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:57 id[offs]=2
data cube access by tsd:batch=tsd-6:57 id[offs]=1
SDP bias node @ op_slot = 505 batch_id = 57
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:58 id[offs]=2
data cube access by tsd:batch=tsd-6:58 id[offs]=1
SDP bias node @ op_slot = 506 batch_id = 58
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:59 id[offs]=2
data cube access by tsd:batch=tsd-6:59 id[offs]=1
SDP bias node @ op_slot = 507 batch_id = 59
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:60 id[offs]=2
data cube access by tsd:batch=tsd-6:60 id[offs]=1
SDP bias node @ op_slot = 508 batch_id = 60
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:61 id[offs]=2
data cube access by tsd:batch=tsd-6:61 id[offs]=1
SDP bias node @ op_slot = 509 batch_id = 61
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:62 id[offs]=2
data cube access by tsd:batch=tsd-6:62 id[offs]=1
SDP bias node @ op_slot = 510 batch_id = 62
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:63 id[offs]=2
data cube access by tsd:batch=tsd-6:63 id[offs]=1
SDP bias node @ op_slot = 511 batch_id = 63
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 1
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-16
	dst tsd:tsd-19/tb-19:off= 0
	bias tsd:tsd-6
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 1000
	bias width 1
	bias height 1
	bias channel 500
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 512
	dst width 1
	dst height 1
	dst channel 500
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 28093
	out_cvt offset 0
	out_cvt truncate 25
data cube access by tsd:batch=tsd-19:0 id[offs]=2
data cube access by tsd:batch=tsd-8:0 id[offs]=1
FullyConnected node @ op_slot = 512 batch_id = 0
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:1 id[offs]=2
data cube access by tsd:batch=tsd-8:1 id[offs]=1
FullyConnected node @ op_slot = 513 batch_id = 1
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:2 id[offs]=2
data cube access by tsd:batch=tsd-8:2 id[offs]=1
FullyConnected node @ op_slot = 514 batch_id = 2
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:3 id[offs]=2
data cube access by tsd:batch=tsd-8:3 id[offs]=1
FullyConnected node @ op_slot = 515 batch_id = 3
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:4 id[offs]=2
data cube access by tsd:batch=tsd-8:4 id[offs]=1
FullyConnected node @ op_slot = 516 batch_id = 4
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:5 id[offs]=2
data cube access by tsd:batch=tsd-8:5 id[offs]=1
FullyConnected node @ op_slot = 517 batch_id = 5
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:6 id[offs]=2
data cube access by tsd:batch=tsd-8:6 id[offs]=1
FullyConnected node @ op_slot = 518 batch_id = 6
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:7 id[offs]=2
data cube access by tsd:batch=tsd-8:7 id[offs]=1
FullyConnected node @ op_slot = 519 batch_id = 7
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:8 id[offs]=2
data cube access by tsd:batch=tsd-8:8 id[offs]=1
FullyConnected node @ op_slot = 520 batch_id = 8
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:9 id[offs]=2
data cube access by tsd:batch=tsd-8:9 id[offs]=1
FullyConnected node @ op_slot = 521 batch_id = 9
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:10 id[offs]=2
data cube access by tsd:batch=tsd-8:10 id[offs]=1
FullyConnected node @ op_slot = 522 batch_id = 10
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:11 id[offs]=2
data cube access by tsd:batch=tsd-8:11 id[offs]=1
FullyConnected node @ op_slot = 523 batch_id = 11
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:12 id[offs]=2
data cube access by tsd:batch=tsd-8:12 id[offs]=1
FullyConnected node @ op_slot = 524 batch_id = 12
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:13 id[offs]=2
data cube access by tsd:batch=tsd-8:13 id[offs]=1
FullyConnected node @ op_slot = 525 batch_id = 13
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:14 id[offs]=2
data cube access by tsd:batch=tsd-8:14 id[offs]=1
FullyConnected node @ op_slot = 526 batch_id = 14
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:15 id[offs]=2
data cube access by tsd:batch=tsd-8:15 id[offs]=1
FullyConnected node @ op_slot = 527 batch_id = 15
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:16 id[offs]=2
data cube access by tsd:batch=tsd-8:16 id[offs]=1
FullyConnected node @ op_slot = 528 batch_id = 16
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:17 id[offs]=2
data cube access by tsd:batch=tsd-8:17 id[offs]=1
FullyConnected node @ op_slot = 529 batch_id = 17
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:18 id[offs]=2
data cube access by tsd:batch=tsd-8:18 id[offs]=1
FullyConnected node @ op_slot = 530 batch_id = 18
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:19 id[offs]=2
data cube access by tsd:batch=tsd-8:19 id[offs]=1
FullyConnected node @ op_slot = 531 batch_id = 19
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:20 id[offs]=2
data cube access by tsd:batch=tsd-8:20 id[offs]=1
FullyConnected node @ op_slot = 532 batch_id = 20
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:21 id[offs]=2
data cube access by tsd:batch=tsd-8:21 id[offs]=1
FullyConnected node @ op_slot = 533 batch_id = 21
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:22 id[offs]=2
data cube access by tsd:batch=tsd-8:22 id[offs]=1
FullyConnected node @ op_slot = 534 batch_id = 22
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:23 id[offs]=2
data cube access by tsd:batch=tsd-8:23 id[offs]=1
FullyConnected node @ op_slot = 535 batch_id = 23
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:24 id[offs]=2
data cube access by tsd:batch=tsd-8:24 id[offs]=1
FullyConnected node @ op_slot = 536 batch_id = 24
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:25 id[offs]=2
data cube access by tsd:batch=tsd-8:25 id[offs]=1
FullyConnected node @ op_slot = 537 batch_id = 25
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:26 id[offs]=2
data cube access by tsd:batch=tsd-8:26 id[offs]=1
FullyConnected node @ op_slot = 538 batch_id = 26
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:27 id[offs]=2
data cube access by tsd:batch=tsd-8:27 id[offs]=1
FullyConnected node @ op_slot = 539 batch_id = 27
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:28 id[offs]=2
data cube access by tsd:batch=tsd-8:28 id[offs]=1
FullyConnected node @ op_slot = 540 batch_id = 28
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:29 id[offs]=2
data cube access by tsd:batch=tsd-8:29 id[offs]=1
FullyConnected node @ op_slot = 541 batch_id = 29
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:30 id[offs]=2
data cube access by tsd:batch=tsd-8:30 id[offs]=1
FullyConnected node @ op_slot = 542 batch_id = 30
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:31 id[offs]=2
data cube access by tsd:batch=tsd-8:31 id[offs]=1
FullyConnected node @ op_slot = 543 batch_id = 31
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:32 id[offs]=2
data cube access by tsd:batch=tsd-8:32 id[offs]=1
FullyConnected node @ op_slot = 544 batch_id = 32
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:33 id[offs]=2
data cube access by tsd:batch=tsd-8:33 id[offs]=1
FullyConnected node @ op_slot = 545 batch_id = 33
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:34 id[offs]=2
data cube access by tsd:batch=tsd-8:34 id[offs]=1
FullyConnected node @ op_slot = 546 batch_id = 34
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:35 id[offs]=2
data cube access by tsd:batch=tsd-8:35 id[offs]=1
FullyConnected node @ op_slot = 547 batch_id = 35
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:36 id[offs]=2
data cube access by tsd:batch=tsd-8:36 id[offs]=1
FullyConnected node @ op_slot = 548 batch_id = 36
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:37 id[offs]=2
data cube access by tsd:batch=tsd-8:37 id[offs]=1
FullyConnected node @ op_slot = 549 batch_id = 37
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:38 id[offs]=2
data cube access by tsd:batch=tsd-8:38 id[offs]=1
FullyConnected node @ op_slot = 550 batch_id = 38
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:39 id[offs]=2
data cube access by tsd:batch=tsd-8:39 id[offs]=1
FullyConnected node @ op_slot = 551 batch_id = 39
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:40 id[offs]=2
data cube access by tsd:batch=tsd-8:40 id[offs]=1
FullyConnected node @ op_slot = 552 batch_id = 40
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:41 id[offs]=2
data cube access by tsd:batch=tsd-8:41 id[offs]=1
FullyConnected node @ op_slot = 553 batch_id = 41
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:42 id[offs]=2
data cube access by tsd:batch=tsd-8:42 id[offs]=1
FullyConnected node @ op_slot = 554 batch_id = 42
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:43 id[offs]=2
data cube access by tsd:batch=tsd-8:43 id[offs]=1
FullyConnected node @ op_slot = 555 batch_id = 43
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:44 id[offs]=2
data cube access by tsd:batch=tsd-8:44 id[offs]=1
FullyConnected node @ op_slot = 556 batch_id = 44
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:45 id[offs]=2
data cube access by tsd:batch=tsd-8:45 id[offs]=1
FullyConnected node @ op_slot = 557 batch_id = 45
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:46 id[offs]=2
data cube access by tsd:batch=tsd-8:46 id[offs]=1
FullyConnected node @ op_slot = 558 batch_id = 46
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:47 id[offs]=2
data cube access by tsd:batch=tsd-8:47 id[offs]=1
FullyConnected node @ op_slot = 559 batch_id = 47
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:48 id[offs]=2
data cube access by tsd:batch=tsd-8:48 id[offs]=1
FullyConnected node @ op_slot = 560 batch_id = 48
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:49 id[offs]=2
data cube access by tsd:batch=tsd-8:49 id[offs]=1
FullyConnected node @ op_slot = 561 batch_id = 49
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:50 id[offs]=2
data cube access by tsd:batch=tsd-8:50 id[offs]=1
FullyConnected node @ op_slot = 562 batch_id = 50
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:51 id[offs]=2
data cube access by tsd:batch=tsd-8:51 id[offs]=1
FullyConnected node @ op_slot = 563 batch_id = 51
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:52 id[offs]=2
data cube access by tsd:batch=tsd-8:52 id[offs]=1
FullyConnected node @ op_slot = 564 batch_id = 52
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:53 id[offs]=2
data cube access by tsd:batch=tsd-8:53 id[offs]=1
FullyConnected node @ op_slot = 565 batch_id = 53
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:54 id[offs]=2
data cube access by tsd:batch=tsd-8:54 id[offs]=1
FullyConnected node @ op_slot = 566 batch_id = 54
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:55 id[offs]=2
data cube access by tsd:batch=tsd-8:55 id[offs]=1
FullyConnected node @ op_slot = 567 batch_id = 55
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:56 id[offs]=2
data cube access by tsd:batch=tsd-8:56 id[offs]=1
FullyConnected node @ op_slot = 568 batch_id = 56
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:57 id[offs]=2
data cube access by tsd:batch=tsd-8:57 id[offs]=1
FullyConnected node @ op_slot = 569 batch_id = 57
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:58 id[offs]=2
data cube access by tsd:batch=tsd-8:58 id[offs]=1
FullyConnected node @ op_slot = 570 batch_id = 58
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:59 id[offs]=2
data cube access by tsd:batch=tsd-8:59 id[offs]=1
FullyConnected node @ op_slot = 571 batch_id = 59
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:60 id[offs]=2
data cube access by tsd:batch=tsd-8:60 id[offs]=1
FullyConnected node @ op_slot = 572 batch_id = 60
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:61 id[offs]=2
data cube access by tsd:batch=tsd-8:61 id[offs]=1
FullyConnected node @ op_slot = 573 batch_id = 61
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:62 id[offs]=2
data cube access by tsd:batch=tsd-8:62 id[offs]=1
FullyConnected node @ op_slot = 574 batch_id = 62
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-19:63 id[offs]=2
data cube access by tsd:batch=tsd-8:63 id[offs]=1
FullyConnected node @ op_slot = 575 batch_id = 63
	src data loc: 0
	dst data loc: 2
	post y extension: 0
	in_precision 0
	out_precision 0
	pad_val 0
	conv mode 0
	data_reuse 0
	weight_reuse 0
	skip_data_rls 0
	skip_wt_rls 0
	eps 4
	fetch_grain 1
	data_format 36
	pixel_mapping 0
	batch 1
	weight_format 0
	b4d 1
	b4w 1
	batch_stride 0
	release 1
	post_extension 0
	pixel_override 0
	mean_format 0
	stride-x 1
	stride-y 1
	pad-left 0
	pad-top 0
	pad-right 0
	pad-bottom 0
	dilationx-x 1
	dilation-y 1
	pra_truncate 0
	inputwidthcsc 1
	inputheightcsc 1
	inputchannelcsc 500
	kernelwidthcsc 1
	kernelheightcsc 1
	kernelchannelcsc 500
	inputwidthcmac 1
	inputheightcmac 1
	bytesperkernel 500
	offsetU 0
	dependencyCount 3
	src tsd:tsd-19
	src addr=2
	src size 512
	src width 1
	src height 1
	src channel 500
	src linestride 32
	src surfstride 32
	dst tsd:tsd-20
	dst addr=-1
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	wt  tsd:tsd-8
	weight addr=1
	wt size 5120
	wt width 1
	wt height 1
	wt channel 500
data cube access by tsd:batch=tsd-21:0 id[offs]=2
data cube access by tsd:batch=tsd-9:0 id[offs]=1
SDP bias node @ op_slot = 576 batch_id = 0
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:1 id[offs]=2
data cube access by tsd:batch=tsd-9:1 id[offs]=1
SDP bias node @ op_slot = 577 batch_id = 1
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:2 id[offs]=2
data cube access by tsd:batch=tsd-9:2 id[offs]=1
SDP bias node @ op_slot = 578 batch_id = 2
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:3 id[offs]=2
data cube access by tsd:batch=tsd-9:3 id[offs]=1
SDP bias node @ op_slot = 579 batch_id = 3
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:4 id[offs]=2
data cube access by tsd:batch=tsd-9:4 id[offs]=1
SDP bias node @ op_slot = 580 batch_id = 4
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:5 id[offs]=2
data cube access by tsd:batch=tsd-9:5 id[offs]=1
SDP bias node @ op_slot = 581 batch_id = 5
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:6 id[offs]=2
data cube access by tsd:batch=tsd-9:6 id[offs]=1
SDP bias node @ op_slot = 582 batch_id = 6
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:7 id[offs]=2
data cube access by tsd:batch=tsd-9:7 id[offs]=1
SDP bias node @ op_slot = 583 batch_id = 7
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:8 id[offs]=2
data cube access by tsd:batch=tsd-9:8 id[offs]=1
SDP bias node @ op_slot = 584 batch_id = 8
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:9 id[offs]=2
data cube access by tsd:batch=tsd-9:9 id[offs]=1
SDP bias node @ op_slot = 585 batch_id = 9
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:10 id[offs]=2
data cube access by tsd:batch=tsd-9:10 id[offs]=1
SDP bias node @ op_slot = 586 batch_id = 10
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:11 id[offs]=2
data cube access by tsd:batch=tsd-9:11 id[offs]=1
SDP bias node @ op_slot = 587 batch_id = 11
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:12 id[offs]=2
data cube access by tsd:batch=tsd-9:12 id[offs]=1
SDP bias node @ op_slot = 588 batch_id = 12
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:13 id[offs]=2
data cube access by tsd:batch=tsd-9:13 id[offs]=1
SDP bias node @ op_slot = 589 batch_id = 13
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:14 id[offs]=2
data cube access by tsd:batch=tsd-9:14 id[offs]=1
SDP bias node @ op_slot = 590 batch_id = 14
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:15 id[offs]=2
data cube access by tsd:batch=tsd-9:15 id[offs]=1
SDP bias node @ op_slot = 591 batch_id = 15
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:16 id[offs]=2
data cube access by tsd:batch=tsd-9:16 id[offs]=1
SDP bias node @ op_slot = 592 batch_id = 16
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:17 id[offs]=2
data cube access by tsd:batch=tsd-9:17 id[offs]=1
SDP bias node @ op_slot = 593 batch_id = 17
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:18 id[offs]=2
data cube access by tsd:batch=tsd-9:18 id[offs]=1
SDP bias node @ op_slot = 594 batch_id = 18
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:19 id[offs]=2
data cube access by tsd:batch=tsd-9:19 id[offs]=1
SDP bias node @ op_slot = 595 batch_id = 19
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:20 id[offs]=2
data cube access by tsd:batch=tsd-9:20 id[offs]=1
SDP bias node @ op_slot = 596 batch_id = 20
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:21 id[offs]=2
data cube access by tsd:batch=tsd-9:21 id[offs]=1
SDP bias node @ op_slot = 597 batch_id = 21
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:22 id[offs]=2
data cube access by tsd:batch=tsd-9:22 id[offs]=1
SDP bias node @ op_slot = 598 batch_id = 22
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:23 id[offs]=2
data cube access by tsd:batch=tsd-9:23 id[offs]=1
SDP bias node @ op_slot = 599 batch_id = 23
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:24 id[offs]=2
data cube access by tsd:batch=tsd-9:24 id[offs]=1
SDP bias node @ op_slot = 600 batch_id = 24
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:25 id[offs]=2
data cube access by tsd:batch=tsd-9:25 id[offs]=1
SDP bias node @ op_slot = 601 batch_id = 25
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:26 id[offs]=2
data cube access by tsd:batch=tsd-9:26 id[offs]=1
SDP bias node @ op_slot = 602 batch_id = 26
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:27 id[offs]=2
data cube access by tsd:batch=tsd-9:27 id[offs]=1
SDP bias node @ op_slot = 603 batch_id = 27
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:28 id[offs]=2
data cube access by tsd:batch=tsd-9:28 id[offs]=1
SDP bias node @ op_slot = 604 batch_id = 28
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:29 id[offs]=2
data cube access by tsd:batch=tsd-9:29 id[offs]=1
SDP bias node @ op_slot = 605 batch_id = 29
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:30 id[offs]=2
data cube access by tsd:batch=tsd-9:30 id[offs]=1
SDP bias node @ op_slot = 606 batch_id = 30
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:31 id[offs]=2
data cube access by tsd:batch=tsd-9:31 id[offs]=1
SDP bias node @ op_slot = 607 batch_id = 31
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:32 id[offs]=2
data cube access by tsd:batch=tsd-9:32 id[offs]=1
SDP bias node @ op_slot = 608 batch_id = 32
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:33 id[offs]=2
data cube access by tsd:batch=tsd-9:33 id[offs]=1
SDP bias node @ op_slot = 609 batch_id = 33
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:34 id[offs]=2
data cube access by tsd:batch=tsd-9:34 id[offs]=1
SDP bias node @ op_slot = 610 batch_id = 34
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:35 id[offs]=2
data cube access by tsd:batch=tsd-9:35 id[offs]=1
SDP bias node @ op_slot = 611 batch_id = 35
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:36 id[offs]=2
data cube access by tsd:batch=tsd-9:36 id[offs]=1
SDP bias node @ op_slot = 612 batch_id = 36
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:37 id[offs]=2
data cube access by tsd:batch=tsd-9:37 id[offs]=1
SDP bias node @ op_slot = 613 batch_id = 37
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:38 id[offs]=2
data cube access by tsd:batch=tsd-9:38 id[offs]=1
SDP bias node @ op_slot = 614 batch_id = 38
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:39 id[offs]=2
data cube access by tsd:batch=tsd-9:39 id[offs]=1
SDP bias node @ op_slot = 615 batch_id = 39
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:40 id[offs]=2
data cube access by tsd:batch=tsd-9:40 id[offs]=1
SDP bias node @ op_slot = 616 batch_id = 40
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:41 id[offs]=2
data cube access by tsd:batch=tsd-9:41 id[offs]=1
SDP bias node @ op_slot = 617 batch_id = 41
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:42 id[offs]=2
data cube access by tsd:batch=tsd-9:42 id[offs]=1
SDP bias node @ op_slot = 618 batch_id = 42
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:43 id[offs]=2
data cube access by tsd:batch=tsd-9:43 id[offs]=1
SDP bias node @ op_slot = 619 batch_id = 43
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:44 id[offs]=2
data cube access by tsd:batch=tsd-9:44 id[offs]=1
SDP bias node @ op_slot = 620 batch_id = 44
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:45 id[offs]=2
data cube access by tsd:batch=tsd-9:45 id[offs]=1
SDP bias node @ op_slot = 621 batch_id = 45
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:46 id[offs]=2
data cube access by tsd:batch=tsd-9:46 id[offs]=1
SDP bias node @ op_slot = 622 batch_id = 46
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:47 id[offs]=2
data cube access by tsd:batch=tsd-9:47 id[offs]=1
SDP bias node @ op_slot = 623 batch_id = 47
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:48 id[offs]=2
data cube access by tsd:batch=tsd-9:48 id[offs]=1
SDP bias node @ op_slot = 624 batch_id = 48
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:49 id[offs]=2
data cube access by tsd:batch=tsd-9:49 id[offs]=1
SDP bias node @ op_slot = 625 batch_id = 49
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:50 id[offs]=2
data cube access by tsd:batch=tsd-9:50 id[offs]=1
SDP bias node @ op_slot = 626 batch_id = 50
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:51 id[offs]=2
data cube access by tsd:batch=tsd-9:51 id[offs]=1
SDP bias node @ op_slot = 627 batch_id = 51
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:52 id[offs]=2
data cube access by tsd:batch=tsd-9:52 id[offs]=1
SDP bias node @ op_slot = 628 batch_id = 52
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:53 id[offs]=2
data cube access by tsd:batch=tsd-9:53 id[offs]=1
SDP bias node @ op_slot = 629 batch_id = 53
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:54 id[offs]=2
data cube access by tsd:batch=tsd-9:54 id[offs]=1
SDP bias node @ op_slot = 630 batch_id = 54
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:55 id[offs]=2
data cube access by tsd:batch=tsd-9:55 id[offs]=1
SDP bias node @ op_slot = 631 batch_id = 55
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:56 id[offs]=2
data cube access by tsd:batch=tsd-9:56 id[offs]=1
SDP bias node @ op_slot = 632 batch_id = 56
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:57 id[offs]=2
data cube access by tsd:batch=tsd-9:57 id[offs]=1
SDP bias node @ op_slot = 633 batch_id = 57
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:58 id[offs]=2
data cube access by tsd:batch=tsd-9:58 id[offs]=1
SDP bias node @ op_slot = 634 batch_id = 58
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:59 id[offs]=2
data cube access by tsd:batch=tsd-9:59 id[offs]=1
SDP bias node @ op_slot = 635 batch_id = 59
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:60 id[offs]=2
data cube access by tsd:batch=tsd-9:60 id[offs]=1
SDP bias node @ op_slot = 636 batch_id = 60
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:61 id[offs]=2
data cube access by tsd:batch=tsd-9:61 id[offs]=1
SDP bias node @ op_slot = 637 batch_id = 61
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:62 id[offs]=2
data cube access by tsd:batch=tsd-9:62 id[offs]=1
SDP bias node @ op_slot = 638 batch_id = 62
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
data cube access by tsd:batch=tsd-21:63 id[offs]=2
data cube access by tsd:batch=tsd-9:63 id[offs]=1
SDP bias node @ op_slot = 639 batch_id = 63
	src precision 0
	dst precision 0
	x1 enable 1
	x1 precision 1
	x1 aluType 2
	x1 type 2
	x1 mode 1
	x1 act 0
	x1 shiftValue 16
	x1 aluOperand 0
	x1 mulOperand 1
	x1 truncate 0
	x2 enable 0
	y enable 0
	src tsd:tsd-20
	dst tsd:tsd-21/tb-21:off= 0
	bias tsd:tsd-9
	dependencyCount2
	conv_mode 0
	src addr=-1
	src type=2
	src size 32
	src width 1
	src height 1
	src channel 10
	src linestride 32
	src surfstride 32
	bias addr=1
	bias type=0
	bias size 20
	bias width 1
	bias height 1
	bias channel 10
	bias linestride 64
	bias surfstride 64
	dst addr=2
	dst type=0
	dst size 32
	dst width 1
	dst height 1
	dst channel 10
	dst linestride 32
	dst surfstride 32
	out_cvt enable 1
	out_cvt scale 19144
	out_cvt offset 0
	out_cvt truncate 23
	task address list (indices into global address list): 
		131
		1
		2
		3
		4
		5
		6
		7
		8
		9
		10
		11
		12
		13
		14
		15
		16
		17
		18
		19
		20
		21
		22
		23
		24
		25
		26
		27
		28
		29
		30
		31
		32
		33
		34
		35
		36
		37
		38
		39
		40
		41
		42
		43
		44
		45
		46
		47
		48
		49
		50
		51
		52
		53
		54
		55
		56
		57
		58
		59
		60
		61
		62
		63
		64
		65
		66
		67
		68
		69
		70
		71
		72
		73
		74
		75
		76
		77
		78
		79
		80
		81
		82
		83
		84
		85
		86
		87
		88
		89
		90
		91
		92
		93
		94
		95
		96
		97
		98
		99
		100
		101
		102
		103
		104
		105
		106
		107
		108
		109
		110
		111
		112
		113
		114
		115
		116
		117
		118
		119
		120
		121
		122
		123
		124
		125
		126
		127
		128
		129
		130
		132
		133
		134
		135
		136
		<>
gathered reloc entry: address id=3 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb084 offset=74 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=3 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb088 offset=78 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=4 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb308 offset=2f8 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=4 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb30c offset=2fc interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=5 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb58c offset=57c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=5 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb590 offset=580 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=6 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb810 offset=800 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=6 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cb814 offset=804 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=7 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cba94 offset=a84 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=7 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cba98 offset=a88 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=8 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cbd18 offset=d08 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=8 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cbd1c offset=d0c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=9 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cbf9c offset=f8c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=9 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cbfa0 offset=f90 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=10 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc220 offset=1210 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=10 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc224 offset=1214 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=11 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc4a4 offset=1494 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=11 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc4a8 offset=1498 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=12 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc728 offset=1718 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=12 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc72c offset=171c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=13 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc9ac offset=199c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=13 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cc9b0 offset=19a0 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=14 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ccc30 offset=1c20 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=14 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ccc34 offset=1c24 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=15 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cceb4 offset=1ea4 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=15 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cceb8 offset=1ea8 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=16 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd138 offset=2128 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=16 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd13c offset=212c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=17 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd3bc offset=23ac interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=17 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd3c0 offset=23b0 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=18 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd640 offset=2630 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=18 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd644 offset=2634 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=19 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd8c4 offset=28b4 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=19 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cd8c8 offset=28b8 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=20 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cdb48 offset=2b38 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=20 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cdb4c offset=2b3c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=21 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cddcc offset=2dbc interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=21 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cddd0 offset=2dc0 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=22 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce050 offset=3040 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=22 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce054 offset=3044 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=23 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce2d4 offset=32c4 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=23 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce2d8 offset=32c8 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=24 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce558 offset=3548 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=24 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce55c offset=354c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=25 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce7dc offset=37cc interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=25 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0ce7e0 offset=37d0 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=26 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cea60 offset=3a50 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=26 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cea64 offset=3a54 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=27 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cece4 offset=3cd4 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=27 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cece8 offset=3cd8 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=28 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cef68 offset=3f58 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=28 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cef6c offset=3f5c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=29 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf1ec offset=41dc interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=29 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf1f0 offset=41e0 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=30 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf470 offset=4460 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=30 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf474 offset=4464 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=31 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf6f4 offset=46e4 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=31 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf6f8 offset=46e8 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=32 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf978 offset=4968 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=32 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cf97c offset=496c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=33 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cfbfc offset=4bec interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=33 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cfc00 offset=4bf0 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=34 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cfe80 offset=4e70 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=34 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0cfe84 offset=4e74 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=35 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0104 offset=50f4 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=35 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0108 offset=50f8 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=36 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0388 offset=5378 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=36 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d038c offset=537c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=37 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d060c offset=55fc interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=37 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0610 offset=5600 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=38 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0890 offset=5880 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=38 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0894 offset=5884 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=39 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0b14 offset=5b04 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=39 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0b18 offset=5b08 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=40 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0d98 offset=5d88 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=40 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d0d9c offset=5d8c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=41 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d101c offset=600c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=41 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1020 offset=6010 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=42 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d12a0 offset=6290 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=42 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d12a4 offset=6294 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=43 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1524 offset=6514 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=43 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1528 offset=6518 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=44 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d17a8 offset=6798 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=44 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d17ac offset=679c interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=45 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1a2c offset=6a1c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=45 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1a30 offset=6a20 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=46 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1cb0 offset=6ca0 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=46 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1cb4 offset=6ca4 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=47 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1f34 offset=6f24 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=47 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d1f38 offset=6f28 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=48 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d21b8 offset=71a8 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=48 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d21bc offset=71ac interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=49 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d243c offset=742c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=49 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2440 offset=7430 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=50 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d26c0 offset=76b0 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=50 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d26c4 offset=76b4 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=51 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2944 offset=7934 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=51 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2948 offset=7938 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=52 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2bc8 offset=7bb8 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=52 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2bcc offset=7bbc interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=53 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2e4c offset=7e3c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=53 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d2e50 offset=7e40 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=54 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d30d0 offset=80c0 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=54 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d30d4 offset=80c4 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=55 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3354 offset=8344 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=55 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3358 offset=8348 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=56 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d35d8 offset=85c8 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=56 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d35dc offset=85cc interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=57 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d385c offset=884c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=57 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3860 offset=8850 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=58 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3ae0 offset=8ad0 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=58 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3ae4 offset=8ad4 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=59 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3d64 offset=8d54 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=59 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3d68 offset=8d58 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=60 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3fe8 offset=8fd8 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=60 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d3fec offset=8fdc interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=61 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d426c offset=925c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=61 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4270 offset=9260 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=62 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d44f0 offset=94e0 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=62 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d44f4 offset=94e4 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=63 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4774 offset=9764 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=63 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4778 offset=9768 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=64 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d49f8 offset=99e8 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=64 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d49fc offset=99ec interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=65 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4c7c offset=9c6c interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=65 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4c80 offset=9c70 interface=1 subInterface=4 relocType=2
gathered reloc entry: address id=66 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4f00 offset=9ef0 interface=1 subInterface=4 relocType=1
gathered reloc entry: address id=66 writeId=8 useBase=7f5a9c0cb010 originalOffset=7f5a9c0d4f04 offset=9ef4 interface=1 subInterface=4 relocType=2
task_id=1 has 1 op slots and 64 batches 
	address list task context at [137, 143)
Softmax node @ op_slot = 0 batch_id = 0
	src addr=2[2097152]
	dst addr=67[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 1 batch_id = 1
	src addr=2[3362816]
	dst addr=68[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 2 batch_id = 2
	src addr=2[3366912]
	dst addr=69[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 3 batch_id = 3
	src addr=2[3371008]
	dst addr=70[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 4 batch_id = 4
	src addr=2[3375104]
	dst addr=71[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 5 batch_id = 5
	src addr=2[3379200]
	dst addr=72[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 6 batch_id = 6
	src addr=2[3383296]
	dst addr=73[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 7 batch_id = 7
	src addr=2[3387392]
	dst addr=74[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 8 batch_id = 8
	src addr=2[3391488]
	dst addr=75[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 9 batch_id = 9
	src addr=2[3395584]
	dst addr=76[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 10 batch_id = 10
	src addr=2[3399680]
	dst addr=77[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 11 batch_id = 11
	src addr=2[3403776]
	dst addr=78[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 12 batch_id = 12
	src addr=2[3407872]
	dst addr=79[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 13 batch_id = 13
	src addr=2[3411968]
	dst addr=80[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 14 batch_id = 14
	src addr=2[3416064]
	dst addr=81[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 15 batch_id = 15
	src addr=2[3420160]
	dst addr=82[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 16 batch_id = 16
	src addr=2[3424256]
	dst addr=83[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 17 batch_id = 17
	src addr=2[3428352]
	dst addr=84[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 18 batch_id = 18
	src addr=2[3432448]
	dst addr=85[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 19 batch_id = 19
	src addr=2[3436544]
	dst addr=86[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 20 batch_id = 20
	src addr=2[3440640]
	dst addr=87[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 21 batch_id = 21
	src addr=2[3444736]
	dst addr=88[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 22 batch_id = 22
	src addr=2[3448832]
	dst addr=89[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 23 batch_id = 23
	src addr=2[3452928]
	dst addr=90[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 24 batch_id = 24
	src addr=2[3457024]
	dst addr=91[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 25 batch_id = 25
	src addr=2[3461120]
	dst addr=92[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 26 batch_id = 26
	src addr=2[3465216]
	dst addr=93[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 27 batch_id = 27
	src addr=2[3469312]
	dst addr=94[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 28 batch_id = 28
	src addr=2[3473408]
	dst addr=95[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 29 batch_id = 29
	src addr=2[3477504]
	dst addr=96[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 30 batch_id = 30
	src addr=2[3481600]
	dst addr=97[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 31 batch_id = 31
	src addr=2[3485696]
	dst addr=98[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 32 batch_id = 32
	src addr=2[3489792]
	dst addr=99[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 33 batch_id = 33
	src addr=2[3493888]
	dst addr=100[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 34 batch_id = 34
	src addr=2[3497984]
	dst addr=101[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 35 batch_id = 35
	src addr=2[3502080]
	dst addr=102[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 36 batch_id = 36
	src addr=2[3506176]
	dst addr=103[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 37 batch_id = 37
	src addr=2[3510272]
	dst addr=104[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 38 batch_id = 38
	src addr=2[3514368]
	dst addr=105[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 39 batch_id = 39
	src addr=2[3518464]
	dst addr=106[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 40 batch_id = 40
	src addr=2[3522560]
	dst addr=107[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 41 batch_id = 41
	src addr=2[3526656]
	dst addr=108[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 42 batch_id = 42
	src addr=2[3530752]
	dst addr=109[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 43 batch_id = 43
	src addr=2[3534848]
	dst addr=110[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 44 batch_id = 44
	src addr=2[3538944]
	dst addr=111[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 45 batch_id = 45
	src addr=2[3543040]
	dst addr=112[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 46 batch_id = 46
	src addr=2[3547136]
	dst addr=113[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 47 batch_id = 47
	src addr=2[3551232]
	dst addr=114[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 48 batch_id = 48
	src addr=2[3555328]
	dst addr=115[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 49 batch_id = 49
	src addr=2[3559424]
	dst addr=116[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 50 batch_id = 50
	src addr=2[3563520]
	dst addr=117[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 51 batch_id = 51
	src addr=2[3567616]
	dst addr=118[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 52 batch_id = 52
	src addr=2[3571712]
	dst addr=119[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 53 batch_id = 53
	src addr=2[3575808]
	dst addr=120[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 54 batch_id = 54
	src addr=2[3579904]
	dst addr=121[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 55 batch_id = 55
	src addr=2[3584000]
	dst addr=122[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 56 batch_id = 56
	src addr=2[3588096]
	dst addr=123[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 57 batch_id = 57
	src addr=2[3592192]
	dst addr=124[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 58 batch_id = 58
	src addr=2[3596288]
	dst addr=125[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 59 batch_id = 59
	src addr=2[3600384]
	dst addr=126[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 60 batch_id = 60
	src addr=2[3604480]
	dst addr=127[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 61 batch_id = 61
	src addr=2[3608576]
	dst addr=128[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 62 batch_id = 62
	src addr=2[3612672]
	dst addr=129[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
Softmax node @ op_slot = 63 batch_id = 63
	src addr=2[3616768]
	dst addr=130[0]
	input scale factor 127
	output scale factor 127
	src size=32
	src format=0
	src width=1
	src height=1
	src channel=10
	dst size=32
	dst format=0
	dst width=1
	dst height=1
	dst channel=10
	task address list (indices into global address list): 
		137
		1
		2
		3
		4
		5
		6
		7
		8
		9
		10
		11
		12
		13
		14
		15
		16
		17
		18
		19
		20
		21
		22
		23
		24
		25
		26
		27
		28
		29
		30
		31
		32
		33
		34
		35
		36
		37
		38
		39
		40
		41
		42
		43
		44
		45
		46
		47
		48
		49
		50
		51
		52
		53
		54
		55
		56
		57
		58
		59
		60
		61
		62
		63
		64
		65
		66
		67
		68
		69
		70
		71
		72
		73
		74
		75
		76
		77
		78
		79
		80
		81
		82
		83
		84
		85
		86
		87
		88
		89
		90
		91
		92
		93
		94
		95
		96
		97
		98
		99
		100
		101
		102
		103
		104
		105
		106
		107
		108
		109
		110
		111
		112
		113
		114
		115
		116
		117
		118
		119
		120
		121
		122
		123
		124
		125
		126
		127
		128
		129
		130
		138
		139
		140
		141
		142
		<>
gathered reloc entry: address id=67 writeId=13 useBase=1c84a80 originalOffset=1c84b92 offset=112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=67 writeId=13 useBase=1c84a80 originalOffset=1c84b96 offset=116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=68 writeId=13 useBase=1c84a80 originalOffset=1c84d92 offset=312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=68 writeId=13 useBase=1c84a80 originalOffset=1c84d96 offset=316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=69 writeId=13 useBase=1c84a80 originalOffset=1c84f92 offset=512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=69 writeId=13 useBase=1c84a80 originalOffset=1c84f96 offset=516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=70 writeId=13 useBase=1c84a80 originalOffset=1c85192 offset=712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=70 writeId=13 useBase=1c84a80 originalOffset=1c85196 offset=716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=71 writeId=13 useBase=1c84a80 originalOffset=1c85392 offset=912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=71 writeId=13 useBase=1c84a80 originalOffset=1c85396 offset=916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=72 writeId=13 useBase=1c84a80 originalOffset=1c85592 offset=b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=72 writeId=13 useBase=1c84a80 originalOffset=1c85596 offset=b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=73 writeId=13 useBase=1c84a80 originalOffset=1c85792 offset=d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=73 writeId=13 useBase=1c84a80 originalOffset=1c85796 offset=d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=74 writeId=13 useBase=1c84a80 originalOffset=1c85992 offset=f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=74 writeId=13 useBase=1c84a80 originalOffset=1c85996 offset=f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=75 writeId=13 useBase=1c84a80 originalOffset=1c85b92 offset=1112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=75 writeId=13 useBase=1c84a80 originalOffset=1c85b96 offset=1116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=76 writeId=13 useBase=1c84a80 originalOffset=1c85d92 offset=1312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=76 writeId=13 useBase=1c84a80 originalOffset=1c85d96 offset=1316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=77 writeId=13 useBase=1c84a80 originalOffset=1c85f92 offset=1512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=77 writeId=13 useBase=1c84a80 originalOffset=1c85f96 offset=1516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=78 writeId=13 useBase=1c84a80 originalOffset=1c86192 offset=1712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=78 writeId=13 useBase=1c84a80 originalOffset=1c86196 offset=1716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=79 writeId=13 useBase=1c84a80 originalOffset=1c86392 offset=1912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=79 writeId=13 useBase=1c84a80 originalOffset=1c86396 offset=1916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=80 writeId=13 useBase=1c84a80 originalOffset=1c86592 offset=1b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=80 writeId=13 useBase=1c84a80 originalOffset=1c86596 offset=1b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=81 writeId=13 useBase=1c84a80 originalOffset=1c86792 offset=1d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=81 writeId=13 useBase=1c84a80 originalOffset=1c86796 offset=1d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=82 writeId=13 useBase=1c84a80 originalOffset=1c86992 offset=1f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=82 writeId=13 useBase=1c84a80 originalOffset=1c86996 offset=1f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=83 writeId=13 useBase=1c84a80 originalOffset=1c86b92 offset=2112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=83 writeId=13 useBase=1c84a80 originalOffset=1c86b96 offset=2116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=84 writeId=13 useBase=1c84a80 originalOffset=1c86d92 offset=2312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=84 writeId=13 useBase=1c84a80 originalOffset=1c86d96 offset=2316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=85 writeId=13 useBase=1c84a80 originalOffset=1c86f92 offset=2512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=85 writeId=13 useBase=1c84a80 originalOffset=1c86f96 offset=2516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=86 writeId=13 useBase=1c84a80 originalOffset=1c87192 offset=2712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=86 writeId=13 useBase=1c84a80 originalOffset=1c87196 offset=2716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=87 writeId=13 useBase=1c84a80 originalOffset=1c87392 offset=2912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=87 writeId=13 useBase=1c84a80 originalOffset=1c87396 offset=2916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=88 writeId=13 useBase=1c84a80 originalOffset=1c87592 offset=2b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=88 writeId=13 useBase=1c84a80 originalOffset=1c87596 offset=2b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=89 writeId=13 useBase=1c84a80 originalOffset=1c87792 offset=2d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=89 writeId=13 useBase=1c84a80 originalOffset=1c87796 offset=2d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=90 writeId=13 useBase=1c84a80 originalOffset=1c87992 offset=2f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=90 writeId=13 useBase=1c84a80 originalOffset=1c87996 offset=2f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=91 writeId=13 useBase=1c84a80 originalOffset=1c87b92 offset=3112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=91 writeId=13 useBase=1c84a80 originalOffset=1c87b96 offset=3116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=92 writeId=13 useBase=1c84a80 originalOffset=1c87d92 offset=3312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=92 writeId=13 useBase=1c84a80 originalOffset=1c87d96 offset=3316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=93 writeId=13 useBase=1c84a80 originalOffset=1c87f92 offset=3512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=93 writeId=13 useBase=1c84a80 originalOffset=1c87f96 offset=3516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=94 writeId=13 useBase=1c84a80 originalOffset=1c88192 offset=3712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=94 writeId=13 useBase=1c84a80 originalOffset=1c88196 offset=3716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=95 writeId=13 useBase=1c84a80 originalOffset=1c88392 offset=3912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=95 writeId=13 useBase=1c84a80 originalOffset=1c88396 offset=3916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=96 writeId=13 useBase=1c84a80 originalOffset=1c88592 offset=3b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=96 writeId=13 useBase=1c84a80 originalOffset=1c88596 offset=3b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=97 writeId=13 useBase=1c84a80 originalOffset=1c88792 offset=3d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=97 writeId=13 useBase=1c84a80 originalOffset=1c88796 offset=3d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=98 writeId=13 useBase=1c84a80 originalOffset=1c88992 offset=3f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=98 writeId=13 useBase=1c84a80 originalOffset=1c88996 offset=3f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=99 writeId=13 useBase=1c84a80 originalOffset=1c88b92 offset=4112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=99 writeId=13 useBase=1c84a80 originalOffset=1c88b96 offset=4116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=100 writeId=13 useBase=1c84a80 originalOffset=1c88d92 offset=4312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=100 writeId=13 useBase=1c84a80 originalOffset=1c88d96 offset=4316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=101 writeId=13 useBase=1c84a80 originalOffset=1c88f92 offset=4512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=101 writeId=13 useBase=1c84a80 originalOffset=1c88f96 offset=4516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=102 writeId=13 useBase=1c84a80 originalOffset=1c89192 offset=4712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=102 writeId=13 useBase=1c84a80 originalOffset=1c89196 offset=4716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=103 writeId=13 useBase=1c84a80 originalOffset=1c89392 offset=4912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=103 writeId=13 useBase=1c84a80 originalOffset=1c89396 offset=4916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=104 writeId=13 useBase=1c84a80 originalOffset=1c89592 offset=4b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=104 writeId=13 useBase=1c84a80 originalOffset=1c89596 offset=4b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=105 writeId=13 useBase=1c84a80 originalOffset=1c89792 offset=4d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=105 writeId=13 useBase=1c84a80 originalOffset=1c89796 offset=4d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=106 writeId=13 useBase=1c84a80 originalOffset=1c89992 offset=4f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=106 writeId=13 useBase=1c84a80 originalOffset=1c89996 offset=4f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=107 writeId=13 useBase=1c84a80 originalOffset=1c89b92 offset=5112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=107 writeId=13 useBase=1c84a80 originalOffset=1c89b96 offset=5116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=108 writeId=13 useBase=1c84a80 originalOffset=1c89d92 offset=5312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=108 writeId=13 useBase=1c84a80 originalOffset=1c89d96 offset=5316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=109 writeId=13 useBase=1c84a80 originalOffset=1c89f92 offset=5512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=109 writeId=13 useBase=1c84a80 originalOffset=1c89f96 offset=5516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=110 writeId=13 useBase=1c84a80 originalOffset=1c8a192 offset=5712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=110 writeId=13 useBase=1c84a80 originalOffset=1c8a196 offset=5716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=111 writeId=13 useBase=1c84a80 originalOffset=1c8a392 offset=5912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=111 writeId=13 useBase=1c84a80 originalOffset=1c8a396 offset=5916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=112 writeId=13 useBase=1c84a80 originalOffset=1c8a592 offset=5b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=112 writeId=13 useBase=1c84a80 originalOffset=1c8a596 offset=5b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=113 writeId=13 useBase=1c84a80 originalOffset=1c8a792 offset=5d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=113 writeId=13 useBase=1c84a80 originalOffset=1c8a796 offset=5d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=114 writeId=13 useBase=1c84a80 originalOffset=1c8a992 offset=5f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=114 writeId=13 useBase=1c84a80 originalOffset=1c8a996 offset=5f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=115 writeId=13 useBase=1c84a80 originalOffset=1c8ab92 offset=6112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=115 writeId=13 useBase=1c84a80 originalOffset=1c8ab96 offset=6116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=116 writeId=13 useBase=1c84a80 originalOffset=1c8ad92 offset=6312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=116 writeId=13 useBase=1c84a80 originalOffset=1c8ad96 offset=6316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=117 writeId=13 useBase=1c84a80 originalOffset=1c8af92 offset=6512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=117 writeId=13 useBase=1c84a80 originalOffset=1c8af96 offset=6516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=118 writeId=13 useBase=1c84a80 originalOffset=1c8b192 offset=6712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=118 writeId=13 useBase=1c84a80 originalOffset=1c8b196 offset=6716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=119 writeId=13 useBase=1c84a80 originalOffset=1c8b392 offset=6912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=119 writeId=13 useBase=1c84a80 originalOffset=1c8b396 offset=6916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=120 writeId=13 useBase=1c84a80 originalOffset=1c8b592 offset=6b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=120 writeId=13 useBase=1c84a80 originalOffset=1c8b596 offset=6b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=121 writeId=13 useBase=1c84a80 originalOffset=1c8b792 offset=6d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=121 writeId=13 useBase=1c84a80 originalOffset=1c8b796 offset=6d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=122 writeId=13 useBase=1c84a80 originalOffset=1c8b992 offset=6f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=122 writeId=13 useBase=1c84a80 originalOffset=1c8b996 offset=6f16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=123 writeId=13 useBase=1c84a80 originalOffset=1c8bb92 offset=7112 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=123 writeId=13 useBase=1c84a80 originalOffset=1c8bb96 offset=7116 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=124 writeId=13 useBase=1c84a80 originalOffset=1c8bd92 offset=7312 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=124 writeId=13 useBase=1c84a80 originalOffset=1c8bd96 offset=7316 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=125 writeId=13 useBase=1c84a80 originalOffset=1c8bf92 offset=7512 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=125 writeId=13 useBase=1c84a80 originalOffset=1c8bf96 offset=7516 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=126 writeId=13 useBase=1c84a80 originalOffset=1c8c192 offset=7712 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=126 writeId=13 useBase=1c84a80 originalOffset=1c8c196 offset=7716 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=127 writeId=13 useBase=1c84a80 originalOffset=1c8c392 offset=7912 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=127 writeId=13 useBase=1c84a80 originalOffset=1c8c396 offset=7916 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=128 writeId=13 useBase=1c84a80 originalOffset=1c8c592 offset=7b12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=128 writeId=13 useBase=1c84a80 originalOffset=1c8c596 offset=7b16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=129 writeId=13 useBase=1c84a80 originalOffset=1c8c792 offset=7d12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=129 writeId=13 useBase=1c84a80 originalOffset=1c8c796 offset=7d16 interface=2 subInterface=4 relocType=2
gathered reloc entry: address id=130 writeId=13 useBase=1c84a80 originalOffset=1c8c992 offset=7f12 interface=2 subInterface=4 relocType=1
gathered reloc entry: address id=130 writeId=13 useBase=1c84a80 originalOffset=1c8c996 offset=7f16 interface=2 subInterface=4 relocType=2
	 <xxx:end>emit
	 <xxx:begin>serialize
	 <xxx:end>serialize
closing wisdom context...
