verilog xil_defaultlib --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a317/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/c783/hdl/verilog" \
"../../../bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/sim/design_2_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_2/ip/design_2_axis_ann_0_0/sim/design_2_axis_ann_0_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_auto_ds_0/sim/design_2_auto_ds_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/ip/design_2_auto_ds_1/sim/design_2_auto_ds_1.v" \
"../../../bd/design_2/ip/design_2_auto_pc_1/sim/design_2_auto_pc_1.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/sim/bd_ebcc_one_0.v" \

sv xil_defaultlib --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a317/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/c783/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/sim/bd_ebcc_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/sim/bd_ebcc_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/sim/bd_ebcc_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/sim/bd_ebcc_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/sim/bd_ebcc_sarn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/sim/bd_ebcc_srn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/sim/bd_ebcc_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/sim/bd_ebcc_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a317/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/c783/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/sim/bd_ebcc.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/sim/design_2_axi_smc_0.v" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_6b7d_one_0.v" \

sv xil_defaultlib --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a317/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/c783/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_6b7d_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_6b7d_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_6b7d_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_6b7d_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_6b7d_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_6b7d_swn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_6b7d_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_6b7d_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_6b7d_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a317/hdl" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/c783/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/sim/bd_6b7d.v" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/sim/design_2_axi_smc_1_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
